Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Jan 17 15:53:15 2022
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (4)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (4)
---------------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.664        0.000                      0                13612        0.077        0.000                      0                13596        0.683        0.000                       0                  6953  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
DRP_CLK_IN_P                                                                                {0.000 5.000}        10.000          100.000         
GTP_CLK_P                                                                                   {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK              {0.000 2.083}        4.167           239.981         
  clkfbout                                                                                  {0.000 2.083}        4.167           239.981         
  clkout0                                                                                   {0.000 4.167}        8.334           119.990         
  clkout1                                                                                   {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLKFABRIC        {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK              {0.000 2.083}        4.167           239.981         
  clkfbout_1                                                                                {0.000 2.083}        4.167           239.981         
  clkout0_1                                                                                 {0.000 4.167}        8.334           119.990         
  clkout1_1                                                                                 {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLKFABRIC        {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXOUTCLK              {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXOUTCLKFABRIC        {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/TXOUTCLK              {0.000 2.083}        4.167           239.981         
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/TXOUTCLKFABRIC        {0.000 2.083}        4.167           239.981         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DRP_CLK_IN_P                                                                                      3.982        0.000                      0                 1143        0.121        0.000                      0                 1143        4.286        0.000                       0                   597  
GTP_CLK_P                                                                                         2.859        0.000                      0                    7        0.215        0.000                      0                    7        1.229        0.000                       0                    12  
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK                    3.117        0.000                      0                   20        0.121        0.000                      0                   20        0.683        0.000                       0                    34  
  clkfbout                                                                                                                                                                                                                                    2.918        0.000                       0                     2  
  clkout0                                                                                                                                                                                                                                     2.274        0.000                       0                     4  
  clkout1                                                                                         1.285        0.000                      0                  104        0.121        0.000                      0                  104        1.137        0.000                       0                    60  
TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK                                                                                                                                                                0.683        0.000                       0                     3  
  clkfbout_1                                                                                                                                                                                                                                  2.918        0.000                       0                     2  
  clkout0_1                                                                                       0.664        0.000                      0                10947        0.077        0.000                      0                10947        2.274        0.000                       0                  5688  
  clkout1_1                                                                                       1.102        0.000                      0                  128        0.121        0.000                      0                  128        1.137        0.000                       0                    68  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.288        0.000                      0                  928        0.104        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0                                                                                     clkout0_1                                                                                         4.660        0.000                      0                   70        0.229        0.000                      0                   70  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clkout0_1                                                                                        31.973        0.000                      0                    8                                                                        
clkout0_1                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        7.336        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           DRP_CLK_IN_P                                                                                DRP_CLK_IN_P                                                                                      3.599        0.000                      0                   58        0.319        0.000                      0                   58  
**async_default**                                                                           clkout0_1                                                                                   clkout0_1                                                                                         6.146        0.000                      0                   91        0.310        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.984        0.000                      0                  100        0.355        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DRP_CLK_IN_P
  To Clock:  DRP_CLK_IN_P

Setup :            0  Failing Endpoints,  Worst Slack        3.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 1.562ns (27.182%)  route 4.184ns (72.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.779     4.832    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/sysclk_in
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[15])
                                                      1.438     6.270 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPDO[15]
                         net (fo=2, routed)           4.184    10.455    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/gt1_drpdo_out[15]
    SLICE_X114Y221       LUT3 (Prop_lut3_I0_O)        0.124    10.579 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data[15]_i_2/O
                         net (fo=1, routed)           0.000    10.579    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data[15]_i_2_n_0
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.459    14.362    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism              0.165    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X114Y221       FDCE (Setup_fdce_C_D)        0.069    14.561    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/gtrxreset_s_reg/D
                            (rising edge-triggered cell FDCE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 0.433ns (7.615%)  route 5.253ns (92.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 14.368 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.571     4.625    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sysclk_in
    SLICE_X42Y244        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y244        FDRE (Prop_fdre_C_Q)         0.433     5.058 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=38, routed)          5.253    10.310    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/SR[0]
    SLICE_X114Y215       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/gtrxreset_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.465    14.368    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y215       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                         clock pessimism              0.165    14.533    
                         clock uncertainty           -0.035    14.498    
    SLICE_X114Y215       FDCE (Setup_fdce_C_D)       -0.032    14.466    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/gtrxreset_s_reg
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.913ns (17.232%)  route 4.385ns (82.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.779     4.832    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/sysclk_in
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     5.640 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           3.705     9.346    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[0]_0
    SLICE_X114Y217       LUT2 (Prop_lut2_I1_O)        0.105     9.451 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data[15]_i_1__0/O
                         net (fo=16, routed)          0.680    10.131    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/next_rd_data
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.459    14.362    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism              0.165    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X114Y221       FDCE (Setup_fdce_C_CE)      -0.168    14.324    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.913ns (17.232%)  route 4.385ns (82.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.779     4.832    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/sysclk_in
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     5.640 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           3.705     9.346    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[0]_0
    SLICE_X114Y217       LUT2 (Prop_lut2_I1_O)        0.105     9.451 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data[15]_i_1__0/O
                         net (fo=16, routed)          0.680    10.131    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/next_rd_data
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.459    14.362    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism              0.165    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X114Y221       FDCE (Setup_fdce_C_CE)      -0.168    14.324    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.913ns (17.232%)  route 4.385ns (82.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.779     4.832    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/sysclk_in
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     5.640 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           3.705     9.346    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[0]_0
    SLICE_X114Y217       LUT2 (Prop_lut2_I1_O)        0.105     9.451 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data[15]_i_1__0/O
                         net (fo=16, routed)          0.680    10.131    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/next_rd_data
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.459    14.362    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism              0.165    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X114Y221       FDCE (Setup_fdce_C_CE)      -0.168    14.324    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.913ns (17.232%)  route 4.385ns (82.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.779     4.832    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/sysclk_in
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     5.640 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           3.705     9.346    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[0]_0
    SLICE_X114Y217       LUT2 (Prop_lut2_I1_O)        0.105     9.451 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data[15]_i_1__0/O
                         net (fo=16, routed)          0.680    10.131    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/next_rd_data
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.459    14.362    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism              0.165    14.527    
                         clock uncertainty           -0.035    14.492    
    SLICE_X114Y221       FDCE (Setup_fdce_C_CE)      -0.168    14.324    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.923ns (18.344%)  route 4.109ns (81.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.779     4.832    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/sysclk_in
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     5.640 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           3.705     9.346    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[0]_0
    SLICE_X114Y217       LUT3 (Prop_lut3_I2_O)        0.115     9.461 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data[15]_i_1__0/O
                         net (fo=16, routed)          0.403     9.864    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X114Y220       FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.461    14.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y220       FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
                         clock pessimism              0.165    14.529    
                         clock uncertainty           -0.035    14.494    
    SLICE_X114Y220       FDRE (Setup_fdre_C_CE)      -0.338    14.156    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.923ns (18.344%)  route 4.109ns (81.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.779     4.832    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/sysclk_in
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     5.640 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           3.705     9.346    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[0]_0
    SLICE_X114Y217       LUT3 (Prop_lut3_I2_O)        0.115     9.461 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data[15]_i_1__0/O
                         net (fo=16, routed)          0.403     9.864    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X114Y220       FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.461    14.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y220       FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
                         clock pessimism              0.165    14.529    
                         clock uncertainty           -0.035    14.494    
    SLICE_X114Y220       FDRE (Setup_fdre_C_CE)      -0.338    14.156    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.923ns (18.344%)  route 4.109ns (81.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.779     4.832    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/sysclk_in
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     5.640 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           3.705     9.346    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[0]_0
    SLICE_X114Y217       LUT3 (Prop_lut3_I2_O)        0.115     9.461 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data[15]_i_1__0/O
                         net (fo=16, routed)          0.403     9.864    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X114Y220       FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.461    14.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y220       FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[14]/C
                         clock pessimism              0.165    14.529    
                         clock uncertainty           -0.035    14.494    
    SLICE_X114Y220       FDRE (Setup_fdre_C_CE)      -0.338    14.156    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.923ns (18.344%)  route 4.109ns (81.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.779     4.832    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/sysclk_in
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     5.640 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           3.705     9.346    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[0]_0
    SLICE_X114Y217       LUT3 (Prop_lut3_I2_O)        0.115     9.461 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data[15]_i_1__0/O
                         net (fo=16, routed)          0.403     9.864    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X114Y220       FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.461    14.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y220       FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[15]/C
                         clock pessimism              0.165    14.529    
                         clock uncertainty           -0.035    14.494    
    SLICE_X114Y220       FDRE (Setup_fdre_C_CE)      -0.338    14.156    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  4.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.664     1.922    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/sysclk_in
    SLICE_X51Y218        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y218        FDRE (Prop_fdre_C_Q)         0.141     2.063 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.119    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync1
    SLICE_X51Y218        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.937     2.299    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/sysclk_in
    SLICE_X51Y218        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2/C
                         clock pessimism             -0.377     1.922    
    SLICE_X51Y218        FDRE (Hold_fdre_C_D)         0.075     1.997    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sync0_RXPMARESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.574     1.832    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X69Y189        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y189        FDRE (Prop_fdre_C_Q)         0.141     1.973 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.028    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X69Y189        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.845     2.206    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X69Y189        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.374     1.832    
    SLICE_X69Y189        FDRE (Hold_fdre_C_D)         0.075     1.907    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.582     1.840    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X59Y199        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.141     1.981 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.036    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X59Y199        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.853     2.214    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X59Y199        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.374     1.840    
    SLICE_X59Y199        FDRE (Hold_fdre_C_D)         0.075     1.915    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.581     1.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X59Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y195        FDRE (Prop_fdre_C_Q)         0.141     1.980 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.035    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync1
    SLICE_X59Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.851     2.213    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X59Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/C
                         clock pessimism             -0.374     1.839    
    SLICE_X59Y195        FDRE (Hold_fdre_C_D)         0.075     1.914    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/gtrxreset_o_reg/D
                            (rising edge-triggered cell FDCE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.707%)  route 0.073ns (28.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.584     1.842    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X57Y199        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDCE (Prop_fdce_C_Q)         0.141     1.983 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.073     2.056    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/FSM_onehot_state_reg_n_0_[7]
    SLICE_X56Y199        LUT6 (Prop_lut6_I0_O)        0.045     2.101 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/gtrxreset_i__0/O
                         net (fo=1, routed)           0.000     2.101    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/gtrxreset_i_0
    SLICE_X56Y199        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/gtrxreset_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.854     2.216    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X56Y199        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism             -0.361     1.855    
    SLICE_X56Y199        FDCE (Hold_fdce_C_D)         0.121     1.976    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.667     1.925    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X50Y236        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y236        FDRE (Prop_fdre_C_Q)         0.141     2.066 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     2.130    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/data_sync1
    SLICE_X50Y236        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.941     2.303    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X50Y236        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/data_sync_reg2/C
                         clock pessimism             -0.378     1.925    
    SLICE_X50Y236        FDRE (Hold_fdre_C_D)         0.075     2.000    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.583     1.841    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X54Y193        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y193        FDRE (Prop_fdre_C_Q)         0.141     1.982 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     2.046    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X54Y193        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.853     2.215    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X54Y193        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.374     1.841    
    SLICE_X54Y193        FDRE (Hold_fdre_C_D)         0.075     1.916    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.701     1.959    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X34Y236        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y236        FDRE (Prop_fdre_C_Q)         0.141     2.100 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     2.164    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X34Y236        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.975     2.337    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X34Y236        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.378     1.959    
    SLICE_X34Y236        FDRE (Hold_fdre_C_D)         0.075     2.034    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.665     1.923    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X50Y232        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y232        FDRE (Prop_fdre_C_Q)         0.141     2.064 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     2.128    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X50Y232        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.938     2.300    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X50Y232        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.377     1.923    
    SLICE_X50Y232        FDRE (Hold_fdre_C_D)         0.075     1.998    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             DRP_CLK_IN_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.704     1.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/sysclk_in
    SLICE_X34Y240        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y240        FDRE (Prop_fdre_C_Q)         0.141     2.103 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     2.167    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync1
    SLICE_X34Y240        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.979     2.341    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/sysclk_in
    SLICE_X34Y240        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.379     1.962    
    SLICE_X34Y240        FDRE (Hold_fdre_C_D)         0.075     2.037    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DRP_CLK_IN_P
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y5  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1       TX_RXex/DRP_CLK_BUFG/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y1   TX_RXex/TX_RX_support_i/inst/common0_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     FDCE/C                       n/a            1.000         10.000      9.000      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[0]/C
Min Period        n/a     FDCE/C                       n/a            1.000         10.000      9.000      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[1]/C
Min Period        n/a     FDCE/C                       n/a            1.000         10.000      9.000      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[2]/C
Min Period        n/a     FDCE/C                       n/a            1.000         10.000      9.000      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[3]/C
Min Period        n/a     FDCE/C                       n/a            1.000         10.000      9.000      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDCE/C                       n/a            1.000         10.000      9.000      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X51Y236       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/pll_reset_asserted_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X49Y236       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/reset_time_out_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X49Y236       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y232       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y232       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y232       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y232       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y232       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y232       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg6/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y236       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[0]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[1]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[2]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[3]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[4]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y246       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[5]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y245       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[6]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X50Y245       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count_reg[7]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         5.000       4.500      SLICE_X51Y245       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_done_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X48Y245       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/mmcm_lock_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTP_CLK_P
  To Clock:  GTP_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack        2.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y227        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.169 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.169    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y227        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y227        FDRE (Setup_fdre_C_D)        0.072     8.028    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.720     3.825    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.170 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.170    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y228        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.123     7.992    
                         clock uncertainty           -0.035     7.957    
    SLICE_X48Y228        FDRE (Setup_fdre_C_D)        0.072     8.029    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y227        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.781 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.781    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y227        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037     7.919    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.720     3.825    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.782 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.782    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.123     7.992    
                         clock uncertainty           -0.035     7.957    
    SLICE_X48Y228        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037     7.920    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.955ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.720     3.825    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.955     4.780 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.780    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.123     7.992    
                         clock uncertainty           -0.035     7.957    
    SLICE_X48Y228        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036     7.921    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y227        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.775 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.775    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y227        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025     7.931    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_CLK_P rise@4.167ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.720     3.825    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.776 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.776    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     4.167    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.123     7.992    
                         clock uncertainty           -0.035     7.957    
    SLICE_X48Y228        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025     7.932    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  3.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.516     1.521    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.564     0.957    
    SLICE_X48Y228        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y227        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y227        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.516     1.521    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.564     0.957    
    SLICE_X48Y228        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y227        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y227        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.516     1.521    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.564     0.957    
    SLICE_X48Y228        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.066    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y228        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y228        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.516     1.521    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y228        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.564     0.957    
    SLICE_X48Y228        FDRE (Hold_fdre_C_D)         0.120     1.077    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTP_CLK_P  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_CLK_P rise@0.000ns - GTP_CLK_P rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        SRLC32E                                      r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y227        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y227        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_CLK_P rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  GTP_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    GTP_CLK_P
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTP_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y227        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y227        FDRE (Hold_fdre_C_D)         0.120     1.077    TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTP_CLK_P
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { GTP_CLK_P }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            1.592         4.167       2.575      BUFHCE_X0Y48       TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         4.167       2.629      GTPE2_COMMON_X0Y1  TX_RXex/TX_RX_support_i/inst/common0_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         4.167       2.759      IBUFDS_GTE2_X0Y2   TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/I
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X48Y228      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y228      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y228      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y228      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y228      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y228      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y228      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y228      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y228      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y227      TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  To Clock:  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.348ns (43.145%)  route 0.459ns (56.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 6.739 - 4.167 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.387     2.742    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y191        FDRE (Prop_fdre_C_Q)         0.348     3.090 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/Q
                         net (fo=1, routed)           0.459     3.549    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync5
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.279     6.739    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/C
                         clock pessimism              0.170     6.909    
                         clock uncertainty           -0.035     6.874    
    SLICE_X63Y191        FDRE (Setup_fdre_C_D)       -0.208     6.666    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.348ns (43.145%)  route 0.459ns (56.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 6.989 - 4.167 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.645     3.000    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y241        FDRE (Prop_fdre_C_Q)         0.348     3.348 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/Q
                         net (fo=1, routed)           0.459     3.806    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync5
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.529     6.989    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/C
                         clock pessimism              0.178     7.167    
                         clock uncertainty           -0.035     7.131    
    SLICE_X35Y241        FDRE (Setup_fdre_C_D)       -0.208     6.923    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.923    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.796%)  route 0.412ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 6.990 - 4.167 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.646     3.001    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y243        FDRE (Prop_fdre_C_Q)         0.348     3.349 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/Q
                         net (fo=1, routed)           0.412     3.761    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync3
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.530     6.990    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                         clock pessimism              0.178     7.168    
                         clock uncertainty           -0.035     7.132    
    SLICE_X34Y243        FDRE (Setup_fdre_C_D)       -0.207     6.925    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.925    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.398ns (49.267%)  route 0.410ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 6.740 - 4.167 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.388     2.743    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y192        FDRE (Prop_fdre_C_Q)         0.398     3.141 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/Q
                         net (fo=1, routed)           0.410     3.551    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync3
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.280     6.740    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                         clock pessimism              0.170     6.910    
                         clock uncertainty           -0.035     6.875    
    SLICE_X62Y192        FDRE (Setup_fdre_C_D)       -0.159     6.716    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.398ns (51.350%)  route 0.377ns (48.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 6.740 - 4.167 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.388     2.743    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y192        FDRE (Prop_fdre_C_Q)         0.398     3.141 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/Q
                         net (fo=1, routed)           0.377     3.518    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync5
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.280     6.740    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/C
                         clock pessimism              0.170     6.910    
                         clock uncertainty           -0.035     6.875    
    SLICE_X62Y192        FDRE (Setup_fdre_C_D)       -0.158     6.717    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.348ns (48.130%)  route 0.375ns (51.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 6.990 - 4.167 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.646     3.001    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y243        FDRE (Prop_fdre_C_Q)         0.348     3.349 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/Q
                         net (fo=1, routed)           0.375     3.724    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync5
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.530     6.990    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/C
                         clock pessimism              0.178     7.168    
                         clock uncertainty           -0.035     7.132    
    SLICE_X34Y243        FDRE (Setup_fdre_C_D)       -0.208     6.924    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -3.724    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.379ns (42.052%)  route 0.522ns (57.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 6.739 - 4.167 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.387     2.742    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y191        FDRE (Prop_fdre_C_Q)         0.379     3.121 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/Q
                         net (fo=1, routed)           0.522     3.643    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync4
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.279     6.739    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                         clock pessimism              0.170     6.909    
                         clock uncertainty           -0.035     6.874    
    SLICE_X63Y191        FDRE (Setup_fdre_C_D)       -0.027     6.847    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          6.847    
                         arrival time                          -3.643    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.433%)  route 0.371ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 6.739 - 4.167 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.387     2.742    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y191        FDRE (Prop_fdre_C_Q)         0.348     3.090 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/Q
                         net (fo=1, routed)           0.371     3.461    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync3
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.279     6.739    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                         clock pessimism              0.170     6.909    
                         clock uncertainty           -0.035     6.874    
    SLICE_X63Y191        FDRE (Setup_fdre_C_D)       -0.207     6.667    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.667    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.433%)  route 0.371ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 6.989 - 4.167 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.645     3.000    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y241        FDRE (Prop_fdre_C_Q)         0.348     3.348 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/Q
                         net (fo=1, routed)           0.371     3.718    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync3
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.529     6.989    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                         clock pessimism              0.178     7.167    
                         clock uncertainty           -0.035     7.131    
    SLICE_X35Y241        FDRE (Setup_fdre_C_D)       -0.207     6.924    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@4.167ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.433ns (47.041%)  route 0.487ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 6.740 - 4.167 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.388     2.743    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y192        FDRE (Prop_fdre_C_Q)         0.433     3.176 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/Q
                         net (fo=1, routed)           0.487     3.663    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync4
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.280     6.740    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                         clock pessimism              0.170     6.910    
                         clock uncertainty           -0.035     6.875    
    SLICE_X62Y192        FDRE (Setup_fdre_C_D)       -0.002     6.873    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                  3.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.576     1.094    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y191        FDRE (Prop_fdre_C_Q)         0.141     1.235 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.290    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync1
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.846     1.404    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                         clock pessimism             -0.310     1.094    
    SLICE_X63Y191        FDRE (Hold_fdre_C_D)         0.075     1.169    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.702     1.221    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y241        FDRE (Prop_fdre_C_Q)         0.141     1.362 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.417    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync1
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.977     1.535    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                         clock pessimism             -0.314     1.221    
    SLICE_X35Y241        FDRE (Hold_fdre_C_D)         0.075     1.296    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.703     1.222    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y243        FDRE (Prop_fdre_C_Q)         0.141     1.363 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     1.426    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync1
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.978     1.536    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                         clock pessimism             -0.314     1.222    
    SLICE_X34Y243        FDRE (Hold_fdre_C_D)         0.075     1.297    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.576     1.094    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y192        FDRE (Prop_fdre_C_Q)         0.164     1.258 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.313    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync1
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.846     1.404    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                         clock pessimism             -0.310     1.094    
    SLICE_X62Y192        FDRE (Hold_fdre_C_D)         0.060     1.154    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.576     1.094    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y191        FDRE (Prop_fdre_C_Q)         0.128     1.222 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.338    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync2
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.846     1.404    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X63Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                         clock pessimism             -0.310     1.094    
    SLICE_X63Y191        FDRE (Hold_fdre_C_D)         0.017     1.111    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.702     1.221    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y241        FDRE (Prop_fdre_C_Q)         0.128     1.349 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.464    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync2
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.977     1.535    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                         clock pessimism             -0.314     1.221    
    SLICE_X35Y241        FDRE (Hold_fdre_C_D)         0.017     1.238    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.703     1.222    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y243        FDRE (Prop_fdre_C_Q)         0.128     1.350 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.465    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync2
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.978     1.536    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                         clock pessimism             -0.314     1.222    
    SLICE_X34Y243        FDRE (Hold_fdre_C_D)         0.017     1.239    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.659%)  route 0.197ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.702     1.221    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y241        FDRE (Prop_fdre_C_Q)         0.141     1.362 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/Q
                         net (fo=1, routed)           0.197     1.559    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync4
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.977     1.535    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X35Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                         clock pessimism             -0.314     1.221    
    SLICE_X35Y241        FDRE (Hold_fdre_C_D)         0.076     1.297    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.576     1.094    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y192        FDRE (Prop_fdre_C_Q)         0.148     1.242 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.358    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync2
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.846     1.404    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X62Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                         clock pessimism             -0.310     1.094    
    SLICE_X62Y192        FDRE (Hold_fdre_C_D)         0.000     1.094    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns - TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.444%)  route 0.199ns (58.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.703     1.222    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y243        FDRE (Prop_fdre_C_Q)         0.141     1.363 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/Q
                         net (fo=1, routed)           0.199     1.562    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync4
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/CLK_IN
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.978     1.536    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X34Y243        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                         clock pessimism             -0.314     1.222    
    SLICE_X34Y243        FDRE (Hold_fdre_C_D)         0.076     1.298    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK  n/a            2.424         4.167       1.743      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y18      TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/rxout0_buf/I
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y19      TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDPE/C                  n/a            1.000         4.167       3.167      SLICE_X62Y189       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_sync1_rx/C
Min Period        n/a     FDPE/C                  n/a            1.000         4.167       3.167      SLICE_X62Y189       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_sync2_rx/C
Min Period        n/a     FDCE/C                  n/a            1.000         4.167       3.167      SLICE_X62Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rxpmaresetdone_i_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.084       0.684      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDPE/C                  n/a            0.500         2.083       1.583      SLICE_X62Y189       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_sync1_rx/C
Low Pulse Width   Fast    FDPE/C                  n/a            0.500         2.083       1.583      SLICE_X62Y189       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_sync1_rx/C
Low Pulse Width   Slow    FDPE/C                  n/a            0.500         2.083       1.583      SLICE_X62Y189       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_sync2_rx/C
Low Pulse Width   Fast    FDPE/C                  n/a            0.500         2.083       1.583      SLICE_X62Y189       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_sync2_rx/C
Low Pulse Width   Fast    FDCE/C                  n/a            0.500         2.083       1.583      SLICE_X62Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rxpmaresetdone_i_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.084       0.684      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDCE/C                  n/a            0.500         2.083       1.583      SLICE_X62Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rxpmaresetdone_i_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X63Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X62Y192       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y4  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y4  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y4  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y4  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXUSRCLK2
Min Period  n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y5  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
Min Period  n/a     BUFG/I                   n/a            1.592         8.334       6.742      BUFGCTRL_X0Y17      TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         8.334       7.085      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.334       205.026    MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.694ns (26.397%)  route 1.935ns (73.604%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 10.665 - 4.167 ) 
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.642     6.890    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y249        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y249        FDRE (Prop_fdre_C_Q)         0.379     7.269 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.791     8.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X40Y247        LUT4 (Prop_lut4_I2_O)        0.105     8.165 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2/O
                         net (fo=1, routed)           0.339     8.504    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2_n_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.105     8.609 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.356     8.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X38Y247        LUT2 (Prop_lut2_I0_O)        0.105     9.070 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.449     9.519    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X39Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.526    10.665    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.363    11.029    
                         clock uncertainty           -0.056    10.972    
    SLICE_X39Y247        FDRE (Setup_fdre_C_CE)      -0.168    10.804    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.694ns (26.397%)  route 1.935ns (73.604%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 10.665 - 4.167 ) 
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.642     6.890    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y249        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y249        FDRE (Prop_fdre_C_Q)         0.379     7.269 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.791     8.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X40Y247        LUT4 (Prop_lut4_I2_O)        0.105     8.165 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2/O
                         net (fo=1, routed)           0.339     8.504    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2_n_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.105     8.609 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.356     8.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X38Y247        LUT2 (Prop_lut2_I0_O)        0.105     9.070 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.449     9.519    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X39Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.526    10.665    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.363    11.029    
                         clock uncertainty           -0.056    10.972    
    SLICE_X39Y247        FDRE (Setup_fdre_C_CE)      -0.168    10.804    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.694ns (26.397%)  route 1.935ns (73.604%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 10.665 - 4.167 ) 
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.642     6.890    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y249        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y249        FDRE (Prop_fdre_C_Q)         0.379     7.269 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.791     8.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X40Y247        LUT4 (Prop_lut4_I2_O)        0.105     8.165 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2/O
                         net (fo=1, routed)           0.339     8.504    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2_n_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.105     8.609 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.356     8.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X38Y247        LUT2 (Prop_lut2_I0_O)        0.105     9.070 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.449     9.519    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X39Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.526    10.665    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.363    11.029    
                         clock uncertainty           -0.056    10.972    
    SLICE_X39Y247        FDRE (Setup_fdre_C_CE)      -0.168    10.804    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.694ns (26.397%)  route 1.935ns (73.604%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 10.665 - 4.167 ) 
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.642     6.890    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y249        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y249        FDRE (Prop_fdre_C_Q)         0.379     7.269 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.791     8.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X40Y247        LUT4 (Prop_lut4_I2_O)        0.105     8.165 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2/O
                         net (fo=1, routed)           0.339     8.504    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2_n_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.105     8.609 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.356     8.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X38Y247        LUT2 (Prop_lut2_I0_O)        0.105     9.070 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.449     9.519    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X39Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.526    10.665    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.363    11.029    
                         clock uncertainty           -0.056    10.972    
    SLICE_X39Y247        FDRE (Setup_fdre_C_CE)      -0.168    10.804    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.694ns (26.751%)  route 1.900ns (73.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 10.665 - 4.167 ) 
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.642     6.890    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y249        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y249        FDRE (Prop_fdre_C_Q)         0.379     7.269 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.791     8.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X40Y247        LUT4 (Prop_lut4_I2_O)        0.105     8.165 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2/O
                         net (fo=1, routed)           0.339     8.504    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2_n_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.105     8.609 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.356     8.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X38Y247        LUT2 (Prop_lut2_I0_O)        0.105     9.070 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.414     9.484    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X39Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.526    10.665    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.363    11.029    
                         clock uncertainty           -0.056    10.972    
    SLICE_X39Y246        FDRE (Setup_fdre_C_CE)      -0.168    10.804    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.694ns (26.751%)  route 1.900ns (73.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 10.665 - 4.167 ) 
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.642     6.890    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y249        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y249        FDRE (Prop_fdre_C_Q)         0.379     7.269 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.791     8.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X40Y247        LUT4 (Prop_lut4_I2_O)        0.105     8.165 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2/O
                         net (fo=1, routed)           0.339     8.504    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2_n_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.105     8.609 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.356     8.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X38Y247        LUT2 (Prop_lut2_I0_O)        0.105     9.070 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.414     9.484    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X39Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.526    10.665    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.363    11.029    
                         clock uncertainty           -0.056    10.972    
    SLICE_X39Y246        FDRE (Setup_fdre_C_CE)      -0.168    10.804    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.694ns (26.751%)  route 1.900ns (73.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 10.665 - 4.167 ) 
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.642     6.890    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y249        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y249        FDRE (Prop_fdre_C_Q)         0.379     7.269 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.791     8.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X40Y247        LUT4 (Prop_lut4_I2_O)        0.105     8.165 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2/O
                         net (fo=1, routed)           0.339     8.504    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2_n_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.105     8.609 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.356     8.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X38Y247        LUT2 (Prop_lut2_I0_O)        0.105     9.070 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.414     9.484    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X39Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.526    10.665    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.363    11.029    
                         clock uncertainty           -0.056    10.972    
    SLICE_X39Y246        FDRE (Setup_fdre_C_CE)      -0.168    10.804    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.694ns (26.751%)  route 1.900ns (73.249%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 10.665 - 4.167 ) 
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.642     6.890    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y249        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y249        FDRE (Prop_fdre_C_Q)         0.379     7.269 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.791     8.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X40Y247        LUT4 (Prop_lut4_I2_O)        0.105     8.165 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2/O
                         net (fo=1, routed)           0.339     8.504    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2_n_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.105     8.609 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.356     8.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X38Y247        LUT2 (Prop_lut2_I0_O)        0.105     9.070 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.414     9.484    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X39Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.526    10.665    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.363    11.029    
                         clock uncertainty           -0.056    10.972    
    SLICE_X39Y246        FDRE (Setup_fdre_C_CE)      -0.168    10.804    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.694ns (26.882%)  route 1.888ns (73.118%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 10.665 - 4.167 ) 
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.642     6.890    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y249        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y249        FDRE (Prop_fdre_C_Q)         0.379     7.269 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.791     8.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X40Y247        LUT4 (Prop_lut4_I2_O)        0.105     8.165 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2/O
                         net (fo=1, routed)           0.339     8.504    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_6__2_n_0
    SLICE_X38Y247        LUT5 (Prop_lut5_I0_O)        0.105     8.609 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2/O
                         net (fo=2, routed)           0.356     8.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__2_n_0
    SLICE_X38Y247        LUT2 (Prop_lut2_I0_O)        0.105     9.070 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.401     9.471    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X39Y249        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.526    10.665    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y249        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.391    11.057    
                         clock uncertainty           -0.056    11.000    
    SLICE_X39Y249        FDRE (Setup_fdre_C_CE)      -0.168    10.832    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.748ns (29.724%)  route 1.768ns (70.276%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 10.413 - 4.167 ) 
    Source Clock Delay      (SCD):    6.631ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.383     6.631    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X72Y192        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y192        FDRE (Prop_fdre_C_Q)         0.433     7.064 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.693     7.757    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X73Y192        LUT6 (Prop_lut6_I3_O)        0.105     7.862 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__1/O
                         net (fo=1, routed)           0.205     8.067    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__1_n_0
    SLICE_X73Y192        LUT5 (Prop_lut5_I4_O)        0.105     8.172 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1/O
                         net (fo=2, routed)           0.237     8.408    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__1_n_0
    SLICE_X73Y191        LUT2 (Prop_lut2_I0_O)        0.105     8.513 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.634     9.147    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X72Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.565     7.025    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.098 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     9.062    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.139 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.274    10.413    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X72Y194        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.357    10.771    
                         clock uncertainty           -0.056    10.714    
    SLICE_X72Y194        FDRE (Setup_fdre_C_CE)      -0.136    10.578    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  1.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.573     2.652    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X73Y193        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y193        FDRE (Prop_fdre_C_Q)         0.141     2.793 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.848    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X73Y193        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.844     3.312    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X73Y193        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.660     2.652    
    SLICE_X73Y193        FDRE (Hold_fdre_C_D)         0.075     2.727    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.572     2.651    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X72Y190        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y190        FDRE (Prop_fdre_C_Q)         0.164     2.815 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.870    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X72Y190        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.843     3.311    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X72Y190        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.660     2.651    
    SLICE_X72Y190        FDRE (Hold_fdre_C_D)         0.060     2.711    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.699     2.778    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X40Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y246        FDRE (Prop_fdre_C_Q)         0.164     2.942 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.997    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X40Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.975     3.444    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X40Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.665     2.778    
    SLICE_X40Y246        FDRE (Hold_fdre_C_D)         0.060     2.838    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.671     2.750    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X42Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y247        FDRE (Prop_fdre_C_Q)         0.164     2.914 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.969    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X42Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.946     3.415    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X42Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.664     2.750    
    SLICE_X42Y247        FDRE (Hold_fdre_C_D)         0.060     2.810    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.542%)  route 0.111ns (40.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.572     2.651    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X72Y190        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y190        FDRE (Prop_fdre_C_Q)         0.164     2.815 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.111     2.926    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X73Y190        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.843     3.311    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X73Y190        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.647     2.664    
    SLICE_X73Y190        FDRE (Hold_fdre_C_D)         0.070     2.734    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.542%)  route 0.111ns (40.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.699     2.778    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X40Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y246        FDRE (Prop_fdre_C_Q)         0.164     2.942 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.111     3.054    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X41Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.975     3.444    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X41Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.652     2.791    
    SLICE_X41Y246        FDRE (Hold_fdre_C_D)         0.070     2.861    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.524%)  route 0.143ns (43.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.699     2.778    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X41Y246        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y246        FDRE (Prop_fdre_C_Q)         0.141     2.919 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.143     3.062    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X38Y247        LUT4 (Prop_lut4_I3_O)        0.045     3.107 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_i_1__2/O
                         net (fo=1, routed)           0.000     3.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_i_1__2_n_0
    SLICE_X38Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.976     3.445    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X38Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.649     2.795    
    SLICE_X38Y247        FDRE (Hold_fdre_C_D)         0.091     2.886    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.270%)  route 0.145ns (43.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.572     2.651    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X73Y190        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y190        FDRE (Prop_fdre_C_Q)         0.141     2.792 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.145     2.936    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3
    SLICE_X73Y191        LUT4 (Prop_lut4_I1_O)        0.045     2.981 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__1/O
                         net (fo=1, routed)           0.000     2.981    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__1_n_0
    SLICE_X73Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.843     3.311    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X73Y191        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.644     2.667    
    SLICE_X73Y191        FDRE (Hold_fdre_C_D)         0.091     2.758    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.700     2.779    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y247        FDRE (Prop_fdre_C_Q)         0.141     2.920 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.115     3.035    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X39Y247        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.143 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.143    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__2_n_4
    SLICE_X39Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.976     3.445    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y247        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.665     2.779    
    SLICE_X39Y247        FDRE (Hold_fdre_C_D)         0.105     2.884    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.700     2.779    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y248        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y248        FDRE (Prop_fdre_C_Q)         0.141     2.920 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.115     3.036    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X39Y248        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.144 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.144    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__2_n_4
    SLICE_X39Y248        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.969     1.527    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.468 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.976     3.445    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X39Y248        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.665     2.779    
    SLICE_X39Y248        FDRE (Hold_fdre_C_D)         0.105     2.884    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y5  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y16      TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X73Y190       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y4     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y190       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X72Y190       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X72Y190       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X72Y190       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X72Y190       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X72Y190       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X72Y190       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X72Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X72Y191       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y190       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X73Y193       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C



---------------------------------------------------------------------------------------------------
From Clock:  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
  To Clock:  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.167       1.743      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y20      TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y2  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y2  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 0.484ns (6.609%)  route 6.839ns (93.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.633ns = ( 13.967 - 8.334 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.649     6.240    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y230         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_fdre_C_Q)         0.379     6.619 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=69, routed)          6.839    13.459    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_di_o[12]
    SLICE_X42Y188        LUT6 (Prop_lut6_I1_O)        0.105    13.564 r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[12]_i_1__43/O
                         net (fo=1, routed)           0.000    13.564    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[12]
    SLICE_X42Y188        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.285    13.967    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLICE_X42Y188        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.251    14.217    
                         clock uncertainty           -0.062    14.156    
    SLICE_X42Y188        FDRE (Setup_fdre_C_D)        0.072    14.228    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -13.564    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 0.484ns (6.705%)  route 6.735ns (93.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.649     6.240    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y230         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_fdre_C_Q)         0.379     6.619 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=69, routed)          6.735    13.354    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_di_o[12]
    SLICE_X49Y195        LUT6 (Prop_lut6_I1_O)        0.105    13.459 r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow[12]_i_1__18/O
                         net (fo=1, routed)           0.000    13.459    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow[12]
    SLICE_X49Y195        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.288    13.970    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_o
    SLICE_X49Y195        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.251    14.220    
                         clock uncertainty           -0.062    14.159    
    SLICE_X49Y195        FDRE (Setup_fdre_C_D)        0.033    14.192    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 0.484ns (6.778%)  route 6.657ns (93.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.649     6.240    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y230         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_fdre_C_Q)         0.379     6.619 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=69, routed)          6.657    13.276    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_di_o[12]
    SLICE_X48Y197        LUT6 (Prop_lut6_I1_O)        0.105    13.381 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[12]_i_1__3/O
                         net (fo=1, routed)           0.000    13.381    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[12]
    SLICE_X48Y197        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.288    13.970    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X48Y197        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.251    14.220    
                         clock uncertainty           -0.062    14.159    
    SLICE_X48Y197        FDRE (Setup_fdre_C_D)        0.072    14.231    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.484ns (6.870%)  route 6.561ns (93.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 13.969 - 8.334 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.649     6.240    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y230         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_fdre_C_Q)         0.379     6.619 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=69, routed)          6.561    13.180    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_di_o[12]
    SLICE_X48Y191        LUT6 (Prop_lut6_I1_O)        0.105    13.285 r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[12]_i_1__22/O
                         net (fo=1, routed)           0.000    13.285    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[12]
    SLICE_X48Y191        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.287    13.969    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X48Y191        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.251    14.219    
                         clock uncertainty           -0.062    14.158    
    SLICE_X48Y191        FDRE (Setup_fdre_C_D)        0.074    14.232    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.633ns (9.061%)  route 6.353ns (90.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.649     6.240    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y229        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y229        FDRE (Prop_fdre_C_Q)         0.398     6.638 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=69, routed)          6.353    12.991    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_di_o[3]
    SLICE_X50Y197        LUT6 (Prop_lut6_I1_O)        0.235    13.226 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[3]_i_1__3/O
                         net (fo=1, routed)           0.000    13.226    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[3]
    SLICE_X50Y197        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.288    13.970    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X50Y197        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.251    14.220    
                         clock uncertainty           -0.062    14.159    
    SLICE_X50Y197        FDRE (Setup_fdre_C_D)        0.032    14.191    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         14.191    
                         arrival time                         -13.226    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 0.633ns (9.007%)  route 6.395ns (90.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 13.969 - 8.334 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.649     6.240    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y229        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y229        FDRE (Prop_fdre_C_Q)         0.398     6.638 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=69, routed)          6.395    13.033    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_di_o[3]
    SLICE_X48Y190        LUT6 (Prop_lut6_I1_O)        0.235    13.268 r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[3]_i_1__22/O
                         net (fo=1, routed)           0.000    13.268    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow[3]
    SLICE_X48Y190        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.287    13.969    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/s_dclk_o
    SLICE_X48Y190        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.251    14.219    
                         clock uncertainty           -0.062    14.158    
    SLICE_X48Y190        FDRE (Setup_fdre_C_D)        0.076    14.234    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 0.484ns (6.899%)  route 6.532ns (93.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 13.970 - 8.334 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.649     6.240    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y230         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_fdre_C_Q)         0.379     6.619 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=69, routed)          6.532    13.151    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_di_o[12]
    SLICE_X48Y195        LUT6 (Prop_lut6_I1_O)        0.105    13.256 r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[12]_i_1__15/O
                         net (fo=1, routed)           0.000    13.256    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[12]
    SLICE_X48Y195        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.288    13.970    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X48Y195        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.251    14.220    
                         clock uncertainty           -0.062    14.159    
    SLICE_X48Y195        FDRE (Setup_fdre_C_D)        0.076    14.235    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                         -13.256    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 FIFO34/graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_29/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.390ns (35.470%)  route 4.348ns (64.530%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 14.094 - 8.334 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.385     5.976    FIFO34/TXUSRCLK
    SLICE_X42Y170        FDRE                                         r  FIFO34/graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_fdre_C_Q)         0.398     6.374 r  FIFO34/graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           0.739     7.113    FIFO34/graycounter1_q[3]
    SLICE_X40Y170        LUT6 (Prop_lut6_I0_O)        0.232     7.345 r  FIFO34/asyncfifo_readable_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    FIFO34/asyncfifo_readable_carry_i_3_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.789 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.789    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.920 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=47, routed)          0.961     8.881    FMSC/fifo_empty
    SLICE_X43Y181        LUT3 (Prop_lut3_I0_O)        0.277     9.158 r  FMSC/fifo_re_INST_0/O
                         net (fo=2, routed)           0.834     9.992    FIFO34/fifo_re
    SLICE_X37Y167        LUT3 (Prop_lut3_I1_O)        0.105    10.097 r  FIFO34/storage_reg_0_0_i_5/O
                         net (fo=1, routed)           0.000    10.097    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.537 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.537    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.635 r  FIFO34/storage_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.635    FIFO34/storage_reg_0_0_i_3_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.900 r  FIFO34/storage_reg_0_0_i_2/O[1]
                         net (fo=36, routed)          1.815    12.715    FIFO34/graycounter1_q_next_binary[9]
    RAMB36_X1Y39         RAMB36E1                                     r  FIFO34/storage_reg_0_29/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.413    14.094    FIFO34/TXUSRCLK
    RAMB36_X1Y39         RAMB36E1                                     r  FIFO34/storage_reg_0_29/CLKBWRCLK
                         clock pessimism              0.310    14.404    
                         clock uncertainty           -0.062    14.343    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.635    13.708    FIFO34/storage_reg_0_29
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 0.484ns (6.963%)  route 6.467ns (93.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns = ( 13.971 - 8.334 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.649     6.240    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y230         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_fdre_C_Q)         0.379     6.619 r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=69, routed)          6.467    13.087    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/s_di_o[12]
    SLICE_X45Y196        LUT6 (Prop_lut6_I1_O)        0.105    13.192 r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow[12]_i_1__40/O
                         net (fo=1, routed)           0.000    13.192    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow[12]
    SLICE_X45Y196        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.289    13.971    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/s_dclk_o
    SLICE_X45Y196        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.251    14.221    
                         clock uncertainty           -0.062    14.160    
    SLICE_X45Y196        FDRE (Setup_fdre_C_D)        0.032    14.192    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 FIFO34/graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_21/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 2.385ns (35.872%)  route 4.264ns (64.128%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 14.093 - 8.334 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.385     5.976    FIFO34/TXUSRCLK
    SLICE_X42Y170        FDRE                                         r  FIFO34/graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y170        FDRE (Prop_fdre_C_Q)         0.398     6.374 r  FIFO34/graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           0.739     7.113    FIFO34/graycounter1_q[3]
    SLICE_X40Y170        LUT6 (Prop_lut6_I0_O)        0.232     7.345 r  FIFO34/asyncfifo_readable_carry_i_3/O
                         net (fo=1, routed)           0.000     7.345    FIFO34/asyncfifo_readable_carry_i_3_n_0
    SLICE_X40Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.789 r  FIFO34/asyncfifo_readable_carry/CO[3]
                         net (fo=1, routed)           0.000     7.789    FIFO34/asyncfifo_readable_carry_n_0
    SLICE_X40Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.920 r  FIFO34/asyncfifo_readable_carry__0/CO[1]
                         net (fo=47, routed)          0.961     8.881    FMSC/fifo_empty
    SLICE_X43Y181        LUT3 (Prop_lut3_I0_O)        0.277     9.158 r  FMSC/fifo_re_INST_0/O
                         net (fo=2, routed)           0.834     9.992    FIFO34/fifo_re
    SLICE_X37Y167        LUT3 (Prop_lut3_I1_O)        0.105    10.097 r  FIFO34/storage_reg_0_0_i_5/O
                         net (fo=1, routed)           0.000    10.097    FIFO34/storage_reg_0_0_i_5_n_0
    SLICE_X37Y167        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.537 r  FIFO34/storage_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.537    FIFO34/storage_reg_0_0_i_4_n_0
    SLICE_X37Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.635 r  FIFO34/storage_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.635    FIFO34/storage_reg_0_0_i_3_n_0
    SLICE_X37Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.895 r  FIFO34/storage_reg_0_0_i_2/O[3]
                         net (fo=36, routed)          1.730    12.625    FIFO34/graycounter1_q_next_binary[11]
    RAMB36_X0Y37         RAMB36E1                                     r  FIFO34/storage_reg_0_21/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.412    14.093    FIFO34/TXUSRCLK
    RAMB36_X0Y37         RAMB36E1                                     r  FIFO34/storage_reg_0_21/CLKBWRCLK
                         clock pessimism              0.310    14.403    
                         clock uncertainty           -0.062    14.342    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.642    13.700    FIFO34/storage_reg_0_21
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                  1.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.503%)  route 0.154ns (48.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.672     2.423    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_o
    SLICE_X46Y201        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y201        FDRE (Prop_fdre_C_Q)         0.164     2.587 r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[5]/Q
                         net (fo=2, routed)           0.154     2.742    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/slaveRegDo_tcConfig[5123]_17[5]
    SLICE_X46Y199        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.854     2.969    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/s_dclk_o
    SLICE_X46Y199        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[4]/C
                         clock pessimism             -0.369     2.601    
    SLICE_X46Y199        FDRE (Hold_fdre_C_D)         0.064     2.664    ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/parallel_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 FIFO34/graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_9/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.654%)  route 0.173ns (51.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.574     2.325    FIFO34/TXUSRCLK
    SLICE_X42Y172        FDRE                                         r  FIFO34/graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y172        FDRE (Prop_fdre_C_Q)         0.164     2.489 r  FIFO34/graycounter0_q_binary_reg[0]/Q
                         net (fo=19, routed)          0.173     2.662    FIFO34/graycounter0_q_binary_reg[0]
    RAMB36_X2Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_9/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.878     2.993    FIFO34/TXUSRCLK
    RAMB36_X2Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_9/CLKARDCLK
                         clock pessimism             -0.619     2.374    
    RAMB36_X2Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.557    FIFO34/storage_reg_0_9
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.148ns (30.510%)  route 0.337ns (69.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.622     2.373    ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/DESIGN_CLK_I
    SLICE_X16Y192        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y192        FDRE (Prop_fdre_C_Q)         0.148     2.521 r  ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[23].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.337     2.858    ila_0/inst/ila_core_inst/u_trig/trigEqOut[23]
    SLICE_X17Y203        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.988     3.103    ila_0/inst/ila_core_inst/u_trig/DESIGN_CLK_I
    SLICE_X17Y203        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[23]/C
                         clock pessimism             -0.369     2.734    
    SLICE_X17Y203        FDRE (Hold_fdre_C_D)         0.019     2.753    ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 FIFO34/graycounter0_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/storage_reg_0_9/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.312%)  route 0.175ns (51.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.572     2.323    FIFO34/TXUSRCLK
    SLICE_X42Y173        FDRE                                         r  FIFO34/graycounter0_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y173        FDRE (Prop_fdre_C_Q)         0.164     2.487 r  FIFO34/graycounter0_q_binary_reg[5]/Q
                         net (fo=36, routed)          0.175     2.662    FIFO34/graycounter0_q_binary_reg[5]
    RAMB36_X2Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_9/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.878     2.993    FIFO34/TXUSRCLK
    RAMB36_X2Y34         RAMB36E1                                     r  FIFO34/storage_reg_0_9/CLKARDCLK
                         clock pessimism             -0.619     2.374    
    RAMB36_X2Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.557    FIFO34/storage_reg_0_9
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.148ns (30.429%)  route 0.338ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.621     2.372    ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/DESIGN_CLK_I
    SLICE_X20Y191        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y191        FDRE (Prop_fdre_C_Q)         0.148     2.520 r  ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[25].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.338     2.858    ila_0/inst/ila_core_inst/u_trig/trigEqOut[25]
    SLICE_X19Y203        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.988     3.103    ila_0/inst/ila_core_inst/u_trig/DESIGN_CLK_I
    SLICE_X19Y203        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[25]/C
                         clock pessimism             -0.369     2.734    
    SLICE_X19Y203        FDRE (Hold_fdre_C_D)         0.019     2.753    ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.700     2.451    ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X13Y224        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y224        FDRE (Prop_fdre_C_Q)         0.141     2.592 r  ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.053     2.646    ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg_n_0_[7]
    SLICE_X12Y224        LUT6 (Prop_lut6_I0_O)        0.045     2.691 r  ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[6]_i_1__50/O
                         net (fo=1, routed)           0.000     2.691    ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[6]
    SLICE_X12Y224        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.973     3.088    ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X12Y224        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[6]/C
                         clock pessimism             -0.624     2.464    
    SLICE_X12Y224        FDRE (Hold_fdre_C_D)         0.121     2.585    ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FIFO34/multiregimpl0_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            FIFO34/multiregimpl0_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.604     2.355    FIFO34/TXUSRCLK
    SLICE_X41Y172        FDRE                                         r  FIFO34/multiregimpl0_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y172        FDRE (Prop_fdre_C_Q)         0.141     2.496 r  FIFO34/multiregimpl0_regs0_reg[4]/Q
                         net (fo=1, routed)           0.055     2.551    FIFO34/multiregimpl0_regs0[4]
    SLICE_X40Y172        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.873     2.987    FIFO34/TXUSRCLK
    SLICE_X40Y172        FDRE                                         r  FIFO34/multiregimpl0_regs1_reg[4]/C
                         clock pessimism             -0.620     2.368    
    SLICE_X40Y172        FDRE (Hold_fdre_C_D)         0.075     2.443    FIFO34/multiregimpl0_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.148ns (29.916%)  route 0.347ns (70.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.621     2.372    ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/DESIGN_CLK_I
    SLICE_X22Y191        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_fdre_C_Q)         0.148     2.520 r  ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[29].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.347     2.866    ila_0/inst/ila_core_inst/u_trig/trigEqOut[29]
    SLICE_X21Y203        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.987     3.102    ila_0/inst/ila_core_inst/u_trig/DESIGN_CLK_I
    SLICE_X21Y203        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[29]/C
                         clock pessimism             -0.369     2.733    
    SLICE_X21Y203        FDRE (Hold_fdre_C_D)         0.017     2.750    ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.664     2.415    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X49Y218        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y218        FDRE (Prop_fdre_C_Q)         0.141     2.556 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.611    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[2]
    SLICE_X49Y218        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.937     3.052    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X49Y218        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]/C
                         clock pessimism             -0.637     2.415    
    SLICE_X49Y218        FDRE (Hold_fdre_C_D)         0.075     2.490    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.671     2.422    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X49Y203        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y203        FDRE (Prop_fdre_C_Q)         0.141     2.563 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.055     2.618    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg_n_0_[0]
    SLICE_X49Y203        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.946     3.061    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X49Y203        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.639     2.422    
    SLICE_X49Y203        FDRE (Hold_fdre_C_D)         0.075     2.497    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y5  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y35        FIFO34/storage_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y33        FIFO34/storage_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X0Y37        FIFO34/storage_reg_0_21/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X2Y35        FIFO34/storage_reg_0_26/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X2Y32        FIFO34/storage_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X1Y33        FIFO34/storage_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X2Y30        FIFO34/storage_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X2Y29        FIFO34/storage_reg_0_18/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.334       205.026    MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y227       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y227       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y227       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y227       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X36Y228       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X36Y228       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X36Y228       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X36Y228       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X36Y228       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X36Y228       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y226       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y226       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y226       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y226       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X42Y223       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X42Y223       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X42Y223       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X42Y223       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X44Y226       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X44Y226       ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_15_17/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.694ns (24.676%)  route 2.118ns (75.324%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.379     6.361 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.680     7.042    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X64Y197        LUT4 (Prop_lut4_I3_O)        0.105     7.147 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.771     7.918    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X64Y198        LUT4 (Prop_lut4_I3_O)        0.105     8.023 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.164    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X64Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.269 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.526     8.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X65Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X65Y195        FDRE (Setup_fdre_C_CE)      -0.168     9.897    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.694ns (24.676%)  route 2.118ns (75.324%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.379     6.361 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.680     7.042    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X64Y197        LUT4 (Prop_lut4_I3_O)        0.105     7.147 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.771     7.918    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X64Y198        LUT4 (Prop_lut4_I3_O)        0.105     8.023 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.164    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X64Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.269 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.526     8.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X65Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X65Y195        FDRE (Setup_fdre_C_CE)      -0.168     9.897    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.694ns (24.676%)  route 2.118ns (75.324%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.379     6.361 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.680     7.042    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X64Y197        LUT4 (Prop_lut4_I3_O)        0.105     7.147 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.771     7.918    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X64Y198        LUT4 (Prop_lut4_I3_O)        0.105     8.023 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.164    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X64Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.269 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.526     8.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X65Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X65Y195        FDRE (Setup_fdre_C_CE)      -0.168     9.897    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.694ns (24.676%)  route 2.118ns (75.324%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.379     6.361 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.680     7.042    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X64Y197        LUT4 (Prop_lut4_I3_O)        0.105     7.147 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.771     7.918    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X64Y198        LUT4 (Prop_lut4_I3_O)        0.105     8.023 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.164    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X64Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.269 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.526     8.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X65Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X65Y195        FDRE (Setup_fdre_C_CE)      -0.168     9.897    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.694ns (24.783%)  route 2.106ns (75.217%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.379     6.361 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.680     7.042    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X64Y197        LUT4 (Prop_lut4_I3_O)        0.105     7.147 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.771     7.918    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X64Y198        LUT4 (Prop_lut4_I3_O)        0.105     8.023 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.164    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X64Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.269 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.514     8.783    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X65Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X65Y196        FDRE (Setup_fdre_C_CE)      -0.168     9.897    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.694ns (24.783%)  route 2.106ns (75.217%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.379     6.361 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.680     7.042    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X64Y197        LUT4 (Prop_lut4_I3_O)        0.105     7.147 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.771     7.918    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X64Y198        LUT4 (Prop_lut4_I3_O)        0.105     8.023 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.164    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X64Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.269 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.514     8.783    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X65Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X65Y196        FDRE (Setup_fdre_C_CE)      -0.168     9.897    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.694ns (24.783%)  route 2.106ns (75.217%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.379     6.361 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.680     7.042    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X64Y197        LUT4 (Prop_lut4_I3_O)        0.105     7.147 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.771     7.918    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X64Y198        LUT4 (Prop_lut4_I3_O)        0.105     8.023 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.164    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X64Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.269 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.514     8.783    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X65Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X65Y196        FDRE (Setup_fdre_C_CE)      -0.168     9.897    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.694ns (24.783%)  route 2.106ns (75.217%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 9.795 - 4.167 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.391     5.982    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.379     6.361 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.680     7.042    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X64Y197        LUT4 (Prop_lut4_I3_O)        0.105     7.147 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9/O
                         net (fo=1, routed)           0.771     7.918    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_9_n_0
    SLICE_X64Y198        LUT4 (Prop_lut4_I3_O)        0.105     8.023 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.140     8.164    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X64Y198        LUT2 (Prop_lut2_I0_O)        0.105     8.269 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.514     8.783    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X65Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.280     9.795    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y196        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.327    10.121    
                         clock uncertainty           -0.056    10.065    
    SLICE_X65Y196        FDRE (Setup_fdre_C_CE)      -0.168     9.897    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.694ns (25.736%)  route 2.003ns (74.264%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 9.965 - 4.167 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.569     6.160    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X47Y240        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y240        FDRE (Prop_fdre_C_Q)         0.379     6.539 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.699     7.238    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X46Y240        LUT4 (Prop_lut4_I2_O)        0.105     7.343 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.528     7.871    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X46Y241        LUT4 (Prop_lut4_I0_O)        0.105     7.976 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.352     8.328    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X48Y242        LUT2 (Prop_lut2_I0_O)        0.105     8.433 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.424     8.857    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X47Y239        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.451     9.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X47Y239        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.334    10.299    
                         clock uncertainty           -0.056    10.243    
    SLICE_X47Y239        FDRE (Setup_fdre_C_CE)      -0.168    10.075    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1_1 rise@4.167ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.694ns (25.736%)  route 2.003ns (74.264%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 9.965 - 4.167 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.569     6.160    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X47Y240        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y240        FDRE (Prop_fdre_C_Q)         0.379     6.539 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.699     7.238    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X46Y240        LUT4 (Prop_lut4_I2_O)        0.105     7.343 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.528     7.871    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X46Y241        LUT4 (Prop_lut4_I0_O)        0.105     7.976 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.352     8.328    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X48Y242        LUT2 (Prop_lut2_I0_O)        0.105     8.433 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.424     8.857    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X47Y239        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.383    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.460 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.451     9.965    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X47Y239        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.334    10.299    
                         clock uncertainty           -0.056    10.243    
    SLICE_X47Y239        FDRE (Setup_fdre_C_CE)      -0.168    10.075    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  1.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.670     2.421    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X49Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y241        FDRE (Prop_fdre_C_Q)         0.141     2.562 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.617    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X49Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.945     3.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X49Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.421    
    SLICE_X49Y241        FDRE (Hold_fdre_C_D)         0.075     2.496    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.577     2.328    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X66Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.164     2.492 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.547    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X66Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.848     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X66Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.328    
    SLICE_X66Y198        FDRE (Hold_fdre_C_D)         0.060     2.388    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.579     2.330    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y197        FDRE (Prop_fdre_C_Q)         0.164     2.494 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.549    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.849     2.964    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.330    
    SLICE_X64Y197        FDRE (Hold_fdre_C_D)         0.060     2.390    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.670     2.421    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X48Y240        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y240        FDRE (Prop_fdre_C_Q)         0.164     2.585 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.640    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X48Y240        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.945     3.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X48Y240        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.421    
    SLICE_X48Y240        FDRE (Hold_fdre_C_D)         0.060     2.481    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.670     2.421    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X49Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y241        FDRE (Prop_fdre_C_Q)         0.141     2.562 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.108     2.671    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s2
    SLICE_X48Y242        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.945     3.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X48Y242        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.623     2.437    
    SLICE_X48Y242        FDRE (Hold_fdre_C_D)         0.060     2.497    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.542%)  route 0.111ns (40.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.577     2.328    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X66Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y198        FDRE (Prop_fdre_C_Q)         0.164     2.492 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.111     2.603    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X67Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.848     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X67Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.622     2.341    
    SLICE_X67Y198        FDRE (Hold_fdre_C_D)         0.070     2.411    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.579     2.330    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y197        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y197        FDRE (Prop_fdre_C_Q)         0.164     2.494 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.108     2.602    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s2
    SLICE_X64Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.849     2.964    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X64Y198        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.619     2.346    
    SLICE_X64Y198        FDRE (Hold_fdre_C_D)         0.059     2.405    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.670     2.421    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X49Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y241        FDRE (Prop_fdre_C_Q)         0.128     2.549 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.665    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X49Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.945     3.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X49Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.639     2.421    
    SLICE_X49Y241        FDRE (Hold_fdre_C_D)         0.017     2.438    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.670     2.421    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X49Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y241        FDRE (Prop_fdre_C_Q)         0.141     2.562 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.167     2.729    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X49Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.945     3.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X49Y241        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                         clock pessimism             -0.639     2.421    
    SLICE_X49Y241        FDRE (Hold_fdre_C_D)         0.076     2.497    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.109%)  route 0.163ns (49.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.670     2.421    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X48Y240        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y240        FDRE (Prop_fdre_C_Q)         0.164     2.585 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.163     2.748    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X48Y242        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.945     3.060    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X48Y242        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.623     2.437    
    SLICE_X48Y242        FDRE (Hold_fdre_C_D)         0.052     2.489    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y4  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y5  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y2       TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X48Y242       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y2     TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y239       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y239       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y239       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X47Y239       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X48Y242       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X48Y242       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X49Y241       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X48Y240       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X48Y240       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X48Y240       TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.288ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 1.719ns (30.105%)  route 3.991ns (69.895%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.306ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.660     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDRE (Prop_fdre_C_Q)         0.398     4.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.365     6.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y239        LUT4 (Prop_lut4_I2_O)        0.248     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.906     7.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X13Y240        LUT6 (Prop_lut6_I4_O)        0.268     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X13Y240        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.858     8.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y243        LUT5 (Prop_lut5_I1_O)        0.108     8.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.862     9.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y245        LUT3 (Prop_lut3_I1_O)        0.267    10.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X16Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X16Y245        FDRE (Setup_fdre_C_D)        0.076    37.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.303    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                 27.288    

Slack (MET) :             27.296ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.719ns (30.172%)  route 3.978ns (69.828%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.306ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.660     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDRE (Prop_fdre_C_Q)         0.398     4.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.365     6.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y239        LUT4 (Prop_lut4_I2_O)        0.248     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.906     7.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X13Y240        LUT6 (Prop_lut6_I4_O)        0.268     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X13Y240        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.858     8.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y243        LUT5 (Prop_lut5_I1_O)        0.108     8.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.849     9.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y245        LUT3 (Prop_lut3_I1_O)        0.267    10.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X16Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X16Y245        FDRE (Setup_fdre_C_D)        0.072    37.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 27.296    

Slack (MET) :             27.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.719ns (31.796%)  route 3.687ns (68.204%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.306ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.660     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDRE (Prop_fdre_C_Q)         0.398     4.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.365     6.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y239        LUT4 (Prop_lut4_I2_O)        0.248     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.906     7.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X13Y240        LUT6 (Prop_lut6_I4_O)        0.268     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X13Y240        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.858     8.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y243        LUT5 (Prop_lut5_I1_O)        0.108     8.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.558     9.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y243        LUT6 (Prop_lut6_I2_O)        0.267     9.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X14Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.461    37.306    
                         clock uncertainty           -0.035    37.270    
    SLICE_X14Y243        FDRE (Setup_fdre_C_D)        0.074    37.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 27.632    

Slack (MET) :             27.810ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.554ns (29.733%)  route 3.673ns (70.267%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.306ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.660     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y243        FDRE (Prop_fdre_C_Q)         0.398     4.704 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.365     6.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y239        LUT4 (Prop_lut4_I2_O)        0.248     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.906     7.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X13Y240        LUT6 (Prop_lut6_I4_O)        0.268     7.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X13Y240        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.921 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.856     8.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X15Y243        LUT6 (Prop_lut6_I0_O)        0.105     8.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.546     9.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X14Y243        LUT6 (Prop_lut6_I0_O)        0.105     9.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X14Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.461    37.306    
                         clock uncertainty           -0.035    37.270    
    SLICE_X14Y243        FDRE (Setup_fdre_C_D)        0.072    37.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.342    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 27.810    

Slack (MET) :             27.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.589ns (12.592%)  route 4.088ns (87.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 36.837 - 33.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y235        FDRE (Prop_fdre_C_Q)         0.379     4.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.084     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y232        LUT6 (Prop_lut6_I1_O)        0.105     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.026     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y231         LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.978     8.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    36.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.418    37.256    
                         clock uncertainty           -0.035    37.220    
    SLICE_X12Y232        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    36.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 27.817    

Slack (MET) :             27.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.589ns (12.592%)  route 4.088ns (87.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 36.837 - 33.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y235        FDRE (Prop_fdre_C_Q)         0.379     4.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.084     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y232        LUT6 (Prop_lut6_I1_O)        0.105     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.026     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y231         LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.978     8.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    36.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.418    37.256    
                         clock uncertainty           -0.035    37.220    
    SLICE_X12Y232        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    36.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 27.817    

Slack (MET) :             27.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.589ns (12.592%)  route 4.088ns (87.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 36.837 - 33.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y235        FDRE (Prop_fdre_C_Q)         0.379     4.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.084     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y232        LUT6 (Prop_lut6_I1_O)        0.105     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.026     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y231         LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.978     8.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    36.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.418    37.256    
                         clock uncertainty           -0.035    37.220    
    SLICE_X12Y232        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    36.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 27.817    

Slack (MET) :             27.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.589ns (12.592%)  route 4.088ns (87.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 36.837 - 33.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y235        FDRE (Prop_fdre_C_Q)         0.379     4.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.084     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y232        LUT6 (Prop_lut6_I1_O)        0.105     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.026     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y231         LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.978     8.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    36.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.418    37.256    
                         clock uncertainty           -0.035    37.220    
    SLICE_X12Y232        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    36.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 27.817    

Slack (MET) :             27.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.589ns (12.592%)  route 4.088ns (87.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 36.837 - 33.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y235        FDRE (Prop_fdre_C_Q)         0.379     4.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.084     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y232        LUT6 (Prop_lut6_I1_O)        0.105     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.026     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y231         LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.978     8.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    36.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.418    37.256    
                         clock uncertainty           -0.035    37.220    
    SLICE_X12Y232        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    36.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 27.817    

Slack (MET) :             27.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.589ns (12.592%)  route 4.088ns (87.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 36.837 - 33.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y235        FDRE (Prop_fdre_C_Q)         0.379     4.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.084     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X16Y232        LUT6 (Prop_lut6_I1_O)        0.105     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.026     7.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X6Y231         LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.978     8.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    36.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.418    37.256    
                         clock uncertainty           -0.035    37.220    
    SLICE_X12Y232        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    36.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 27.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.707     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDCE (Prop_fdce_C_Q)         0.141     2.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.120     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.981     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X12Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.447     2.124    
    SLICE_X12Y232        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.706     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X25Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y241        FDRE (Prop_fdre_C_Q)         0.141     2.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.055     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X25Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.983     2.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X25Y241        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.463     2.110    
    SLICE_X25Y241        FDRE (Hold_fdre_C_D)         0.076     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.707     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X25Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y243        FDRE (Prop_fdre_C_Q)         0.141     2.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X25Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.984     2.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X25Y243        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.463     2.111    
    SLICE_X25Y243        FDRE (Hold_fdre_C_D)         0.076     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.703     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y235        FDRE (Prop_fdre_C_Q)         0.141     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X29Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.978     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X29Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.461     2.107    
    SLICE_X29Y235        FDRE (Hold_fdre_C_D)         0.075     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.708     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X19Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y237        FDCE (Prop_fdce_C_Q)         0.141     2.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X19Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.984     2.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X19Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.462     2.112    
    SLICE_X19Y237        FDCE (Hold_fdce_C_D)         0.075     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.707     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X19Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y235        FDCE (Prop_fdce_C_Q)         0.141     2.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X19Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.983     2.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X19Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.462     2.111    
    SLICE_X19Y235        FDCE (Hold_fdce_C_D)         0.075     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.710     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y237        FDPE (Prop_fdpe_C_Q)         0.141     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X13Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.985     2.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.461     2.114    
    SLICE_X13Y237        FDPE (Hold_fdpe_C_D)         0.075     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.709     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X13Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y235        FDRE (Prop_fdre_C_Q)         0.141     2.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X13Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.984     2.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X13Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.461     2.113    
    SLICE_X13Y235        FDRE (Hold_fdre_C_D)         0.075     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.735     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y233         FDCE (Prop_fdce_C_Q)         0.141     2.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X5Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.011     2.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.462     2.139    
    SLICE_X5Y233         FDCE (Hold_fdce_C_D)         0.075     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.707     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X19Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y235        FDCE (Prop_fdce_C_Q)         0.141     2.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X19Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.983     2.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X19Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.462     2.111    
    SLICE_X19Y235        FDCE (Hold_fdce_C_D)         0.071     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y240  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y240  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X22Y240  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X22Y240  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X23Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X22Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X22Y246  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X22Y247  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X22Y247  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X8Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X8Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X12Y231  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.955ns (43.836%)  route 1.224ns (56.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 14.130 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[11])
                                                      0.955     7.980 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[11]
                         net (fo=2, routed)           1.224     9.204    ila_0/inst/ila_core_inst/TRIGGER_I[45]
    SLICE_X42Y213        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.449    14.130    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y213        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.000    14.130    
                         clock uncertainty           -0.242    13.889    
    SLICE_X42Y213        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    13.864    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.955ns (45.097%)  route 1.163ns (54.903%))
  Logic Levels:           0  
  Clock Path Skew:        -1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 14.131 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[2])
                                                      0.955     7.980 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[2]
                         net (fo=2, routed)           1.163     9.143    ila_0/inst/ila_core_inst/TRIGGER_I[36]
    SLICE_X42Y211        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.450    14.131    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y211        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.000    14.131    
                         clock uncertainty           -0.242    13.890    
    SLICE_X42Y211        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    13.853    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.955ns (45.578%)  route 1.140ns (54.422%))
  Logic Levels:           0  
  Clock Path Skew:        -1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 14.131 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[0])
                                                      0.955     7.980 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[0]
                         net (fo=2, routed)           1.140     9.121    ila_0/inst/ila_core_inst/TRIGGER_I[34]
    SLICE_X42Y211        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.450    14.131    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y211        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.000    14.131    
                         clock uncertainty           -0.242    13.890    
    SLICE_X42Y211        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    13.844    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.955ns (46.069%)  route 1.118ns (53.931%))
  Logic Levels:           0  
  Clock Path Skew:        -1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 14.131 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[3])
                                                      0.955     7.980 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[3]
                         net (fo=2, routed)           1.118     9.098    ila_0/inst/ila_core_inst/TRIGGER_I[37]
    SLICE_X42Y211        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.450    14.131    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y211        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK
                         clock pessimism              0.000    14.131    
                         clock uncertainty           -0.242    13.890    
    SLICE_X42Y211        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    13.865    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8
  -------------------------------------------------------------------
                         required time                         13.865    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.863ns (40.850%)  route 1.250ns (59.150%))
  Logic Levels:           0  
  Clock Path Skew:        -1.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 14.207 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXCOMMADET)
                                                      0.863     7.888 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXCOMMADET
                         net (fo=2, routed)           1.250     9.138    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X31Y220        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.526    14.207    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X31Y220        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.242    13.966    
    SLICE_X31Y220        FDRE (Setup_fdre_C_D)       -0.059    13.907    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.955ns (47.027%)  route 1.076ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 14.130 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[7])
                                                      0.955     7.980 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[7]
                         net (fo=2, routed)           1.076     9.056    ila_0/inst/ila_core_inst/TRIGGER_I[41]
    SLICE_X42Y213        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.449    14.130    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y213        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/CLK
                         clock pessimism              0.000    14.130    
                         clock uncertainty           -0.242    13.889    
    SLICE_X42Y213        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    13.835    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8
  -------------------------------------------------------------------
                         required time                         13.835    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.947ns (45.060%)  route 1.155ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.875ns = ( 14.209 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXBYTEISALIGNED)
                                                      0.947     7.972 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXBYTEISALIGNED
                         net (fo=2, routed)           1.155     9.127    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X35Y213        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.528    14.209    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X35Y213        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.242    13.968    
    SLICE_X35Y213        FDRE (Setup_fdre_C_D)       -0.047    13.921    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.951ns (45.397%)  route 1.144ns (54.603%))
  Logic Levels:           0  
  Clock Path Skew:        -1.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 14.207 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.976 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXRESETDONE
                         net (fo=3, routed)           1.144     9.120    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X31Y220        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.526    14.207    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X31Y220        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.242    13.966    
    SLICE_X31Y220        FDRE (Setup_fdre_C_D)       -0.047    13.919    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.919    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.955ns (47.443%)  route 1.058ns (52.557%))
  Logic Levels:           0  
  Clock Path Skew:        -1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 14.130 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[9])
                                                      0.955     7.980 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[9]
                         net (fo=2, routed)           1.058     9.038    ila_0/inst/ila_core_inst/TRIGGER_I[43]
    SLICE_X42Y213        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.449    14.130    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y213        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.000    14.130    
                         clock uncertainty           -0.242    13.889    
    SLICE_X42Y213        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    13.847    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.955ns (48.274%)  route 1.023ns (51.726%))
  Logic Levels:           0  
  Clock Path Skew:        -1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 14.128 - 8.334 ) 
    Source Clock Delay      (SCD):    7.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.674     3.029    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     5.247 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           1.778     7.025    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[18])
                                                      0.955     7.980 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[18]
                         net (fo=2, routed)           1.023     9.004    ila_0/inst/ila_core_inst/DATA_I[52]
    SLICE_X42Y215        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.447    14.128    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y215        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/CLK
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.242    13.887    
    SLICE_X42Y215        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    13.850    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  4.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.472ns (74.349%)  route 0.163ns (25.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[29])
                                                      0.472     3.434 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[29]
                         net (fo=2, routed)           0.163     3.597    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[13]
    SLICE_X50Y214        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.941     3.056    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X50Y214        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/C
                         clock pessimism              0.000     3.056    
                         clock uncertainty            0.242     3.298    
    SLICE_X50Y214        FDRE (Hold_fdre_C_D)         0.070     3.368    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.597    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.472ns (71.808%)  route 0.185ns (28.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[28])
                                                      0.472     3.434 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[28]
                         net (fo=2, routed)           0.185     3.619    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[12]
    SLICE_X49Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.940     3.055    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X49Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
                         clock pessimism              0.000     3.055    
                         clock uncertainty            0.242     3.297    
    SLICE_X49Y215        FDRE (Hold_fdre_C_D)         0.075     3.372    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.472ns (72.343%)  route 0.180ns (27.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[24])
                                                      0.472     3.434 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[24]
                         net (fo=2, routed)           0.180     3.615    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[8]
    SLICE_X49Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.940     3.055    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X49Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/C
                         clock pessimism              0.000     3.055    
                         clock uncertainty            0.242     3.297    
    SLICE_X49Y215        FDRE (Hold_fdre_C_D)         0.046     3.343    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.343    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.472ns (68.683%)  route 0.215ns (31.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[23])
                                                      0.472     3.434 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[23]
                         net (fo=2, routed)           0.215     3.649    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[7]
    SLICE_X50Y214        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.941     3.056    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X50Y214        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/C
                         clock pessimism              0.000     3.056    
                         clock uncertainty            0.242     3.298    
    SLICE_X50Y214        FDRE (Hold_fdre_C_D)         0.066     3.364    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.364    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.472ns (67.334%)  route 0.229ns (32.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[30])
                                                      0.472     3.434 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[30]
                         net (fo=2, routed)           0.229     3.663    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[14]
    SLICE_X47Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.940     3.055    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X47Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]/C
                         clock pessimism              0.000     3.055    
                         clock uncertainty            0.242     3.297    
    SLICE_X47Y215        FDRE (Hold_fdre_C_D)         0.076     3.373    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.373    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.472ns (67.512%)  route 0.227ns (32.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[27])
                                                      0.472     3.434 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[27]
                         net (fo=2, routed)           0.227     3.661    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[11]
    SLICE_X49Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.940     3.055    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X49Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/C
                         clock pessimism              0.000     3.055    
                         clock uncertainty            0.242     3.297    
    SLICE_X49Y215        FDRE (Hold_fdre_C_D)         0.072     3.369    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.472ns (67.394%)  route 0.228ns (32.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[22])
                                                      0.472     3.434 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[22]
                         net (fo=2, routed)           0.228     3.662    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[6]
    SLICE_X50Y214        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.941     3.056    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X50Y214        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/C
                         clock pessimism              0.000     3.056    
                         clock uncertainty            0.242     3.298    
    SLICE_X50Y214        FDRE (Hold_fdre_C_D)         0.070     3.368    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.472ns (67.417%)  route 0.228ns (32.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[26])
                                                      0.472     3.434 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[26]
                         net (fo=2, routed)           0.228     3.662    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[10]
    SLICE_X49Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.940     3.055    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X49Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/C
                         clock pessimism              0.000     3.055    
                         clock uncertainty            0.242     3.297    
    SLICE_X49Y215        FDRE (Hold_fdre_C_D)         0.070     3.367    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.472ns (63.669%)  route 0.269ns (36.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[28])
                                                      0.472     3.434 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[28]
                         net (fo=2, routed)           0.269     3.703    ila_0/inst/ila_core_inst/DATA_I[62]
    SLICE_X42Y214        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.942     3.057    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y214        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/CLK
                         clock pessimism              0.000     3.057    
                         clock uncertainty            0.242     3.299    
    SLICE_X42Y214        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.408    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8
  -------------------------------------------------------------------
                         required time                         -3.408    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.472ns (67.151%)  route 0.231ns (32.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.135ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.694     1.213    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.079 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2, routed)           0.883     2.962    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[31])
                                                      0.472     3.434 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtpe2_i/RXDATA[31]
                         net (fo=2, routed)           0.231     3.665    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DATA_I[15]
    SLICE_X49Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.940     3.055    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X49Y215        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/C
                         clock pessimism              0.000     3.055    
                         clock uncertainty            0.242     3.297    
    SLICE_X49Y215        FDRE (Hold_fdre_C_D)         0.071     3.368    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  0.297    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.973ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.857ns  (logic 0.348ns (40.609%)  route 0.509ns (59.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y236                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X19Y236        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.509     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X22Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X22Y236        FDCE (Setup_fdce_C_D)       -0.170    32.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.830    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 31.973    

Slack (MET) :             31.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.978ns  (logic 0.433ns (44.274%)  route 0.545ns (55.726%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X6Y232         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.545     0.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y234         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y234         FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                 31.993    

Slack (MET) :             32.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.748ns  (logic 0.398ns (53.224%)  route 0.350ns (46.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X6Y232         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.350     0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y234         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y234         FDCE (Setup_fdce_C_D)       -0.163    32.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.837    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                 32.089    

Slack (MET) :             32.158ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.767ns  (logic 0.433ns (56.423%)  route 0.334ns (43.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X6Y232         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.334     0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X7Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y233         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                 32.158    

Slack (MET) :             32.158ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.811ns  (logic 0.433ns (53.407%)  route 0.378ns (46.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y233                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X6Y233         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.378     0.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y234         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y234         FDCE (Setup_fdce_C_D)       -0.031    32.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.969    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 32.158    

Slack (MET) :             32.196ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.775ns  (logic 0.379ns (48.909%)  route 0.396ns (51.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y236                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X19Y236        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.396     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X20Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y236        FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                 32.196    

Slack (MET) :             32.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.764ns  (logic 0.379ns (49.614%)  route 0.385ns (50.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y236                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X19Y236        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.385     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X22Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X22Y236        FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                 32.207    

Slack (MET) :             32.215ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.431%)  route 0.373ns (49.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y236                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X19Y236        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.373     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X20Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y236        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 32.215    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.336ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.923ns  (logic 0.433ns (46.887%)  route 0.490ns (53.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y235                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X20Y235        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.490     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X19Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X19Y237        FDCE (Setup_fdce_C_D)       -0.075     8.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.857ns  (logic 0.379ns (44.212%)  route 0.478ns (55.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y233                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X4Y233         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.478     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X5Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X5Y233         FDCE (Setup_fdce_C_D)       -0.073     8.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.851ns  (logic 0.379ns (44.530%)  route 0.472ns (55.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y236                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X21Y236        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.472     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X19Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X19Y237        FDCE (Setup_fdce_C_D)       -0.073     8.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.755ns  (logic 0.398ns (52.743%)  route 0.357ns (47.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y235                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X6Y235         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.357     0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X6Y232         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X6Y232         FDCE (Setup_fdce_C_D)       -0.160     8.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.791ns  (logic 0.433ns (54.723%)  route 0.358ns (45.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y235                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X20Y235        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.358     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X19Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X19Y235        FDCE (Setup_fdce_C_D)       -0.073     8.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.653ns  (logic 0.398ns (60.944%)  route 0.255ns (39.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y235                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X20Y235        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.255     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X19Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X19Y235        FDCE (Setup_fdce_C_D)       -0.202     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.746ns  (logic 0.379ns (50.777%)  route 0.367ns (49.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y233                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X7Y233         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.367     0.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X5Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X5Y233         FDCE (Setup_fdce_C_D)       -0.075     8.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        0.784ns  (logic 0.433ns (55.200%)  route 0.351ns (44.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y235                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X6Y235         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.351     0.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X6Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X6Y233         FDCE (Setup_fdce_C_D)       -0.033     8.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.301    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  7.517    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DRP_CLK_IN_P
  To Clock:  DRP_CLK_IN_P

Setup :            0  Failing Endpoints,  Worst Slack        3.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 0.433ns (7.285%)  route 5.510ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 14.368 - 10.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.571     4.625    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sysclk_in
    SLICE_X42Y244        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y244        FDRE (Prop_fdre_C_Q)         0.433     5.058 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=38, routed)          5.510    10.568    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/SR[0]
    SLICE_X114Y216       FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.465    14.368    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y216       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism              0.165    14.533    
                         clock uncertainty           -0.035    14.498    
    SLICE_X114Y216       FDCE (Recov_fdce_C_CLR)     -0.331    14.167    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.379ns (11.449%)  route 2.931ns (88.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.396     4.450    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.379     4.829 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.931     7.760    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X114Y221       FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.459    14.362    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism              0.157    14.519    
                         clock uncertainty           -0.035    14.484    
    SLICE_X114Y221       FDCE (Recov_fdce_C_CLR)     -0.331    14.153    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.379ns (11.449%)  route 2.931ns (88.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.396     4.450    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.379     4.829 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.931     7.760    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X114Y221       FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.459    14.362    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism              0.157    14.519    
                         clock uncertainty           -0.035    14.484    
    SLICE_X114Y221       FDCE (Recov_fdce_C_CLR)     -0.331    14.153    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.379ns (11.449%)  route 2.931ns (88.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.396     4.450    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.379     4.829 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.931     7.760    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X114Y221       FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.459    14.362    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism              0.157    14.519    
                         clock uncertainty           -0.035    14.484    
    SLICE_X114Y221       FDCE (Recov_fdce_C_CLR)     -0.331    14.153    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.379ns (11.449%)  route 2.931ns (88.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.362ns = ( 14.362 - 10.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.396     4.450    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.379     4.829 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.931     7.760    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X114Y221       FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.459    14.362    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y221       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism              0.157    14.519    
                         clock uncertainty           -0.035    14.484    
    SLICE_X114Y221       FDCE (Recov_fdce_C_CLR)     -0.331    14.153    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.379ns (12.337%)  route 2.693ns (87.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.396     4.450    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.379     4.829 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.693     7.522    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X115Y220       FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.461    14.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X115Y220       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism              0.157    14.521    
                         clock uncertainty           -0.035    14.486    
    SLICE_X115Y220       FDCE (Recov_fdce_C_CLR)     -0.331    14.155    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.379ns (12.337%)  route 2.693ns (87.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.396     4.450    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.379     4.829 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.693     7.522    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X115Y220       FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.461    14.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X115Y220       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism              0.157    14.521    
                         clock uncertainty           -0.035    14.486    
    SLICE_X115Y220       FDCE (Recov_fdce_C_CLR)     -0.331    14.155    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.379ns (12.337%)  route 2.693ns (87.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.396     4.450    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.379     4.829 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.693     7.522    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X115Y220       FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.461    14.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X115Y220       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              0.157    14.521    
                         clock uncertainty           -0.035    14.486    
    SLICE_X115Y220       FDCE (Recov_fdce_C_CLR)     -0.331    14.155    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.379ns (12.337%)  route 2.693ns (87.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 14.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.396     4.450    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.379     4.829 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.693     7.522    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X115Y220       FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.461    14.364    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X115Y220       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism              0.157    14.521    
                         clock uncertainty           -0.035    14.486    
    SLICE_X115Y220       FDCE (Recov_fdce_C_CLR)     -0.331    14.155    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DRP_CLK_IN_P rise@10.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.379ns (12.404%)  route 2.676ns (87.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 14.367 - 10.000 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.065     2.971    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     3.053 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.396     4.450    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.379     4.829 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          2.676     7.505    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X114Y217       FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.959    12.825    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    12.903 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         1.464    14.367    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X114Y217       FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              0.157    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X114Y217       FDCE (Recov_fdce_C_CLR)     -0.331    14.158    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  6.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.016%)  route 0.446ns (75.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.581     1.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.141     1.980 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.446     2.426    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y203        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y203        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X50Y203        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.016%)  route 0.446ns (75.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.581     1.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.141     1.980 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.446     2.426    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y203        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y203        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X50Y203        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.016%)  route 0.446ns (75.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.581     1.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.141     1.980 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.446     2.426    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y203        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y203        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X50Y203        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.016%)  route 0.446ns (75.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.581     1.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.141     1.980 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.446     2.426    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X50Y203        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y203        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X50Y203        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.961%)  route 0.565ns (80.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.581     1.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.141     1.980 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.565     2.545    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y202        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.947     2.309    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y202        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism             -0.109     2.200    
    SLICE_X51Y202        FDCE (Remov_fdce_C_CLR)     -0.092     2.108    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.961%)  route 0.565ns (80.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.581     1.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.141     1.980 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.565     2.545    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y202        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.947     2.309    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y202        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.109     2.200    
    SLICE_X51Y202        FDCE (Remov_fdce_C_CLR)     -0.092     2.108    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.961%)  route 0.565ns (80.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.581     1.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.141     1.980 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.565     2.545    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y202        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.947     2.309    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y202        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.109     2.200    
    SLICE_X51Y202        FDCE (Remov_fdce_C_CLR)     -0.092     2.108    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.961%)  route 0.565ns (80.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.581     1.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.141     1.980 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.565     2.545    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y202        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.947     2.309    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y202        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[7]/C
                         clock pessimism             -0.109     2.200    
    SLICE_X51Y202        FDCE (Remov_fdce_C_CLR)     -0.092     2.108    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.772%)  route 0.572ns (80.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.581     1.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.141     1.980 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.572     2.552    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y206        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y206        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X51Y206        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                            (removal check against rising-edge clock DRP_CLK_IN_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRP_CLK_IN_P rise@0.000ns - DRP_CLK_IN_P rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.772%)  route 0.572ns (80.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.829     1.231    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.258 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.581     1.839    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X61Y195        FDRE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.141     1.980 f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          0.572     2.552    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/AR[0]
    SLICE_X51Y206        FDCE                                         f  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DRP_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    TX_RXex/DRP_CLK_IN_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  TX_RXex/IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           0.894     1.332    TX_RXex/DRPCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.362 r  TX_RXex/DRP_CLK_BUFG/O
                         net (fo=596, routed)         0.946     2.308    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y206        FDCE                                         r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism             -0.109     2.199    
    SLICE_X51Y206        FDCE (Remov_fdce_C_CLR)     -0.092     2.107    TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.445    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.590ns (32.967%)  route 1.200ns (67.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 14.219 - 8.334 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.657     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X15Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y237        FDRE (Prop_fdre_C_Q)         0.348     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     7.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X15Y237        LUT2 (Prop_lut2_I1_O)        0.242     7.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.515     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X20Y237        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.538    14.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.318    14.537    
                         clock uncertainty           -0.062    14.476    
    SLICE_X20Y237        FDPE (Recov_fdpe_C_PRE)     -0.292    14.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.590ns (32.967%)  route 1.200ns (67.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 14.219 - 8.334 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.657     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X15Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y237        FDRE (Prop_fdre_C_Q)         0.348     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     7.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X15Y237        LUT2 (Prop_lut2_I1_O)        0.242     7.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.515     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X20Y237        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.538    14.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.318    14.537    
                         clock uncertainty           -0.062    14.476    
    SLICE_X20Y237        FDPE (Recov_fdpe_C_PRE)     -0.292    14.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.590ns (32.967%)  route 1.200ns (67.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 14.219 - 8.334 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.657     6.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X15Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y237        FDRE (Prop_fdre_C_Q)         0.348     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     7.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X15Y237        LUT2 (Prop_lut2_I1_O)        0.242     7.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.515     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X20Y237        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.538    14.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.318    14.537    
                         clock uncertainty           -0.062    14.476    
    SLICE_X20Y237        FDPE (Recov_fdpe_C_PRE)     -0.292    14.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.590ns (35.401%)  route 1.077ns (64.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 14.287 - 8.334 ) 
    Source Clock Delay      (SCD):    6.316ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.725     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X3Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y236         FDRE (Prop_fdre_C_Q)         0.348     6.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     7.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X3Y236         LUT2 (Prop_lut2_I1_O)        0.242     7.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.392     7.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X4Y235         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.606    14.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y235         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.318    14.605    
                         clock uncertainty           -0.062    14.544    
    SLICE_X4Y235         FDPE (Recov_fdpe_C_PRE)     -0.292    14.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.590ns (35.401%)  route 1.077ns (64.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 14.287 - 8.334 ) 
    Source Clock Delay      (SCD):    6.316ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.725     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X3Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y236         FDRE (Prop_fdre_C_Q)         0.348     6.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     7.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X3Y236         LUT2 (Prop_lut2_I1_O)        0.242     7.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.392     7.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X4Y235         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.606    14.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y235         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.318    14.605    
                         clock uncertainty           -0.062    14.544    
    SLICE_X4Y235         FDPE (Recov_fdpe_C_PRE)     -0.292    14.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.590ns (35.401%)  route 1.077ns (64.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 14.287 - 8.334 ) 
    Source Clock Delay      (SCD):    6.316ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.725     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X3Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y236         FDRE (Prop_fdre_C_Q)         0.348     6.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     7.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X3Y236         LUT2 (Prop_lut2_I1_O)        0.242     7.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.392     7.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X4Y235         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.606    14.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y235         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.318    14.605    
                         clock uncertainty           -0.062    14.544    
    SLICE_X4Y235         FDPE (Recov_fdpe_C_PRE)     -0.292    14.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.379ns (27.135%)  route 1.018ns (72.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 14.215 - 8.334 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.656     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X23Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y240        FDRE (Prop_fdre_C_Q)         0.379     6.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.018     7.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.534    14.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.318    14.533    
                         clock uncertainty           -0.062    14.472    
    SLICE_X29Y239        FDCE (Recov_fdce_C_CLR)     -0.331    14.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.379ns (29.333%)  route 0.913ns (70.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 14.214 - 8.334 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.656     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X23Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y240        FDRE (Prop_fdre_C_Q)         0.379     6.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.913     7.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.533    14.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.318    14.532    
                         clock uncertainty           -0.062    14.471    
    SLICE_X28Y238        FDCE (Recov_fdce_C_CLR)     -0.331    14.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.379ns (29.333%)  route 0.913ns (70.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 14.214 - 8.334 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.656     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X23Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y240        FDRE (Prop_fdre_C_Q)         0.379     6.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.913     7.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.533    14.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.318    14.532    
                         clock uncertainty           -0.062    14.471    
    SLICE_X28Y238        FDCE (Recov_fdce_C_CLR)     -0.331    14.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0_1 rise@8.334ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.379ns (30.330%)  route 0.871ns (69.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 14.215 - 8.334 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.656     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X23Y240        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y240        FDRE (Prop_fdre_C_Q)         0.379     6.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.871     7.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y238        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.550    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.627 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.534    14.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y238        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.318    14.533    
                         clock uncertainty           -0.062    14.472    
    SLICE_X26Y238        FDCE (Recov_fdce_C_CLR)     -0.331    14.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  6.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.579%)  route 0.117ns (45.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.736     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y235         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDPE (Prop_fdpe_C_Q)         0.141     2.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.117     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y235         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.013     3.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y235         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.626     2.502    
    SLICE_X6Y235         FDCE (Remov_fdce_C_CLR)     -0.067     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.579%)  route 0.117ns (45.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.736     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y235         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDPE (Prop_fdpe_C_Q)         0.141     2.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.117     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y235         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.013     3.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y235         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.626     2.502    
    SLICE_X6Y235         FDCE (Remov_fdce_C_CLR)     -0.067     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.579%)  route 0.117ns (45.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.736     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y235         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDPE (Prop_fdpe_C_Q)         0.141     2.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.117     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y235         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.013     3.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y235         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.626     2.502    
    SLICE_X6Y235         FDCE (Remov_fdce_C_CLR)     -0.067     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.579%)  route 0.117ns (45.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.736     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y235         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y235         FDPE (Prop_fdpe_C_Q)         0.141     2.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.117     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y235         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        1.013     3.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y235         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.626     2.502    
    SLICE_X6Y235         FDCE (Remov_fdce_C_CLR)     -0.067     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.436%)  route 0.163ns (53.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.710     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X15Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y237        FDRE (Prop_fdre_C_Q)         0.141     2.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.163     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X14Y238        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.987     3.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.624     2.478    
    SLICE_X14Y238        FDPE (Remov_fdpe_C_PRE)     -0.071     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.436%)  route 0.163ns (53.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.710     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X15Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y237        FDRE (Prop_fdre_C_Q)         0.141     2.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.163     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X14Y238        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.987     3.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y238        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.624     2.478    
    SLICE_X14Y238        FDPE (Remov_fdpe_C_PRE)     -0.071     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.734%)  route 0.187ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.707     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y237        FDPE (Prop_fdpe_C_Q)         0.164     2.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X22Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.982     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.602     2.495    
    SLICE_X22Y235        FDCE (Remov_fdce_C_CLR)     -0.067     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.734%)  route 0.187ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.707     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y237        FDPE (Prop_fdpe_C_Q)         0.164     2.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X22Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.982     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.602     2.495    
    SLICE_X22Y235        FDCE (Remov_fdce_C_CLR)     -0.067     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.734%)  route 0.187ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.707     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y237        FDPE (Prop_fdpe_C_Q)         0.164     2.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X22Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.982     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.602     2.495    
    SLICE_X22Y235        FDCE (Remov_fdce_C_CLR)     -0.067     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.734%)  route 0.187ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.707     2.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y237        FDPE (Prop_fdpe_C_Q)         0.164     2.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X22Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=5686, routed)        0.982     3.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.602     2.495    
    SLICE_X22Y235        FDCE (Remov_fdce_C_CLR)     -0.067     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.875ns (23.788%)  route 2.803ns (76.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.661     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_fdre_C_Q)         0.379     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X15Y245        LUT6 (Prop_lut6_I3_O)        0.105     5.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.792     6.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y242        LUT4 (Prop_lut4_I3_O)        0.124     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.685     7.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X17Y242        LUT1 (Prop_lut1_I0_O)        0.267     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.636     7.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X18Y243        FDCE (Recov_fdce_C_CLR)     -0.258    36.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                 28.984    

Slack (MET) :             28.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.875ns (23.788%)  route 2.803ns (76.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.661     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_fdre_C_Q)         0.379     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X15Y245        LUT6 (Prop_lut6_I3_O)        0.105     5.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.792     6.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y242        LUT4 (Prop_lut4_I3_O)        0.124     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.685     7.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X17Y242        LUT1 (Prop_lut1_I0_O)        0.267     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.636     7.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X18Y243        FDCE (Recov_fdce_C_CLR)     -0.258    36.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                 28.984    

Slack (MET) :             28.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.875ns (23.788%)  route 2.803ns (76.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.661     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_fdre_C_Q)         0.379     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X15Y245        LUT6 (Prop_lut6_I3_O)        0.105     5.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.792     6.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y242        LUT4 (Prop_lut4_I3_O)        0.124     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.685     7.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X17Y242        LUT1 (Prop_lut1_I0_O)        0.267     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.636     7.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X18Y243        FDCE (Recov_fdce_C_CLR)     -0.258    36.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                 28.984    

Slack (MET) :             29.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.875ns (25.408%)  route 2.569ns (74.592%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.661     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_fdre_C_Q)         0.379     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X15Y245        LUT6 (Prop_lut6_I3_O)        0.105     5.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.792     6.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y242        LUT4 (Prop_lut4_I3_O)        0.124     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.685     7.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X17Y242        LUT1 (Prop_lut1_I0_O)        0.267     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.401     7.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X18Y242        FDCE (Recov_fdce_C_CLR)     -0.258    36.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 29.219    

Slack (MET) :             29.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.875ns (25.408%)  route 2.569ns (74.592%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.661     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_fdre_C_Q)         0.379     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X15Y245        LUT6 (Prop_lut6_I3_O)        0.105     5.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.792     6.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y242        LUT4 (Prop_lut4_I3_O)        0.124     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.685     7.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X17Y242        LUT1 (Prop_lut1_I0_O)        0.267     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.401     7.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X18Y242        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X18Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X18Y242        FDCE (Recov_fdce_C_CLR)     -0.258    36.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 29.219    

Slack (MET) :             29.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.875ns (26.353%)  route 2.445ns (73.647%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.661     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_fdre_C_Q)         0.379     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X15Y245        LUT6 (Prop_lut6_I3_O)        0.105     5.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.792     6.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y242        LUT4 (Prop_lut4_I3_O)        0.124     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.685     7.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X17Y242        LUT1 (Prop_lut1_I0_O)        0.267     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.278     7.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X17Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X17Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X17Y243        FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                 29.269    

Slack (MET) :             29.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.875ns (26.353%)  route 2.445ns (73.647%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.661     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_fdre_C_Q)         0.379     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X15Y245        LUT6 (Prop_lut6_I3_O)        0.105     5.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.792     6.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y242        LUT4 (Prop_lut4_I3_O)        0.124     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.685     7.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X17Y242        LUT1 (Prop_lut1_I0_O)        0.267     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.278     7.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X17Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X17Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X17Y243        FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                 29.269    

Slack (MET) :             29.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.875ns (26.353%)  route 2.445ns (73.647%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.661     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_fdre_C_Q)         0.379     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X15Y245        LUT6 (Prop_lut6_I3_O)        0.105     5.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.792     6.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y242        LUT4 (Prop_lut4_I3_O)        0.124     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.685     7.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X17Y242        LUT1 (Prop_lut1_I0_O)        0.267     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.278     7.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X17Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X17Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X17Y243        FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                 29.269    

Slack (MET) :             29.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.875ns (26.353%)  route 2.445ns (73.647%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.661     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_fdre_C_Q)         0.379     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X15Y245        LUT6 (Prop_lut6_I3_O)        0.105     5.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.792     6.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y242        LUT4 (Prop_lut4_I3_O)        0.124     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.685     7.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X17Y242        LUT1 (Prop_lut1_I0_O)        0.267     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.278     7.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X17Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X17Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X17Y243        FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                 29.269    

Slack (MET) :             29.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.875ns (26.353%)  route 2.445ns (73.647%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.661     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_fdre_C_Q)         0.379     4.686 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X15Y245        LUT6 (Prop_lut6_I3_O)        0.105     5.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.792     6.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y242        LUT4 (Prop_lut4_I3_O)        0.124     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.685     7.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X17Y242        LUT1 (Prop_lut1_I0_O)        0.267     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.278     7.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y243        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.543    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y243        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.418    37.263    
                         clock uncertainty           -0.035    37.227    
    SLICE_X16Y243        FDCE (Recov_fdce_C_CLR)     -0.258    36.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.969    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                 29.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.132%)  route 0.135ns (48.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y232         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232         FDPE (Prop_fdpe_C_Q)         0.141     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y231         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y231         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.448     2.151    
    SLICE_X5Y231         FDCE (Remov_fdce_C_CLR)     -0.092     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.132%)  route 0.135ns (48.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y232         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232         FDPE (Prop_fdpe_C_Q)         0.141     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y231         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y231         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.448     2.151    
    SLICE_X5Y231         FDCE (Remov_fdce_C_CLR)     -0.092     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.132%)  route 0.135ns (48.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y232         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232         FDPE (Prop_fdpe_C_Q)         0.141     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y231         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y231         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.448     2.151    
    SLICE_X5Y231         FDCE (Remov_fdce_C_CLR)     -0.092     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.132%)  route 0.135ns (48.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y232         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232         FDPE (Prop_fdpe_C_Q)         0.141     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y231         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y231         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.448     2.151    
    SLICE_X5Y231         FDPE (Remov_fdpe_C_PRE)     -0.095     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.449%)  route 0.138ns (49.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y232         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232         FDPE (Prop_fdpe_C_Q)         0.141     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.138     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y231         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y231         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.448     2.151    
    SLICE_X4Y231         FDCE (Remov_fdce_C_CLR)     -0.092     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.449%)  route 0.138ns (49.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y232         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232         FDPE (Prop_fdpe_C_Q)         0.141     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.138     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y231         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y231         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.448     2.151    
    SLICE_X4Y231         FDCE (Remov_fdce_C_CLR)     -0.092     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.449%)  route 0.138ns (49.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y232         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232         FDPE (Prop_fdpe_C_Q)         0.141     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.138     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y231         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y231         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.448     2.151    
    SLICE_X4Y231         FDCE (Remov_fdce_C_CLR)     -0.092     2.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y232         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232         FDPE (Prop_fdpe_C_Q)         0.141     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y231         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y231         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.448     2.151    
    SLICE_X6Y231         FDCE (Remov_fdce_C_CLR)     -0.067     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y232         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232         FDPE (Prop_fdpe_C_Q)         0.141     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y231         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y231         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.448     2.151    
    SLICE_X6Y231         FDCE (Remov_fdce_C_CLR)     -0.067     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y232         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232         FDPE (Prop_fdpe_C_Q)         0.141     2.279 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.170     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y231         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.009     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y231         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.448     2.151    
    SLICE_X6Y231         FDCE (Remov_fdce_C_CLR)     -0.067     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.365    





