library ieee;
use ieee.std_logic_1164.all; 

entity MOD_MANUAL is
	port (B: in std_logic_vector(7 downto 0);
	c:in bit ;
	L : out std_logic_vector(7 downto 0):="00000000");
end entity;

architecture manual of MOD_MANUAL is
begin
	process(B)
	begin
		L<=B;
	end process;
end architecture;
