# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../project_2.srcs/sources_1/new/point.v" \
"../../../../project_2.srcs/sources_1/new/uart2.v" \
"../../../../project_2.srcs/sources_1/new/vga.v" \
"../../../../project_2.srcs/sim_1/new/ssss2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
