WARNING | 2018-04-08 20:48:45,281 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:48:45,305 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:48:45,335 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/vcvtps2dq_xmm_xmm/vcvtps2dq_xmm_xmm.o
IRSB {
   t0:Ity_V128 t1:Ity_I64 t2:Ity_I64 t3:Ity_I32 t4:Ity_I64 t5:Ity_I64 t6:Ity_I32 t7:Ity_I32 t8:Ity_I32 t9:Ity_I32 t10:Ity_F32 t11:Ity_F64 t12:Ity_I32 t13:Ity_F32 t14:Ity_F64 t15:Ity_I32 t16:Ity_F32 t17:Ity_F64 t18:Ity_I32 t19:Ity_F32 t20:Ity_F64 t21:Ity_I32 t22:Ity_I64 t23:Ity_I64 t24:Ity_I64 t25:Ity_I64

   00 | ------ IMark(0x400000, 4, 0) ------
   01 | t0 = GET:V128(xmm2)
   02 | t1 = GET:I64(sseround)
   03 | t2 = And64(t1,0x0000000000000003)
   04 | t3 = 64to32(t2)
   05 | t4 = V128HIto64(t0)
   06 | t5 = V128to64(t0)
   07 | t6 = 64to32(t5)
   08 | t7 = 64HIto32(t5)
   09 | t8 = 64to32(t4)
   10 | t9 = 64HIto32(t4)
   11 | t10 = ReinterpI32asF32(t9)
   12 | t11 = F32toF64(t10)
   13 | t12 = F64toI32S(t3,t11)
   14 | PUT(268) = t12
   15 | t13 = ReinterpI32asF32(t8)
   16 | t14 = F32toF64(t13)
   17 | t15 = F64toI32S(t3,t14)
   18 | PUT(264) = t15
   19 | t16 = ReinterpI32asF32(t7)
   20 | t17 = F32toF64(t16)
   21 | t18 = F64toI32S(t3,t17)
   22 | PUT(260) = t18
   23 | t19 = ReinterpI32asF32(t6)
   24 | t20 = F32toF64(t19)
   25 | t21 = F64toI32S(t3,t20)
   26 | PUT(ymm1) = t21
   27 | PUT(272) = 0
   28 | PUT(pc) = 0x0000000000400004
   29 | ------ IMark(0x400004, 1, 0) ------
   30 | t22 = GET:I64(rsp)
   31 | t23 = LDle:I64(t22)
   32 | t24 = Add64(t22,0x0000000000000008)
   33 | PUT(rsp) = t24
   34 | t25 = Sub64(t24,0x0000000000000080)
   35 | ====== AbiHint(0xt25, 128, t23) ======
   NEXT: PUT(rip) = t23; Ijk_Ret
}
