Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jan  8 15:36:40 2024
| Host         : DESKTOP-QL5PKC2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pwm_led_control_sets_placed.rpt
| Design       : pwm_led
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           10 |
| Yes          | No                    | No                     |             256 |           65 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                    | PWM/clk_cnt[6]_i_1_n_0        |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | PWM/clk_cnt_reg[5]_0               | rst_IBUF                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PWM/pwm_out[15]_i_2_n_0            | PWM/pwm_out[14]_i_1_n_0       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PWM/pwm_out[15]_i_2_n_0            | COUNTER/auto_mode_counter_reg |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                    |                               |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                    | rst_IBUF                      |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | PWM/duty_cycles_temp[0][7]_i_1_n_0 |                               |               65 |            256 |         3.94 |
+----------------+------------------------------------+-------------------------------+------------------+----------------+--------------+


