{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645153953423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645153953424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 04:12:32 2022 " "Processing started: Fri Feb 18 04:12:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645153953424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645153953424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicAnalyzer -c LogicAnalyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicAnalyzer -c LogicAnalyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645153953424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645153955690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645153955691 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "derf.v(72) " "Verilog HDL information at derf.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1645153970279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "derf.v(159) " "Verilog HDL information at derf.v(159): always construct contains both blocking and non-blocking assignments" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1645153970280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "derf.v 11 11 " "Found 11 design units, including 11 entities, in source file derf.v" { { "Info" "ISGN_ENTITY_NAME" "1 derf " "Found entity 1: derf" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970285 ""} { "Info" "ISGN_ENTITY_NAME" "2 TrigDly " "Found entity 2: TrigDly" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970285 ""} { "Info" "ISGN_ENTITY_NAME" "3 Div5 " "Found entity 3: Div5" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970285 ""} { "Info" "ISGN_ENTITY_NAME" "4 Div2 " "Found entity 4: Div2" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970285 ""} { "Info" "ISGN_ENTITY_NAME" "5 Div16 " "Found entity 5: Div16" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970285 ""} { "Info" "ISGN_ENTITY_NAME" "6 Div17 " "Found entity 6: Div17" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970285 ""} { "Info" "ISGN_ENTITY_NAME" "7 Coountrst " "Found entity 7: Coountrst" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970285 ""} { "Info" "ISGN_ENTITY_NAME" "8 BekleCount " "Found entity 8: BekleCount" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970285 ""} { "Info" "ISGN_ENTITY_NAME" "9 BekleCount2 " "Found entity 9: BekleCount2" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970285 ""} { "Info" "ISGN_ENTITY_NAME" "10 T_FFxx " "Found entity 10: T_FFxx" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970285 ""} { "Info" "ISGN_ENTITY_NAME" "11 counter " "Found entity 11: counter" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645153970285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645153970288 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vfdfv derf.v(42) " "Verilog HDL Implicit Net warning at derf.v(42): created implicit net for \"vfdfv\"" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mhz100 derf.v(46) " "Verilog HDL Implicit Net warning at derf.v(46): created implicit net for \"mhz100\"" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zxmzdd derf.v(220) " "Verilog HDL Implicit Net warning at derf.v(220): created implicit net for \"zxmzdd\"" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970289 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(42) " "Verilog HDL Instantiation warning at derf.v(42): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970290 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(43) " "Verilog HDL Instantiation warning at derf.v(43): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970290 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(50) " "Verilog HDL Instantiation warning at derf.v(50): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(51) " "Verilog HDL Instantiation warning at derf.v(51): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(52) " "Verilog HDL Instantiation warning at derf.v(52): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(53) " "Verilog HDL Instantiation warning at derf.v(53): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(54) " "Verilog HDL Instantiation warning at derf.v(54): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(55) " "Verilog HDL Instantiation warning at derf.v(55): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(56) " "Verilog HDL Instantiation warning at derf.v(56): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(57) " "Verilog HDL Instantiation warning at derf.v(57): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(58) " "Verilog HDL Instantiation warning at derf.v(58): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(59) " "Verilog HDL Instantiation warning at derf.v(59): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(60) " "Verilog HDL Instantiation warning at derf.v(60): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(61) " "Verilog HDL Instantiation warning at derf.v(61): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(62) " "Verilog HDL Instantiation warning at derf.v(62): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(63) " "Verilog HDL Instantiation warning at derf.v(63): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(64) " "Verilog HDL Instantiation warning at derf.v(64): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(65) " "Verilog HDL Instantiation warning at derf.v(65): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(66) " "Verilog HDL Instantiation warning at derf.v(66): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(67) " "Verilog HDL Instantiation warning at derf.v(67): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970291 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(68) " "Verilog HDL Instantiation warning at derf.v(68): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970292 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(174) " "Verilog HDL Instantiation warning at derf.v(174): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 174 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970292 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(176) " "Verilog HDL Instantiation warning at derf.v(176): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 176 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970292 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(178) " "Verilog HDL Instantiation warning at derf.v(178): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 178 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970292 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(220) " "Verilog HDL Instantiation warning at derf.v(220): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 220 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645153970292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "derf " "Elaborating entity \"derf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645153970452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 derf.v(187) " "Verilog HDL assignment warning at derf.v(187): truncated value with size 32 to match size of target (8)" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645153970466 "|derf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led derf.v(5) " "Output port \"led\" at derf.v(5) has no driver" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645153970466 "|derf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:clk_inst " "Elaborating entity \"clk\" for hierarchy \"clk:clk_inst\"" {  } { { "derf.v" "clk_inst" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk:clk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk:clk_inst\|altpll:altpll_component\"" {  } { { "clk.v" "altpll_component" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/clk.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk:clk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk:clk_inst\|altpll:altpll_component\"" {  } { { "clk.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/clk.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk:clk_inst\|altpll:altpll_component " "Instantiated megafunction \"clk:clk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153970649 ""}  } { { "clk.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/clk.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645153970649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_altpll " "Found entity 1: clk_altpll" {  } { { "db/clk_altpll.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/db/clk_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153970723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645153970723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_altpll clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated " "Elaborating entity \"clk_altpll\" for hierarchy \"clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/programme_windows/quartus_prime/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coountrst Coountrst:comb_6 " "Elaborating entity \"Coountrst\" for hierarchy \"Coountrst:comb_6\"" {  } { { "derf.v" "comb_6" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrigDly TrigDly:comb_8 " "Elaborating entity \"TrigDly\" for hierarchy \"TrigDly:comb_8\"" {  } { { "derf.v" "comb_8" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div2 Div2:comb_9 " "Elaborating entity \"Div2\" for hierarchy \"Div2:comb_9\"" {  } { { "derf.v" "comb_9" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div5 Div5:comb_11 " "Elaborating entity \"Div5\" for hierarchy \"Div5:comb_11\"" {  } { { "derf.v" "comb_11" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div16 Div16:comb_24 " "Elaborating entity \"Div16\" for hierarchy \"Div16:comb_24\"" {  } { { "derf.v" "comb_24" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div17 Div17:comb_26 " "Elaborating entity \"Div17\" for hierarchy \"Div17:comb_26\"" {  } { { "derf.v" "comb_26" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BekleCount BekleCount:comb_621 " "Elaborating entity \"BekleCount\" for hierarchy \"BekleCount:comb_621\"" {  } { { "derf.v" "comb_621" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BekleCount2 BekleCount2:comb_623 " "Elaborating entity \"BekleCount2\" for hierarchy \"BekleCount2:comb_623\"" {  } { { "derf.v" "comb_623" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FFxx T_FFxx:comb_624 " "Elaborating entity \"T_FFxx\" for hierarchy \"T_FFxx:comb_624\"" {  } { { "derf.v" "comb_624" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153970809 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1645153971107 "|derf|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1645153971107 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uartmemo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uartmemo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 768 " "Parameter NUMWORDS_A set to 768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 768 " "Parameter NUMWORDS_B set to 768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/LogicAnalyzer.ram0_derf_323574.hdl.mif " "Parameter INIT_FILE set to db/LogicAnalyzer.ram0_derf_323574.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645153971343 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645153971343 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645153971343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:uartmemo_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:uartmemo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153971438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:uartmemo_rtl_0 " "Instantiated megafunction \"altsyncram:uartmemo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 768 " "Parameter \"NUMWORDS_A\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 768 " "Parameter \"NUMWORDS_B\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/LogicAnalyzer.ram0_derf_323574.hdl.mif " "Parameter \"INIT_FILE\" = \"db/LogicAnalyzer.ram0_derf_323574.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645153971438 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645153971438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jo1 " "Found entity 1: altsyncram_3jo1" {  } { { "db/altsyncram_3jo1.tdf" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/db/altsyncram_3jo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645153971492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645153971492 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645153971884 "|derf|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645153971884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645153972028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/output_files/LogicAnalyzer.map.smsg " "Generated suppressed messages file G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/output_files/LogicAnalyzer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645153973023 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645153973429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645153973429 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "HHj CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"HHj\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1645153973669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645153973753 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645153973753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "325 " "Implemented 325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645153973753 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645153973753 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1645153973753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645153973753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645153973829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 18 04:12:53 2022 " "Processing ended: Fri Feb 18 04:12:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645153973829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645153973829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645153973829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645153973829 ""}
