\begin{table}[htb]
  \centering
  \caption{Resource usage by entity, including resources used by sub-entities.}
  \begin{tabular}{llll}
    \toprule
                         & LC Combinationals & LC Registers & Memory Bits \\
    \midrule
    Fetch Stage          & 87                & 14           & 131072 \\
    Decode Stage         & 403 (252)         & 208 (46)     & 2048 \\
    -- Register File     & 151               & 162          & 2048 \\
    Execute Stage        & 1047 (477)        & 171          & 0 \\
    -- ALU               & 570               & 0            & 0 \\
    Memory Stage         & 188 (28)          & 115          & 0 \\
    -- Jump Unit         & 4                 & 0            & 0 \\
    -- Memory Unit       & 156               & 0            & 0 \\
    Write-Back Stage     & 41                & 71           & 0 \\
    Forwarding Unit      & 22                & 0            & 0 \\
    Control Unit         & 267               & 218          & 0 \\
    \cmidrule{1-4}
    Sum                  & 2055              & 797          & 135168 \\
    \bottomrule
  \end{tabular}
\end{table}

\begin{qa}
  \question{What is the maximum frequency of your design?}
  \answer{86.7 MHz}
  \question{Where is the critical path of your design?}
  \answer{from core:core|pipeline:pipeline|wb:wb\_inst|int\_op.memtoreg   to  core:core|pipeline:pipeline|mem:mem\_inst|int\_aluresult\_in[21] constraint by  pll|altpll\_component|pll|clk[0]
	\\ \\ -- critical path is from writeback stage the forwarding signal to the alu result out}
\end{qa}
