// Seed: 3492636427
module module_0 #(
    parameter id_5 = 32'd43
) (
    input  tri  id_0,
    output wand id_1,
    input  wor  id_2,
    output tri1 id_3
);
  logic _id_5;
  assign module_1.id_15 = 0;
  wire id_6;
  ;
  tri1 [id_5 : 1] id_7 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    output wand id_2#(-1),
    input wor id_3,
    input wand id_4
    , id_17,
    output supply0 id_5,
    output tri0 id_6,
    output supply0 id_7,
    output wand id_8,
    input tri1 id_9,
    input tri0 id_10,
    output wor id_11,
    input wand id_12,
    output tri id_13,
    input supply0 id_14,
    output uwire id_15
);
  module_0 modCall_1 (
      id_4,
      id_11,
      id_3,
      id_5
  );
endmodule
