Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: didact_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "didact_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "didact_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : didact_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\ipcore_dir\dcm1.vhd" into library work
Parsing entity <dcm1>.
Parsing architecture <xilinx> of entity <dcm1>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\bin_to_bcd_convertor.vhd" into library work
Parsing entity <bin_to_bcd_convertor>.
Parsing architecture <convertion_behavioral> of entity <bin_to_bcd_convertor>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\ScoreCalculator.vhd" into library work
Parsing entity <ScoreCalculator>.
Parsing architecture <Behavioral> of entity <scorecalculator>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_9.vhd" into library work
Parsing entity <msa_hdl_9>.
Parsing architecture <Behavioral> of entity <msa_hdl_9>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_8.vhd" into library work
Parsing entity <msa_hdl_8>.
Parsing architecture <Behavioral> of entity <msa_hdl_8>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_7.vhd" into library work
Parsing entity <msa_hdl_7>.
Parsing architecture <Behavioral> of entity <msa_hdl_7>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_6.vhd" into library work
Parsing entity <msa_hdl_6>.
Parsing architecture <Behavioral> of entity <msa_hdl_6>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_5.vhd" into library work
Parsing entity <msa_hdl_5>.
Parsing architecture <Behavioral> of entity <msa_hdl_5>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_4.vhd" into library work
Parsing entity <msa_hdl_4>.
Parsing architecture <Behavioral> of entity <msa_hdl_4>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_3.vhd" into library work
Parsing entity <msa_hdl_3>.
Parsing architecture <Behavioral> of entity <msa_hdl_3>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_2.vhd" into library work
Parsing entity <msa_hdl_2>.
Parsing architecture <Behavioral> of entity <msa_hdl_2>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_10.vhd" into library work
Parsing entity <msa_hdl_10>.
Parsing architecture <Behavioral> of entity <msa_hdl_10>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl.vhd" into library work
Parsing entity <msa_hdl>.
Parsing architecture <Behavioral> of entity <msa_hdl>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\encodeurP.vhd" into library work
Parsing entity <encodeurP>.
Parsing architecture <comportementale> of entity <encodeurp>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\diviseur_clk.vhd" into library work
Parsing entity <diviseur_clk>.
Parsing architecture <Behavioral> of entity <diviseur_clk>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\debounce_hdl.vhd" into library work
Parsing entity <debounce_hdl>.
Parsing architecture <Behavioral> of entity <debounce_hdl>.
Parsing VHDL file "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\didact_top.vhd" into library work
Parsing entity <didact_top>.
Parsing architecture <Behavioral> of entity <didact_top>.
INFO:HDLCompiler:1676 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\didact_top.vhd" Line 138. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\didact_top.vhd" Line 139. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\didact_top.vhd" Line 140. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <didact_top> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\didact_top.vhd" Line 183: Assignment to a ignored, since the identifier is never used

Elaborating entity <debounce_hdl> (architecture <Behavioral>) from library <work>.

Elaborating entity <dcm1> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:439 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\didact_top.vhd" Line 138: Formal port clk2hz of mode out cannot be associated with actual port clk2hz of mode buffer
INFO:HDLCompiler:1408 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\diviseur_clk.vhd" Line 9. clk2hz is declared here
WARNING:HDLCompiler:439 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\didact_top.vhd" Line 139: Formal port clk16hz of mode out cannot be associated with actual port clk16hz of mode buffer
INFO:HDLCompiler:1408 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\diviseur_clk.vhd" Line 10. clk16hz is declared here
WARNING:HDLCompiler:439 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\didact_top.vhd" Line 140: Formal port clk2khz of mode out cannot be associated with actual port clk2khz of mode buffer
INFO:HDLCompiler:1408 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\diviseur_clk.vhd" Line 11. clk2khz is declared here

Elaborating entity <diviseur_clk> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:1408 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\diviseur_clk.vhd" Line 9. clk2hz is declared here
INFO:HDLCompiler:1408 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\diviseur_clk.vhd" Line 10. clk16hz is declared here
INFO:HDLCompiler:1408 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\diviseur_clk.vhd" Line 11. clk2khz is declared here

Elaborating entity <msa_hdl> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl.vhd" Line 22: Using initial value '.' for not_clkin since it is never assigned
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl.vhd" Line 275. Case statement is complete. others clause is never selected

Elaborating entity <msa_hdl_2> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_2.vhd" Line 249. Case statement is complete. others clause is never selected

Elaborating entity <msa_hdl_3> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_3.vhd" Line 249. Case statement is complete. others clause is never selected

Elaborating entity <msa_hdl_4> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_4.vhd" Line 249. Case statement is complete. others clause is never selected

Elaborating entity <msa_hdl_5> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_5.vhd" Line 249. Case statement is complete. others clause is never selected

Elaborating entity <msa_hdl_6> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_6.vhd" Line 249. Case statement is complete. others clause is never selected

Elaborating entity <msa_hdl_7> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_7.vhd" Line 249. Case statement is complete. others clause is never selected

Elaborating entity <msa_hdl_8> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_8.vhd" Line 249. Case statement is complete. others clause is never selected

Elaborating entity <msa_hdl_9> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_9.vhd" Line 249. Case statement is complete. others clause is never selected

Elaborating entity <msa_hdl_10> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_10.vhd" Line 249. Case statement is complete. others clause is never selected

Elaborating entity <encodeurP> (architecture <comportementale>) with generics from library <work>.

Elaborating entity <ScoreCalculator> (architecture <Behavioral>) from library <work>.

Elaborating entity <bin_to_bcd_convertor> (architecture <convertion_behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\bin_to_bcd_convertor.vhd" Line 88. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\bin_to_bcd_convertor.vhd" Line 102. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\ScoreCalculator.vhd" Line 110. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\didact_top.vhd" Line 333: Assignment to a ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <didact_top>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\didact_top.vhd".
    Found 32-bit register for signal <Niveau>.
    Found 8-bit register for signal <Q_del>.
    Found 32-bit adder for signal <Niveau[31]_GND_5_o_add_3_OUT> created at line 343.
    Found 1-bit 10-to-1 multiplexer for signal <Niveau[3]_X_5_o_Mux_1_o> created at line 339.
    Found 32-bit comparator greater for signal <GND_5_o_Niveau[31]_LessThan_3_o> created at line 342
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <didact_top> synthesized.

Synthesizing Unit <debounce_hdl>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\debounce_hdl.vhd".
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <debounce_hdl> synthesized.

Synthesizing Unit <dcm1>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\ipcore_dir\dcm1.vhd".
    Summary:
	no macro.
Unit <dcm1> synthesized.

Synthesizing Unit <diviseur_clk>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\diviseur_clk.vhd".
    Found 22-bit register for signal <cnt2hz>.
    Found 1-bit register for signal <clk2hz>.
    Found 1-bit register for signal <div16hz_temp>.
    Found 19-bit register for signal <cnt16hz>.
    Found 1-bit register for signal <clk16hz>.
    Found 1-bit register for signal <div2khz_temp>.
    Found 12-bit register for signal <cnt2khz>.
    Found 1-bit register for signal <clk2khz>.
    Found 1-bit register for signal <div2hz_temp>.
    Found 22-bit adder for signal <cnt2hz[21]_GND_14_o_add_1_OUT> created at line 33.
    Found 19-bit adder for signal <cnt16hz[18]_GND_14_o_add_4_OUT> created at line 42.
    Found 12-bit adder for signal <cnt2khz[11]_GND_14_o_add_7_OUT> created at line 51.
    Found 22-bit comparator greater for signal <n0000> created at line 28
    Found 19-bit comparator greater for signal <n0006> created at line 37
    Found 12-bit comparator greater for signal <n0012> created at line 46
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <diviseur_clk> synthesized.

Synthesizing Unit <msa_hdl>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl.vhd".
    Found 5-bit register for signal <etatpres>.
    Found 8-bit register for signal <tmp_score>.
    Found 5-bit register for signal <etatsuiv>.
    Found 8-bit adder for signal <tmp_score[7]_GND_15_o_add_66_OUT> created at line 266.
    Found 5-bit 24-to-1 multiplexer for signal <etatpres[4]_X_11_o_wide_mux_71_OUT> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <msa_hdl> synthesized.

Synthesizing Unit <msa_hdl_2>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_2.vhd".
    Found 5-bit register for signal <etatpres>.
    Found finite state machine <FSM_0> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 71                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa_hdl_2> synthesized.

Synthesizing Unit <msa_hdl_3>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_3.vhd".
    Found 5-bit register for signal <etatpres>.
    Found finite state machine <FSM_1> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 71                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa_hdl_3> synthesized.

Synthesizing Unit <msa_hdl_4>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_4.vhd".
    Found 5-bit register for signal <etatpres>.
    Found finite state machine <FSM_2> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 71                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa_hdl_4> synthesized.

Synthesizing Unit <msa_hdl_5>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_5.vhd".
    Found 5-bit register for signal <etatpres>.
    Found finite state machine <FSM_3> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 71                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa_hdl_5> synthesized.

Synthesizing Unit <msa_hdl_6>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_6.vhd".
    Found 5-bit register for signal <etatpres>.
    Found finite state machine <FSM_4> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 71                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa_hdl_6> synthesized.

Synthesizing Unit <msa_hdl_7>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_7.vhd".
    Found 5-bit register for signal <etatpres>.
    Found finite state machine <FSM_5> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 71                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa_hdl_7> synthesized.

Synthesizing Unit <msa_hdl_8>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_8.vhd".
    Found 5-bit register for signal <etatpres>.
    Found finite state machine <FSM_6> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 71                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa_hdl_8> synthesized.

Synthesizing Unit <msa_hdl_9>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_9.vhd".
    Found 5-bit register for signal <etatpres>.
    Found finite state machine <FSM_7> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 71                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa_hdl_9> synthesized.

Synthesizing Unit <msa_hdl_10>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\msa_hdl_10.vhd".
    Found 5-bit register for signal <etatpres>.
    Found finite state machine <FSM_8> for signal <etatpres>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 71                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clkin (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <msa_hdl_10> synthesized.

Synthesizing Unit <encodeurP>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\encodeurP.vhd".
        n = 2
    Summary:
	inferred   2 Multiplexer(s).
Unit <encodeurP> synthesized.

Synthesizing Unit <ScoreCalculator>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\ScoreCalculator.vhd".
    Found 2-bit register for signal <cnt_dig>.
    Found 2-bit adder for signal <cnt_dig[1]_GND_26_o_add_0_OUT> created at line 65.
    Found 16x8-bit Read Only RAM for signal <SEGMENTS>
    Found 4x4-bit Read Only RAM for signal <DISP_EN>
    Found 4-bit 4-to-1 multiplexer for signal <digit> created at line 105.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ScoreCalculator> synthesized.

Synthesizing Unit <bin_to_bcd_convertor>.
    Related source file is "F:\ProjectsDirectory\Embedded_Systems\Detecteurquence\bin_to_bcd_convertor.vhd".
    Found 8-bit adder for signal <GND_27_o_GND_27_o_add_1_OUT> created at line 51.
    Found 8-bit adder for signal <GND_27_o_GND_27_o_add_3_OUT> created at line 52.
    Found 8-bit adder for signal <GND_27_o_GND_27_o_add_5_OUT> created at line 53.
    Found 8-bit adder for signal <GND_27_o_GND_27_o_add_7_OUT> created at line 54.
    Found 8-bit adder for signal <GND_27_o_GND_27_o_add_9_OUT> created at line 55.
    Found 8-bit adder for signal <GND_27_o_GND_27_o_add_11_OUT> created at line 56.
    Found 8-bit adder for signal <GND_27_o_GND_27_o_add_13_OUT> created at line 57.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_17_OUT<7:0>> created at line 66.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_20_OUT<7:0>> created at line 66.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_24_OUT<7:0>> created at line 72.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_28_OUT<7:0>> created at line 72.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_32_OUT<7:0>> created at line 72.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_36_OUT<7:0>> created at line 72.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_40_OUT<7:0>> created at line 72.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_44_OUT<7:0>> created at line 72.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_48_OUT<7:0>> created at line 72.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_52_OUT<7:0>> created at line 72.
    Found 8-bit subtractor for signal <GND_27_o_GND_27_o_sub_56_OUT<7:0>> created at line 72.
    Found 16x4-bit Read Only RAM for signal <LSD_OUT>
    Found 16x4-bit Read Only RAM for signal <MSD_OUT>
    Found 4x4-bit Read Only RAM for signal <MMSD_OUT>
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_16_o> created at line 64
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_18_o> created at line 64
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_23_o> created at line 70
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_25_o> created at line 70
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_29_o> created at line 70
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_33_o> created at line 70
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_37_o> created at line 70
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_41_o> created at line 70
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_45_o> created at line 70
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_49_o> created at line 70
    Found 8-bit comparator greater for signal <GND_27_o_GND_27_o_LessThan_53_o> created at line 70
    Summary:
	inferred   3 RAM(s).
	inferred  18 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  45 Multiplexer(s).
Unit <bin_to_bcd_convertor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x4-bit single-port Read Only RAM                    : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 24
 12-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 32-bit adder                                          : 1
 8-bit adder                                           : 8
 8-bit subtractor                                      : 11
# Registers                                            : 27
 1-bit register                                        : 18
 12-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 1
 22-bit register                                       : 1
 32-bit register                                       : 1
 5-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 15
 12-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 22-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 8-bit comparator greater                              : 11
# Multiplexers                                         : 74
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 25
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 11
 5-bit 24-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 27
# FSMs                                                 : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ScoreCalculator>.
The following registers are absorbed into counter <cnt_dig>: 1 register on signal <cnt_dig>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DISP_EN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_dig>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DISP_EN>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SEGMENTS> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEGMENTS>      |          |
    -----------------------------------------------------------------------
Unit <ScoreCalculator> synthesized (advanced).

Synthesizing (advanced) Unit <bin_to_bcd_convertor>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MMSD_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <mmsd>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MMSD_OUT>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LSD_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_tot>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LSD_OUT>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MSD_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <msd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <MSD_OUT>       |          |
    -----------------------------------------------------------------------
Unit <bin_to_bcd_convertor> synthesized (advanced).

Synthesizing (advanced) Unit <didact_top>.
The following registers are absorbed into counter <Niveau>: 1 register on signal <Niveau>.
Unit <didact_top> synthesized (advanced).

Synthesizing (advanced) Unit <diviseur_clk>.
The following registers are absorbed into counter <cnt2hz>: 1 register on signal <cnt2hz>.
The following registers are absorbed into counter <cnt16hz>: 1 register on signal <cnt16hz>.
The following registers are absorbed into counter <cnt2khz>: 1 register on signal <cnt2khz>.
Unit <diviseur_clk> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x4-bit single-port distributed Read Only RAM        : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 19
 8-bit adder                                           : 8
 8-bit subtractor                                      : 11
# Counters                                             : 5
 12-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 15
 12-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 22-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 8-bit comparator greater                              : 11
# Multiplexers                                         : 73
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 25
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 11
 5-bit 24-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 27
# FSMs                                                 : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <etatpres[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00000
 b     | 00001
 c     | 00010
 d     | 00011
 e     | 00100
 f     | 00101
 g     | 00110
 h     | 00111
 i     | 01000
 j     | 01001
 k     | 01010
 l     | 01011
 m     | 01100
 n     | 01101
 o     | 01110
 p     | 01111
 q     | 10000
 r     | 10001
 s     | 10010
 t     | 10011
 u     | 10100
 v     | 10101
 w     | 10110
 x     | 10111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <etatpres[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00000
 b     | 00001
 c     | 00010
 d     | 00011
 e     | 00100
 f     | 00101
 g     | 00110
 h     | 00111
 i     | 01000
 j     | 01001
 k     | 01010
 l     | 01011
 m     | 01100
 n     | 01101
 o     | 01110
 p     | 01111
 q     | 10000
 r     | 10001
 s     | 10010
 t     | 10011
 u     | 10100
 v     | 10101
 w     | 10110
 x     | 10111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <etatpres[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00000
 b     | 00001
 c     | 00010
 d     | 00011
 e     | 00100
 f     | 00101
 g     | 00110
 h     | 00111
 i     | 01000
 j     | 01001
 k     | 01010
 l     | 01011
 m     | 01100
 n     | 01101
 o     | 01110
 p     | 01111
 q     | 10000
 r     | 10001
 s     | 10010
 t     | 10011
 u     | 10100
 v     | 10101
 w     | 10110
 x     | 10111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <etatpres[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00000
 b     | 00001
 c     | 00010
 d     | 00011
 e     | 00100
 f     | 00101
 g     | 00110
 h     | 00111
 i     | 01000
 j     | 01001
 k     | 01010
 l     | 01011
 m     | 01100
 n     | 01101
 o     | 01110
 p     | 01111
 q     | 10000
 r     | 10001
 s     | 10010
 t     | 10011
 u     | 10100
 v     | 10101
 w     | 10110
 x     | 10111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <etatpres[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00000
 b     | 00001
 c     | 00010
 d     | 00011
 e     | 00100
 f     | 00101
 g     | 00110
 h     | 00111
 i     | 01000
 j     | 01001
 k     | 01010
 l     | 01011
 m     | 01100
 n     | 01101
 o     | 01110
 p     | 01111
 q     | 10000
 r     | 10001
 s     | 10010
 t     | 10011
 u     | 10100
 v     | 10101
 w     | 10110
 x     | 10111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <etatpres[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00000
 b     | 00001
 c     | 00010
 d     | 00011
 e     | 00100
 f     | 00101
 g     | 00110
 h     | 00111
 i     | 01000
 j     | 01001
 k     | 01010
 l     | 01011
 m     | 01100
 n     | 01101
 o     | 01110
 p     | 01111
 q     | 10000
 r     | 10001
 s     | 10010
 t     | 10011
 u     | 10100
 v     | 10101
 w     | 10110
 x     | 10111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <etatpres[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00000
 b     | 00001
 c     | 00010
 d     | 00011
 e     | 00100
 f     | 00101
 g     | 00110
 h     | 00111
 i     | 01000
 j     | 01001
 k     | 01010
 l     | 01011
 m     | 01100
 n     | 01101
 o     | 01110
 p     | 01111
 q     | 10000
 r     | 10001
 s     | 10010
 t     | 10011
 u     | 10100
 v     | 10101
 w     | 10110
 x     | 10111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <etatpres[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00000
 b     | 00001
 c     | 00010
 d     | 00011
 e     | 00100
 f     | 00101
 g     | 00110
 h     | 00111
 i     | 01000
 j     | 01001
 k     | 01010
 l     | 01011
 m     | 01100
 n     | 01101
 o     | 01110
 p     | 01111
 q     | 10000
 r     | 10001
 s     | 10010
 t     | 10011
 u     | 10100
 v     | 10101
 w     | 10110
 x     | 10111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <etatpres[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00000
 b     | 00001
 c     | 00010
 d     | 00011
 e     | 00100
 f     | 00101
 g     | 00110
 h     | 00111
 i     | 01000
 j     | 01001
 k     | 01010
 l     | 01011
 m     | 01100
 n     | 01101
 o     | 01110
 p     | 01111
 q     | 10000
 r     | 10001
 s     | 10010
 t     | 10011
 u     | 10100
 v     | 10101
 w     | 10110
 x     | 10111
-------------------

Optimizing unit <didact_top> ...

Optimizing unit <msa_hdl> ...

Optimizing unit <diviseur_clk> ...

Optimizing unit <ScoreCalculator> ...

Optimizing unit <bin_to_bcd_convertor> ...
WARNING:Xst:1293 - FF/Latch <Niveau_31> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_30> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_29> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_28> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_27> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_26> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_25> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_24> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_23> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_22> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_21> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_20> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_19> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_18> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_17> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_16> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_15> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_14> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_13> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_12> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_11> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_10> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_9> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_8> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_7> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_6> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_5> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Niveau_4> has a constant value of 0 in block <didact_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block didact_top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 148
 Flip-Flops                                            : 148

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : didact_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 422
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 50
#      LUT2                        : 15
#      LUT3                        : 15
#      LUT4                        : 25
#      LUT5                        : 54
#      LUT6                        : 121
#      MUXCY                       : 61
#      MUXF7                       : 15
#      VCC                         : 1
#      XORCY                       : 57
# FlipFlops/Latches                : 148
#      FD                          : 20
#      FD_1                        : 13
#      FDC                         : 50
#      FDCE                        : 12
#      FDR                         : 53
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 26
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 20
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             148  out of  18224     0%  
 Number of Slice LUTs:                  287  out of   9112     3%  
    Number used as Logic:               287  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    309
   Number with an unused Flip Flop:     161  out of    309    52%  
   Number with an unused LUT:            22  out of    309     7%  
   Number of fully used LUT-FF pairs:   126  out of    309    40%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
inst_diviseur_clk/clk16hz          | NONE(shreg_0)          | 12    |
inst_diviseur_clk/clk2khz          | NONE(inst4_debounce/Q3)| 14    |
clkin                              | DCM_SP:CLKFX           | 122   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.624ns (Maximum Frequency: 275.965MHz)
   Minimum input arrival time before clock: 3.571ns
   Maximum output required time after clock: 9.724ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_diviseur_clk/clk16hz'
  Clock period: 3.624ns (frequency: 275.965MHz)
  Total number of paths / destination ports: 199 / 23
-------------------------------------------------------------------------
Delay:               3.624ns (Levels of Logic = 3)
  Source:            Niveau_0 (FF)
  Destination:       shreg_0 (FF)
  Source Clock:      inst_diviseur_clk/clk16hz rising
  Destination Clock: inst_diviseur_clk/clk16hz rising

  Data Path: Niveau_0 to shreg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.819  Niveau_0 (Niveau_0)
     LUT6:I4->O            1   0.203   0.000  Mmux_Niveau[3]_X_5_o_Mux_1_o_6 (Mmux_Niveau[3]_X_5_o_Mux_1_o_6)
     MUXF7:I1->O           1   0.140   0.580  Mmux_Niveau[3]_X_5_o_Mux_1_o_5_f7 (Mmux_Niveau[3]_X_5_o_Mux_1_o_5_f7)
     LUT5:I4->O           12   0.205   0.908  Niveau<3>3 (Niveau[3]_X_5_o_Mux_1_o)
     FDCE:CE                   0.322          shreg_0
    ----------------------------------------
    Total                      3.624ns (1.317ns logic, 2.307ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_diviseur_clk/clk2khz'
  Clock period: 2.242ns (frequency: 446.100MHz)
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Delay:               2.242ns (Levels of Logic = 1)
  Source:            score_display/cnt_dig_0 (FF)
  Destination:       score_display/cnt_dig_0 (FF)
  Source Clock:      inst_diviseur_clk/clk2khz rising
  Destination Clock: inst_diviseur_clk/clk2khz rising

  Data Path: score_display/cnt_dig_0 to score_display/cnt_dig_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   0.908  score_display/cnt_dig_0 (score_display/cnt_dig_0)
     INV:I->O              1   0.206   0.579  score_display/Mcount_cnt_dig_xor<0>11_INV_0 (score_display/Result<0>)
     FD:D                      0.102          score_display/cnt_dig_0
    ----------------------------------------
    Total                      2.242ns (0.755ns logic, 1.487ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkin'
  Clock period: 1.446ns (frequency: 691.586MHz)
  Total number of paths / destination ports: 1954 / 175
-------------------------------------------------------------------------
Delay:               4.519ns (Levels of Logic = 3)
  Source:            Inst_msa_hdl_Niveau1/etatpres_4 (FF)
  Destination:       Inst_msa_hdl_Niveau1/tmp_score_7 (FF)
  Source Clock:      clkin rising 0.2X
  Destination Clock: clkin falling 0.2X

  Data Path: Inst_msa_hdl_Niveau1/etatpres_4 to Inst_msa_hdl_Niveau1/tmp_score_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.253  Inst_msa_hdl_Niveau1/etatpres_4 (Inst_msa_hdl_Niveau1/etatpres_4)
     LUT5:I0->O            2   0.203   0.961  Inst_msa_hdl_Niveau1/_n0131<4>1 (Inst_msa_hdl_Niveau1/_n0131)
     LUT6:I1->O            8   0.203   1.147  Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT811 (Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT81)
     LUT6:I1->O            1   0.203   0.000  Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT41 (Inst_msa_hdl_Niveau1/etatpres[4]_X_11_o_wide_mux_72_OUT<1>)
     FD_1:D                    0.102          Inst_msa_hdl_Niveau1/tmp_score_1
    ----------------------------------------
    Total                      4.519ns (1.158ns logic, 3.361ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_diviseur_clk/clk16hz'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.331ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       shreg_0 (FF)
  Destination Clock: inst_diviseur_clk/clk16hz rising

  Data Path: rst to shreg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.679  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          shreg_0
    ----------------------------------------
    Total                      3.331ns (1.652ns logic, 1.679ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_diviseur_clk/clk2khz'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            bouton4 (PAD)
  Destination:       inst4_debounce/Q1 (FF)
  Destination Clock: inst_diviseur_clk/clk2khz rising

  Data Path: bouton4 to inst4_debounce/Q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  bouton4_IBUF (bouton4_IBUF)
     FD:D                      0.102          inst4_debounce/Q1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkin'
  Total number of paths / destination ports: 58 / 58
-------------------------------------------------------------------------
Offset:              3.571ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Inst_msa_hdl_Niveau1/tmp_score_4 (FF)
  Destination Clock: clkin falling 0.2X

  Data Path: rst to Inst_msa_hdl_Niveau1/tmp_score_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   2.044  rst_IBUF (rst_IBUF)
     LUT6:I0->O            1   0.203   0.000  Inst_msa_hdl_Niveau1/Mmux_etatpres[4]_X_11_o_wide_mux_72_OUT102 (Inst_msa_hdl_Niveau1/etatpres[4]_X_11_o_wide_mux_72_OUT<4>)
     FD_1:D                    0.102          Inst_msa_hdl_Niveau1/tmp_score_4
    ----------------------------------------
    Total                      3.571ns (1.527ns logic, 2.044ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_diviseur_clk/clk16hz'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            shreg_6 (FF)
  Destination:       Q_del<6> (PAD)
  Source Clock:      inst_diviseur_clk/clk16hz rising

  Data Path: shreg_6 to Q_del<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  shreg_6 (shreg_6)
     OBUF:I->O                 2.571          Q_del_6_OBUF (Q_del<6>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkin'
  Total number of paths / destination ports: 1708 / 7
-------------------------------------------------------------------------
Offset:              9.724ns (Levels of Logic = 6)
  Source:            Inst_msa_hdl_Niveau1/tmp_score_6 (FF)
  Destination:       SEGMENTS<7> (PAD)
  Source Clock:      clkin falling 0.2X

  Data Path: Inst_msa_hdl_Niveau1/tmp_score_6 to SEGMENTS<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            17   0.447   1.372  Inst_msa_hdl_Niveau1/tmp_score_6 (Inst_msa_hdl_Niveau1/tmp_score_6)
     LUT6:I1->O            2   0.203   0.845  score_display/my_conv/MSD_OUT<3>1 (score_display/msd<3>)
     LUT3:I0->O            1   0.205   0.580  score_display/Mmux_digit12_SW0 (N24)
     LUT6:I5->O            9   0.205   1.194  score_display/Mmux_digit12 (score_display/Mmux_digit12)
     LUT6:I0->O            7   0.203   1.118  score_display/Mmux_digit27 (score_display/digit<1>)
     LUT5:I0->O            1   0.203   0.579  score_display/Mram_SEGMENTS21 (SEGMENTS_2_OBUF)
     OBUF:I->O                 2.571          SEGMENTS_2_OBUF (SEGMENTS<2>)
    ----------------------------------------
    Total                      9.724ns (4.037ns logic, 5.687ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_diviseur_clk/clk2khz'
  Total number of paths / destination ports: 120 / 11
-------------------------------------------------------------------------
Offset:              8.040ns (Levels of Logic = 5)
  Source:            score_display/cnt_dig_1 (FF)
  Destination:       SEGMENTS<7> (PAD)
  Source Clock:      inst_diviseur_clk/clk2khz rising

  Data Path: score_display/cnt_dig_1 to SEGMENTS<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.987  score_display/cnt_dig_1 (score_display/cnt_dig_1)
     LUT2:I0->O            1   0.203   0.944  score_display/Mmux_digit23 (score_display/Mmux_digit22)
     LUT6:I0->O            1   0.203   0.580  score_display/Mmux_digit26 (score_display/Mmux_digit25)
     LUT6:I5->O            7   0.205   1.118  score_display/Mmux_digit27 (score_display/digit<1>)
     LUT5:I0->O            1   0.203   0.579  score_display/Mram_SEGMENTS21 (SEGMENTS_2_OBUF)
     OBUF:I->O                 2.571          SEGMENTS_2_OBUF (SEGMENTS<2>)
    ----------------------------------------
    Total                      8.040ns (3.832ns logic, 4.207ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkin
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clkin                    |    4.773|    1.128|    4.519|         |
inst_diviseur_clk/clk2khz|    9.516|         |    9.088|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_diviseur_clk/clk16hz
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clkin                    |    5.143|         |         |         |
inst_diviseur_clk/clk16hz|    3.624|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_diviseur_clk/clk2khz
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
inst_diviseur_clk/clk2khz|    2.242|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.89 secs
 
--> 

Total memory usage is 4555092 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :    6 (   0 filtered)

