-- SMV description generated by Yosys 0.51+101 (git sha1 8982be21f, g++ 11.4.0-1ubuntu1~22.04 -Og -fPIC)
MODULE main
  IVAR
    _Q : unsigned word[3]; -- Q
    _VIN : real; -- VIN
    _VSUP : real; -- VSUP
    _clk : unsigned word[1]; -- clk
  VAR
    _$auto$clk2fflogic#cc#99#sample_data$#delta#sampled$55 : real; -- $auto$clk2fflogic.cc:99:sample_data$\delta#sampled$55
    _$auto$clk2fflogic#cc#84#sample_control_edge$#clk#sampled$59 : unsigned word[1]; -- $auto$clk2fflogic.cc:84:sample_control_edge$\clk#sampled$59
    _$auto$clk2fflogic#cc#99#sample_data$$0#delta#0#0##sampled$57 : real; -- $auto$clk2fflogic.cc:99:sample_data$$0\delta[0:0]#sampled$57
    _$auto$clk2fflogic#cc#99#sample_data$#q#sampled$45 : unsigned word[3]; -- $auto$clk2fflogic.cc:99:sample_data$\q#sampled$45
    _$auto$clk2fflogic#cc#99#sample_data$$0#q#2#0##sampled$47 : unsigned word[3]; -- $auto$clk2fflogic.cc:99:sample_data$$0\q[2:0]#sampled$47
    _$auto$clk2fflogic#cc#84#sample_control_edge$#clk#sampled$49 : unsigned word[1]; -- $auto$clk2fflogic.cc:84:sample_control_edge$\clk#sampled$49
  DEFINE
    _$0#delta#0#0# := _VSUP / 8.000000;
    _$ge$maurice2024_adc#sv#39$4_Y := resize(word1(_VIN >= 0.000000), 1);
    _$auto$rtlil#cc#2893#Eqx$62 := resize(word1(resize((_$auto$clk2fflogic#cc#84#sample_control_edge$#clk#sampled$59 :: _clk), 2) = resize(0ub2_01, 2)), 1);
    _$auto$rtlil#cc#2972#Mux$64 := bool(_$auto$rtlil#cc#2893#Eqx$62) ? _$auto$clk2fflogic#cc#99#sample_data$$0#delta#0#0##sampled$57 : _$auto$clk2fflogic#cc#99#sample_data$#delta#sampled$55;
    _$lt$maurice2024_adc#sv#39$5_Y := resize(word1(_VIN < _$auto$rtlil#cc#2972#Mux$64), 1);
    _$logic_and$maurice2024_adc#sv#39$6_Y := resize(word1((_$ge$maurice2024_adc#sv#39$4_Y != 0ub1_0) & (_$lt$maurice2024_adc#sv#39$5_Y != 0ub1_0)), 1);
    _$mul$maurice2024_adc#sv#40$7_Y := 7.000000 * _$auto$rtlil#cc#2972#Mux$64;
    _$ge$maurice2024_adc#sv#40$8_Y := resize(word1(_VIN >= _$mul$maurice2024_adc#sv#40$7_Y), 1);
    _$le$maurice2024_adc#sv#40$9_Y := resize(word1(_VIN <= _VSUP), 1);
    _$logic_and$maurice2024_adc#sv#40$10_Y := resize(word1((_$ge$maurice2024_adc#sv#40$8_Y != 0ub1_0) & (_$le$maurice2024_adc#sv#40$9_Y != 0ub1_0)), 1);
    _$ge$maurice2024_adc#sv#41$11_Y := resize(word1(_VIN >= _$auto$rtlil#cc#2972#Mux$64), 1);
    _$lt$maurice2024_adc#sv#41$13_Y := resize(word1(_VIN < _$mul$maurice2024_adc#sv#40$7_Y), 1);
    _$logic_and$maurice2024_adc#sv#41$14_Y := resize(word1((_$ge$maurice2024_adc#sv#41$11_Y != 0ub1_0) & (_$lt$maurice2024_adc#sv#41$13_Y != 0ub1_0)), 1);
    _$div$maurice2024_adc#sv#41$15_Y := _VIN / _$auto$rtlil#cc#2972#Mux$64;
    _$floor$maurice2024_adc#sv#41$16_Y := signed word[3](floor(_$div$maurice2024_adc#sv#41$15_Y));
    _$logic_and$maurice2024_adc#sv#46$19_Y := resize(word1((_$ge$maurice2024_adc#sv#39$4_Y != 0ub1_0) & (_$le$maurice2024_adc#sv#40$9_Y != 0ub1_0)), 1);
    _$logic_not$maurice2024_adc#sv#46$20_Y := resize(word1((_$logic_and$maurice2024_adc#sv#46$19_Y = 0ub1_0)), 1);
    _$auto$rtlil#cc#2893#Eqx$52 := resize(word1(resize((_$auto$clk2fflogic#cc#84#sample_control_edge$#clk#sampled$49 :: _clk), 2) = resize(0ub2_01, 2)), 1);
    _$auto$rtlil#cc#2972#Mux$54 := bool(_$auto$rtlil#cc#2893#Eqx$52) ? _$auto$clk2fflogic#cc#99#sample_data$$0#q#2#0##sampled$47 : _$auto$clk2fflogic#cc#99#sample_data$#q#sampled$45;
    _$eq$maurice2024_adc#sv#46$21_Y := resize(word1(resize(_Q, 3) = resize(_$auto$rtlil#cc#2972#Mux$54, 3)), 1);
    _$logic_or$maurice2024_adc#sv#46$22_Y := resize(word1((_$logic_not$maurice2024_adc#sv#46$20_Y != 0ub1_0) | (_$eq$maurice2024_adc#sv#46$21_Y != 0ub1_0)), 1);
    _$auto$rtlil#cc#2837#Not$67 := !resize(_$logic_or$maurice2024_adc#sv#46$22_Y, 1);
    _$auto$rtlil#cc#2884#And$69 := resize(_$auto$rtlil#cc#2837#Not$67, 1) & resize(0ub1_1, 1);
    _$3#q#2#0# := bool(_$logic_and$maurice2024_adc#sv#41$14_Y) ? _$floor$maurice2024_adc#sv#41$16_Y : _$auto$rtlil#cc#2972#Mux$54;
    _$2#q#2#0# := bool(_$logic_and$maurice2024_adc#sv#40$10_Y) ? 0ub3_111 : _$3#q#2#0#;
    _$0#q#2#0# := bool(_$logic_and$maurice2024_adc#sv#39$6_Y) ? 0ub3_000 : _$2#q#2#0#;
    _vsuplow := 0.000000;
    _q := _$auto$rtlil#cc#2972#Mux$54;
    _delta := 0.000000;
    _clk_period := 2.000000;
  ASSIGN
    init(_$auto$clk2fflogic#cc#84#sample_control_edge$#clk#sampled$59) := 0ub1_1;
    init(_$auto$clk2fflogic#cc#99#sample_data$$0#delta#0#0##sampled$57) := 0.000000;
    init(_$auto$clk2fflogic#cc#99#sample_data$#delta#sampled$55) := 0.000000;
    init(_$auto$clk2fflogic#cc#84#sample_control_edge$#clk#sampled$49) := 0ub1_1;
    init(_$auto$clk2fflogic#cc#99#sample_data$$0#q#2#0##sampled$47) := 0ub3_000;
    init(_$auto$clk2fflogic#cc#99#sample_data$#q#sampled$45) := 0ub3_000;
    next(_$auto$clk2fflogic#cc#99#sample_data$#delta#sampled$55) := _$auto$rtlil#cc#2972#Mux$64;
    next(_$auto$clk2fflogic#cc#84#sample_control_edge$#clk#sampled$59) := _clk;
    next(_$auto$clk2fflogic#cc#99#sample_data$$0#delta#0#0##sampled$57) := _$0#delta#0#0#;
    next(_$auto$clk2fflogic#cc#99#sample_data$#q#sampled$45) := _$auto$rtlil#cc#2972#Mux$54;
    next(_$auto$clk2fflogic#cc#99#sample_data$$0#q#2#0##sampled$47) := _$0#q#2#0#;
    next(_$auto$clk2fflogic#cc#84#sample_control_edge$#clk#sampled$49) := _clk;
  INVARSPEC !bool(0ub1_1) | bool(_$logic_or$maurice2024_adc#sv#46$22_Y);
-- end of yosys output
