Analysis & Synthesis report for SuperHexagon
Wed May  6 21:43:55 2015
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SuperHexagon|game:inst16|game_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for rotate:inst29|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated
 19. Source assignments for player:inst7|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated
 20. Parameter Settings for User Entity Instance: vga_driver:inst
 21. Parameter Settings for User Entity Instance: alt_pll:inst3|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: counter:inst2
 23. Parameter Settings for User Entity Instance: game:inst16
 24. Parameter Settings for User Entity Instance: random_gen:inst13
 25. Parameter Settings for User Entity Instance: rect_to_hex:inst1
 26. Parameter Settings for User Entity Instance: counter:inst36
 27. Parameter Settings for User Entity Instance: rect_to_hex:inst30
 28. Parameter Settings for User Entity Instance: circle:inst12
 29. Parameter Settings for User Entity Instance: counter:inst35
 30. Parameter Settings for Inferred Entity Instance: rotate:inst29|sincos:sincos|altsyncram:lookup_rtl_0
 31. Parameter Settings for Inferred Entity Instance: player:inst7|sincos:sincos|altsyncram:lookup_rtl_0
 32. Parameter Settings for Inferred Entity Instance: circle:inst12|lpm_mult:Mult1
 33. Parameter Settings for Inferred Entity Instance: circle:inst12|lpm_mult:Mult0
 34. Parameter Settings for Inferred Entity Instance: rect_to_hex:inst1|lpm_mult:Mult0
 35. Parameter Settings for Inferred Entity Instance: rect_to_hex:inst30|lpm_mult:Mult0
 36. Parameter Settings for Inferred Entity Instance: rotate:inst29|lpm_mult:Mult3
 37. Parameter Settings for Inferred Entity Instance: rotate:inst29|lpm_mult:Mult2
 38. Parameter Settings for Inferred Entity Instance: rotate:inst29|lpm_mult:Mult1
 39. Parameter Settings for Inferred Entity Instance: rotate:inst29|lpm_mult:Mult0
 40. altpll Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. lpm_mult Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "player:inst7|sincos:sincos"
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May  6 21:43:55 2015         ;
; Quartus II 32-bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; SuperHexagon                                  ;
; Top-level Entity Name              ; SuperHexagon                                  ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 3,194                                         ;
;     Total combinational functions  ; 2,307                                         ;
;     Dedicated logic registers      ; 1,163                                         ;
; Total registers                    ; 1163                                          ;
; Total pins                         ; 64                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 18,432                                        ;
; Embedded Multiplier 9-bit elements ; 12                                            ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; SuperHexagon       ; SuperHexagon       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; seven_seg.v                                  ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/seven_seg.v                                    ;         ;
; vga_driver.v                                 ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/vga_driver.v                                   ;         ;
; SuperHexagon.bdf                             ; yes             ; User Block Diagram/Schematic File                     ; /home/sam/Dropbox/EN3051/SuperHexagon/SuperHexagon.bdf                               ;         ;
; centre_coords.v                              ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/centre_coords.v                                ;         ;
; circle.v                                     ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/circle.v                                       ;         ;
; rect_to_hex.v                                ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/rect_to_hex.v                                  ;         ;
; walls.v                                      ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/walls.v                                        ;         ;
; drawing.v                                    ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/drawing.v                                      ;         ;
; sincos.v                                     ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/sincos.v                                       ;         ;
; player.v                                     ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/player.v                                       ;         ;
; compare_coords.v                             ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/compare_coords.v                               ;         ;
; random_gen.v                                 ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/random_gen.v                                   ;         ;
; wall_generator.v                             ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/wall_generator.v                               ;         ;
; game.v                                       ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/game.v                                         ;         ;
; rotate.v                                     ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/rotate.v                                       ;         ;
; counter.v                                    ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/counter.v                                      ;         ;
; spin_controller.v                            ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/spin_controller.v                              ;         ;
; alt_pll.v                                    ; yes             ; User Wizard-Generated File                            ; /home/sam/Dropbox/EN3051/SuperHexagon/alt_pll.v                                      ;         ;
; difficulty.v                                 ; yes             ; User Verilog HDL File                                 ; /home/sam/Dropbox/EN3051/SuperHexagon/difficulty.v                                   ;         ;
; altpll.tdf                                   ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal121.inc                               ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc          ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_q9p1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; /home/sam/Dropbox/EN3051/SuperHexagon/db/altsyncram_q9p1.tdf                         ;         ;
; db/SuperHexagon.ram0_sincos_eba5804d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/sam/Dropbox/EN3051/SuperHexagon/db/SuperHexagon.ram0_sincos_eba5804d.hdl.mif   ;         ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                                 ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                                 ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_68t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/sam/Dropbox/EN3051/SuperHexagon/db/mult_68t.tdf                                ;         ;
; multcore.tdf                                 ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                                  ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                                 ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                                  ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                                 ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                               ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                             ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                           ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                                  ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                                 ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                              ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                                  ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                                 ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc                      ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_55h.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/sam/Dropbox/EN3051/SuperHexagon/db/add_sub_55h.tdf                             ;         ;
; db/add_sub_qfh.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/sam/Dropbox/EN3051/SuperHexagon/db/add_sub_qfh.tdf                             ;         ;
; altshift.tdf                                 ; yes             ; Megafunction                                          ; /home/sam/bin/altera/12.1sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/mult_71t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/sam/Dropbox/EN3051/SuperHexagon/db/mult_71t.tdf                                ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,194 ;
;                                             ;       ;
; Total combinational functions               ; 2307  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1569  ;
;     -- 3 input functions                    ; 402   ;
;     -- <=2 input functions                  ; 336   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1849  ;
;     -- arithmetic mode                      ; 458   ;
;                                             ;       ;
; Total registers                             ; 1163  ;
;     -- Dedicated logic registers            ; 1163  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 64    ;
; Total memory bits                           ; 18432 ;
; Embedded Multiplier 9-bit elements          ; 12    ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 1181  ;
; Total fan-out                               ; 11895 ;
; Average fan-out                             ; 3.34  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                     ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SuperHexagon                                     ; 2307 (1)          ; 1163 (4)     ; 18432       ; 12           ; 0       ; 6         ; 64   ; 0            ; |SuperHexagon                                                                                                                                           ;              ;
;    |alt_pll:inst3|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|alt_pll:inst3                                                                                                                             ;              ;
;       |altpll:altpll_component|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|alt_pll:inst3|altpll:altpll_component                                                                                                     ;              ;
;    |centre_coords:inst5|                          ; 10 (10)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|centre_coords:inst5                                                                                                                       ;              ;
;    |circle:inst12|                                ; 48 (48)           ; 21 (21)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |SuperHexagon|circle:inst12                                                                                                                             ;              ;
;       |lpm_mult:Mult0|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|circle:inst12|lpm_mult:Mult0                                                                                                              ;              ;
;          |mult_68t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|circle:inst12|lpm_mult:Mult0|mult_68t:auto_generated                                                                                      ;              ;
;       |lpm_mult:Mult1|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|circle:inst12|lpm_mult:Mult1                                                                                                              ;              ;
;          |mult_68t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|circle:inst12|lpm_mult:Mult1|mult_68t:auto_generated                                                                                      ;              ;
;    |compare_coords:inst21|                        ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|compare_coords:inst21                                                                                                                     ;              ;
;    |compare_coords:inst22|                        ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|compare_coords:inst22                                                                                                                     ;              ;
;    |counter:inst2|                                ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|counter:inst2                                                                                                                             ;              ;
;    |counter:inst35|                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|counter:inst35                                                                                                                            ;              ;
;    |counter:inst36|                               ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|counter:inst36                                                                                                                            ;              ;
;    |difficulty:inst9|                             ; 8 (8)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|difficulty:inst9                                                                                                                          ;              ;
;    |drawing:inst4|                                ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|drawing:inst4                                                                                                                             ;              ;
;    |game:inst16|                                  ; 27 (27)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|game:inst16                                                                                                                               ;              ;
;    |player:inst7|                                 ; 27 (26)           ; 46 (46)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|player:inst7                                                                                                                              ;              ;
;       |sincos:sincos|                             ; 1 (1)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|player:inst7|sincos:sincos                                                                                                                ;              ;
;          |altsyncram:lookup_rtl_0|                ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|player:inst7|sincos:sincos|altsyncram:lookup_rtl_0                                                                                        ;              ;
;             |altsyncram_q9p1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|player:inst7|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated                                                         ;              ;
;    |random_gen:inst13|                            ; 24 (24)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|random_gen:inst13                                                                                                                         ;              ;
;    |rect_to_hex:inst1|                            ; 228 (167)         ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst1                                                                                                                         ;              ;
;       |lpm_mult:Mult0|                            ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst1|lpm_mult:Mult0                                                                                                          ;              ;
;          |multcore:mult_core|                     ; 61 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core                                                                                       ;              ;
;             |mpar_add:padder|                     ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                       ;              ;
;                |lpm_add_sub:adder[0]|             ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ;              ;
;                   |add_sub_55h:auto_generated|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated                       ;              ;
;                |mpar_add:sub_par_add|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ;              ;
;                   |lpm_add_sub:adder[0]|          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ;              ;
;                      |add_sub_qfh:auto_generated| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qfh:auto_generated  ;              ;
;    |rect_to_hex:inst30|                           ; 227 (166)         ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst30                                                                                                                        ;              ;
;       |lpm_mult:Mult0|                            ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst30|lpm_mult:Mult0                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 61 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst30|lpm_mult:Mult0|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_55h:auto_generated|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_55h:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_qfh:auto_generated| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rect_to_hex:inst30|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qfh:auto_generated ;              ;
;    |rotate:inst29|                                ; 43 (42)           ; 20 (20)      ; 12288       ; 8            ; 0       ; 4         ; 0    ; 0            ; |SuperHexagon|rotate:inst29                                                                                                                             ;              ;
;       |lpm_mult:Mult0|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|rotate:inst29|lpm_mult:Mult0                                                                                                              ;              ;
;          |mult_71t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|rotate:inst29|lpm_mult:Mult0|mult_71t:auto_generated                                                                                      ;              ;
;       |lpm_mult:Mult1|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|rotate:inst29|lpm_mult:Mult1                                                                                                              ;              ;
;          |mult_71t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|rotate:inst29|lpm_mult:Mult1|mult_71t:auto_generated                                                                                      ;              ;
;       |lpm_mult:Mult2|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|rotate:inst29|lpm_mult:Mult2                                                                                                              ;              ;
;          |mult_71t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|rotate:inst29|lpm_mult:Mult2|mult_71t:auto_generated                                                                                      ;              ;
;       |lpm_mult:Mult3|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|rotate:inst29|lpm_mult:Mult3                                                                                                              ;              ;
;          |mult_71t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |SuperHexagon|rotate:inst29|lpm_mult:Mult3|mult_71t:auto_generated                                                                                      ;              ;
;       |sincos:sincos|                             ; 1 (1)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rotate:inst29|sincos:sincos                                                                                                               ;              ;
;          |altsyncram:lookup_rtl_0|                ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rotate:inst29|sincos:sincos|altsyncram:lookup_rtl_0                                                                                       ;              ;
;             |altsyncram_q9p1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|rotate:inst29|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated                                                        ;              ;
;    |seven_seg:inst31|                             ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|seven_seg:inst31                                                                                                                          ;              ;
;    |seven_seg:inst32|                             ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|seven_seg:inst32                                                                                                                          ;              ;
;    |seven_seg:inst33|                             ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|seven_seg:inst33                                                                                                                          ;              ;
;    |seven_seg:inst34|                             ; 15 (15)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|seven_seg:inst34                                                                                                                          ;              ;
;    |spin_controller:inst37|                       ; 62 (62)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|spin_controller:inst37                                                                                                                    ;              ;
;    |vga_driver:inst|                              ; 84 (84)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|vga_driver:inst                                                                                                                           ;              ;
;    |wall_generator:inst8|                         ; 67 (67)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|wall_generator:inst8                                                                                                                      ;              ;
;    |walls:inst6|                                  ; 1327 (1327)       ; 793 (793)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SuperHexagon|walls:inst6                                                                                                                               ;              ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+-----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; player:inst7|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 12           ; 1024         ; 12           ; 12288 ; db/SuperHexagon.ram0_sincos_eba5804d.hdl.mif ;
; rotate:inst29|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 12           ; 1024         ; 12           ; 12288 ; db/SuperHexagon.ram0_sincos_eba5804d.hdl.mif ;
+-----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-------------------------------------------------+
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |SuperHexagon|alt_pll:inst3 ; /home/sam/Dropbox/EN3051/SuperHexagon/alt_pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SuperHexagon|game:inst16|game_state                                                                                                            ;
+------------------------+------------------------+-----------------------+-----------------------+--------------------+--------------------+---------------------+
; Name                   ; game_state.BOTHCOLLIDE ; game_state.OLDCOLLIDE ; game_state.NEWCOLLIDE ; game_state.PLAYING ; game_state.RESTART ; game_state.GAMEOVER ;
+------------------------+------------------------+-----------------------+-----------------------+--------------------+--------------------+---------------------+
; game_state.GAMEOVER    ; 0                      ; 0                     ; 0                     ; 0                  ; 0                  ; 0                   ;
; game_state.RESTART     ; 0                      ; 0                     ; 0                     ; 0                  ; 1                  ; 1                   ;
; game_state.PLAYING     ; 0                      ; 0                     ; 0                     ; 1                  ; 0                  ; 1                   ;
; game_state.NEWCOLLIDE  ; 0                      ; 0                     ; 1                     ; 0                  ; 0                  ; 1                   ;
; game_state.OLDCOLLIDE  ; 0                      ; 1                     ; 0                     ; 0                  ; 0                  ; 1                   ;
; game_state.BOTHCOLLIDE ; 1                      ; 0                     ; 0                     ; 0                  ; 0                  ; 1                   ;
+------------------------+------------------------+-----------------------+-----------------------+--------------------+--------------------+---------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; player:inst7|speed[0,1,5..9]           ; Stuck at GND due to stuck port data_in ;
; player:inst7|y[7..9]                   ; Merged with player:inst7|y[6]          ;
; player:inst7|x[7..9]                   ; Merged with player:inst7|x[6]          ;
; player:inst7|y_old[7..9]               ; Merged with player:inst7|y_old[6]      ;
; player:inst7|x_old[7..9]               ; Merged with player:inst7|x_old[6]      ;
; player:inst7|speed[4]                  ; Merged with player:inst7|speed[3]      ;
; drawing:inst4|red[0]                   ; Merged with drawing:inst4|blue[0]      ;
; drawing:inst4|green[0]                 ; Merged with drawing:inst4|blue[0]      ;
; drawing:inst4|blue[3]                  ; Merged with drawing:inst4|blue[2]      ;
; drawing:inst4|green[3]                 ; Merged with drawing:inst4|green[2]     ;
; drawing:inst4|red[3]                   ; Merged with drawing:inst4|red[2]       ;
; player:inst7|old_angle[0,1]            ; Stuck at GND due to stuck port data_in ;
; player:inst7|angle[0,1]                ; Stuck at GND due to stuck port data_in ;
; game:inst16|game_state~8               ; Lost fanout                            ;
; game:inst16|game_state~9               ; Lost fanout                            ;
; game:inst16|game_state~10              ; Lost fanout                            ;
; Total Number of Removed Registers = 32 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                    ;
+---------------------------+---------------------------+----------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------+---------------------------+----------------------------------------+
; player:inst7|old_angle[0] ; Stuck at GND              ; player:inst7|angle[0]                  ;
;                           ; due to stuck port data_in ;                                        ;
; player:inst7|old_angle[1] ; Stuck at GND              ; player:inst7|angle[1]                  ;
;                           ; due to stuck port data_in ;                                        ;
+---------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1163  ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 47    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 896   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; game:inst16|game_over                  ; 13      ;
; random_gen:inst13|data[0]              ; 3       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                             ;
+----------------------------------------+------------------------------------------+------+
; Register Name                          ; Megafunction                             ; Type ;
+----------------------------------------+------------------------------------------+------+
; rotate:inst29|sincos:sincos|sin[0..11] ; rotate:inst29|sincos:sincos|lookup_rtl_0 ; RAM  ;
; rotate:inst29|sincos:sincos|cos[0..11] ; rotate:inst29|sincos:sincos|lookup_rtl_0 ; RAM  ;
; player:inst7|sincos:sincos|sin[6..11]  ; player:inst7|sincos:sincos|lookup_rtl_0  ; RAM  ;
; player:inst7|sincos:sincos|cos[6..11]  ; player:inst7|sincos:sincos|lookup_rtl_0  ; RAM  ;
+----------------------------------------+------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SuperHexagon|counter:inst2|overflow                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|write_ptr[0]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |SuperHexagon|player:inst7|angle[1]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SuperHexagon|seven_seg:inst34|counter[3]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SuperHexagon|seven_seg:inst31|counter[3]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SuperHexagon|seven_seg:inst32|counter[2]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SuperHexagon|seven_seg:inst33|counter[1]               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SuperHexagon|drawing:inst4|green[2]                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SuperHexagon|counter:inst35|count[0]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[127][0]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[126][4]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[125][1]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[124][5]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[123][4]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[122][5]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[121][2]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[120][3]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[119][3]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[118][0]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[117][3]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[116][5]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[115][2]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[114][4]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[113][2]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[112][0]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[111][4]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[110][0]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[109][5]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[108][5]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[107][5]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[106][5]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[105][5]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[104][5]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[103][3]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[102][1]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[101][1]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[100][5]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[99][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[98][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[97][1]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[96][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[95][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[94][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[93][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[92][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[91][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[90][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[89][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[88][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[87][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[86][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[85][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[84][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[83][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[82][3]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[81][1]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[80][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[79][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[78][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[77][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[76][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[75][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[74][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[73][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[72][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[71][3]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[70][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[69][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[68][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[67][1]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[66][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[65][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[64][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[63][1]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[62][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[61][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[60][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[59][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[58][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[57][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[56][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[55][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[54][1]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[53][3]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[52][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[51][3]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[50][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[49][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[48][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[47][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[46][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[45][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[44][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[43][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[42][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[41][1]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[40][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[39][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[38][3]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[37][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[36][1]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[35][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[34][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[33][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[32][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[31][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[30][1]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[29][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[28][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[27][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[26][1]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[25][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[24][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[23][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[22][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[21][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[20][4]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[19][1]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[18][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[17][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[16][1]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[15][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[14][2]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[13][5]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[12][0]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[11][3]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[10][3]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[9][0]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[8][5]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[7][2]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[6][0]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[5][3]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[4][3]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[3][0]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[2][5]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[1][5]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SuperHexagon|walls:inst6|walls[0][0]                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SuperHexagon|counter:inst36|count[4]                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |SuperHexagon|counter:inst2|count[3]                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |SuperHexagon|spin_controller:inst37|alternate_timer[8] ;
; 6:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |SuperHexagon|walls:inst6|center[8]                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SuperHexagon|drawing:inst4|green[1]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |SuperHexagon|player:inst7|angle[5]                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |SuperHexagon|rect_to_hex:inst30|radius[5]              ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |SuperHexagon|rect_to_hex:inst1|radius[1]               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SuperHexagon|wall_generator:inst8|Mux5                 ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |SuperHexagon|game:inst16|Selector1                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |SuperHexagon|game:inst16|Selector0                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for rotate:inst29|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for player:inst7|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:inst ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; pix_dly        ; 6     ; Signed Integer                      ;
; hpixels        ; 800   ; Signed Integer                      ;
; vlines         ; 521   ; Signed Integer                      ;
; hpulse         ; 96    ; Signed Integer                      ;
; vpulse         ; 2     ; Signed Integer                      ;
; hbp            ; 144   ; Signed Integer                      ;
; hfp            ; 784   ; Signed Integer                      ;
; vbp            ; 31    ; Signed Integer                      ;
; vfp            ; 511   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alt_pll:inst3|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=alt_pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Signed Integer         ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Signed Integer         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING                   ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 6                         ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone II                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:inst2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; BITS           ; 5     ; Signed Integer                    ;
; LIMIT          ; 30    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: game:inst16 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; GAMEOVER       ; 0     ; Signed Integer                  ;
; RESTART        ; 1     ; Signed Integer                  ;
; PLAYING        ; 2     ; Signed Integer                  ;
; NEWCOLLIDE     ; 3     ; Signed Integer                  ;
; OLDCOLLIDE     ; 4     ; Signed Integer                  ;
; BOTHCOLLIDE    ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_gen:inst13 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; BITS           ; 64    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_to_hex:inst1 ;
+----------------+--------------+--------------------------------+
; Parameter Name ; Value        ; Type                           ;
+----------------+--------------+--------------------------------+
; root3          ; 110111011011 ; Unsigned Binary                ;
+----------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:inst36 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; BITS           ; 10    ; Signed Integer                     ;
; LIMIT          ; 600   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rect_to_hex:inst30 ;
+----------------+--------------+---------------------------------+
; Parameter Name ; Value        ; Type                            ;
+----------------+--------------+---------------------------------+
; root3          ; 110111011011 ; Unsigned Binary                 ;
+----------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: circle:inst12 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; radius         ; 3     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:inst35 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; BITS           ; 3     ; Signed Integer                     ;
; LIMIT          ; 6     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rotate:inst29|sincos:sincos|altsyncram:lookup_rtl_0 ;
+------------------------------------+----------------------------------------------+------------------+
; Parameter Name                     ; Value                                        ; Type             ;
+------------------------------------+----------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ; Untyped          ;
; WIDTH_A                            ; 12                                           ; Untyped          ;
; WIDTHAD_A                          ; 10                                           ; Untyped          ;
; NUMWORDS_A                         ; 1024                                         ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped          ;
; WIDTH_B                            ; 12                                           ; Untyped          ;
; WIDTHAD_B                          ; 10                                           ; Untyped          ;
; NUMWORDS_B                         ; 1024                                         ; Untyped          ;
; INDATA_REG_B                       ; CLOCK0                                       ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                       ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped          ;
; BYTE_SIZE                          ; 8                                            ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped          ;
; INIT_FILE                          ; db/SuperHexagon.ram0_sincos_eba5804d.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_q9p1                              ; Untyped          ;
+------------------------------------+----------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: player:inst7|sincos:sincos|altsyncram:lookup_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------+
; Parameter Name                     ; Value                                        ; Type            ;
+------------------------------------+----------------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ; Untyped         ;
; WIDTH_A                            ; 12                                           ; Untyped         ;
; WIDTHAD_A                          ; 10                                           ; Untyped         ;
; NUMWORDS_A                         ; 1024                                         ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped         ;
; WIDTH_B                            ; 12                                           ; Untyped         ;
; WIDTHAD_B                          ; 10                                           ; Untyped         ;
; NUMWORDS_B                         ; 1024                                         ; Untyped         ;
; INDATA_REG_B                       ; CLOCK0                                       ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                       ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped         ;
; BYTE_SIZE                          ; 8                                            ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped         ;
; INIT_FILE                          ; db/SuperHexagon.ram0_sincos_eba5804d.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_q9p1                              ; Untyped         ;
+------------------------------------+----------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: circle:inst12|lpm_mult:Mult1     ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_68t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: circle:inst12|lpm_mult:Mult0     ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_68t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rect_to_hex:inst1|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 13         ; Untyped             ;
; LPM_WIDTHP                                     ; 23         ; Untyped             ;
; LPM_WIDTHR                                     ; 23         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rect_to_hex:inst30|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------+
; Parameter Name                                 ; Value      ; Type                 ;
+------------------------------------------------+------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 10         ; Untyped              ;
; LPM_WIDTHB                                     ; 13         ; Untyped              ;
; LPM_WIDTHP                                     ; 23         ; Untyped              ;
; LPM_WIDTHR                                     ; 23         ; Untyped              ;
; LPM_WIDTHS                                     ; 1          ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0          ; Untyped              ;
; LATENCY                                        ; 0          ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped              ;
; USE_EAB                                        ; OFF        ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped              ;
+------------------------------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rotate:inst29|lpm_mult:Mult3     ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 22         ; Untyped             ;
; LPM_WIDTHR                                     ; 22         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_71t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rotate:inst29|lpm_mult:Mult2     ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 22         ; Untyped             ;
; LPM_WIDTHR                                     ; 22         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_71t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rotate:inst29|lpm_mult:Mult1     ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 22         ; Untyped             ;
; LPM_WIDTHR                                     ; 22         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_71t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rotate:inst29|lpm_mult:Mult0     ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 22         ; Untyped             ;
; LPM_WIDTHR                                     ; 22         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_71t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; alt_pll:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 2                                                   ;
; Entity Instance                           ; rotate:inst29|sincos:sincos|altsyncram:lookup_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 12                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 12                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; player:inst7|sincos:sincos|altsyncram:lookup_rtl_0  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 12                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 12                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 8                                 ;
; Entity Instance                       ; circle:inst12|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 10                                ;
;     -- LPM_WIDTHP                     ; 20                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; circle:inst12|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 10                                ;
;     -- LPM_WIDTHP                     ; 20                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; rect_to_hex:inst1|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 13                                ;
;     -- LPM_WIDTHP                     ; 23                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; rect_to_hex:inst30|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 13                                ;
;     -- LPM_WIDTHP                     ; 23                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; rotate:inst29|lpm_mult:Mult3      ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 12                                ;
;     -- LPM_WIDTHP                     ; 22                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; rotate:inst29|lpm_mult:Mult2      ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 12                                ;
;     -- LPM_WIDTHP                     ; 22                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; rotate:inst29|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 12                                ;
;     -- LPM_WIDTHP                     ; 22                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; rotate:inst29|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 12                                ;
;     -- LPM_WIDTHP                     ; 22                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "player:inst7|sincos:sincos"                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sin[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cos[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May  6 21:43:27 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SuperHexagon -c SuperHexagon
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg.v
    Info (12023): Found entity 1: seven_seg
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.v
    Info (12023): Found entity 1: vga_driver
Info (12021): Found 1 design units, including 1 entities, in source file SuperHexagon.bdf
    Info (12023): Found entity 1: SuperHexagon
Info (12021): Found 1 design units, including 1 entities, in source file colourful.v
    Info (12023): Found entity 1: colourful
Info (12021): Found 1 design units, including 1 entities, in source file centre_coords.v
    Info (12023): Found entity 1: centre_coords
Info (12021): Found 1 design units, including 1 entities, in source file circle.v
    Info (12023): Found entity 1: circle
Info (12021): Found 1 design units, including 1 entities, in source file rect_to_hex.v
    Info (12023): Found entity 1: rect_to_hex
Info (12021): Found 1 design units, including 1 entities, in source file hex_to_colour.v
    Info (12023): Found entity 1: hex_to_colour
Info (12021): Found 1 design units, including 1 entities, in source file walls.v
    Info (12023): Found entity 1: walls
Warning (10463): Verilog HDL Declaration warning at drawing.v(11): "rand" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file drawing.v
    Info (12023): Found entity 1: drawing
Info (12021): Found 1 design units, including 1 entities, in source file sincos.v
    Info (12023): Found entity 1: sincos
Info (12021): Found 1 design units, including 1 entities, in source file sincos_tb.v
    Info (12023): Found entity 1: sincos_tb
Info (12021): Found 1 design units, including 1 entities, in source file player.v
    Info (12023): Found entity 1: player
Info (12021): Found 1 design units, including 1 entities, in source file compare_coords.v
    Info (12023): Found entity 1: compare_coords
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver_tb.v
    Info (12023): Found entity 1: vga_driver_tb
Info (12021): Found 1 design units, including 1 entities, in source file random_gen.v
    Info (12023): Found entity 1: random_gen
Info (12021): Found 1 design units, including 1 entities, in source file random_gen_tb.v
    Info (12023): Found entity 1: random_gen_tb
Warning (10463): Verilog HDL Declaration warning at wall_generator.v(4): "rand" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file wall_generator.v
    Info (12023): Found entity 1: wall_generator
Info (12021): Found 1 design units, including 1 entities, in source file game.v
    Info (12023): Found entity 1: game
Info (12021): Found 1 design units, including 1 entities, in source file rotate.v
    Info (12023): Found entity 1: rotate
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Warning (10463): Verilog HDL Declaration warning at spin_controller.v(5): "rand" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file spin_controller.v
    Info (12023): Found entity 1: spin_controller
Info (12021): Found 1 design units, including 1 entities, in source file lpm_counter0.v
    Info (12023): Found entity 1: lpm_counter0
Info (12021): Found 1 design units, including 1 entities, in source file alt_pll.v
    Info (12023): Found entity 1: alt_pll
Info (12021): Found 1 design units, including 1 entities, in source file difficulty.v
    Info (12023): Found entity 1: difficulty
Info (12127): Elaborating entity "SuperHexagon" for the top level hierarchy
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:inst"
Warning (10230): Verilog HDL assignment warning at vga_driver.v(52): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(57): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(64): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(65): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(75): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_driver.v(79): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "alt_pll" for hierarchy "alt_pll:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "alt_pll:inst3|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "alt_pll:inst3|altpll:altpll_component"
Info (12133): Instantiated megafunction "alt_pll:inst3|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=alt_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "drawing" for hierarchy "drawing:inst4"
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst2"
Info (12128): Elaborating entity "game" for hierarchy "game:inst16"
Info (12128): Elaborating entity "walls" for hierarchy "walls:inst6"
Info (12128): Elaborating entity "wall_generator" for hierarchy "wall_generator:inst8"
Warning (10030): Net "walls_rand.data_a" at wall_generator.v(12) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "walls_rand.waddr_a" at wall_generator.v(12) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "walls_alt.data_a" at wall_generator.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "walls_alt.waddr_a" at wall_generator.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "walls_maze.data_a" at wall_generator.v(14) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "walls_maze.waddr_a" at wall_generator.v(14) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "walls_rand.we_a" at wall_generator.v(12) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "walls_alt.we_a" at wall_generator.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "walls_maze.we_a" at wall_generator.v(14) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "random_gen" for hierarchy "random_gen:inst13"
Info (12128): Elaborating entity "difficulty" for hierarchy "difficulty:inst9"
Info (12128): Elaborating entity "rect_to_hex" for hierarchy "rect_to_hex:inst1"
Warning (10230): Verilog HDL assignment warning at rect_to_hex.v(33): truncated value with size 11 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at rect_to_hex.v(37): truncated value with size 11 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at rect_to_hex.v(46): truncated value with size 11 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at rect_to_hex.v(50): truncated value with size 11 to match size of target (10)
Info (12128): Elaborating entity "rotate" for hierarchy "rotate:inst29"
Info (12128): Elaborating entity "sincos" for hierarchy "rotate:inst29|sincos:sincos"
Warning (10030): Net "lookup.data_a" at sincos.v(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lookup.waddr_a" at sincos.v(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lookup.we_a" at sincos.v(9) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "spin_controller" for hierarchy "spin_controller:inst37"
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst36"
Info (12128): Elaborating entity "centre_coords" for hierarchy "centre_coords:inst5"
Info (12128): Elaborating entity "compare_coords" for hierarchy "compare_coords:inst21"
Info (12128): Elaborating entity "player" for hierarchy "player:inst7"
Info (12128): Elaborating entity "circle" for hierarchy "circle:inst12"
Info (12128): Elaborating entity "seven_seg" for hierarchy "seven_seg:inst34"
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst35"
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "wall_generator:inst8|walls_rand" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "wall_generator:inst8|walls_alt" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "wall_generator:inst8|walls_maze" is uninferred due to inappropriate RAM size
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rotate:inst29|sincos:sincos|lookup_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/SuperHexagon.ram0_sincos_eba5804d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "player:inst7|sincos:sincos|lookup_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/SuperHexagon.ram0_sincos_eba5804d.hdl.mif
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "circle:inst12|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "circle:inst12|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rect_to_hex:inst1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rect_to_hex:inst30|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rotate:inst29|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rotate:inst29|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rotate:inst29|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rotate:inst29|Mult0"
Info (12130): Elaborated megafunction instantiation "rotate:inst29|sincos:sincos|altsyncram:lookup_rtl_0"
Info (12133): Instantiated megafunction "rotate:inst29|sincos:sincos|altsyncram:lookup_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SuperHexagon.ram0_sincos_eba5804d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q9p1.tdf
    Info (12023): Found entity 1: altsyncram_q9p1
Info (12130): Elaborated megafunction instantiation "player:inst7|sincos:sincos|altsyncram:lookup_rtl_0"
Info (12133): Instantiated megafunction "player:inst7|sincos:sincos|altsyncram:lookup_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SuperHexagon.ram0_sincos_eba5804d.hdl.mif"
Info (12130): Elaborated megafunction instantiation "circle:inst12|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "circle:inst12|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_68t.tdf
    Info (12023): Found entity 1: mult_68t
Info (12130): Elaborated megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "rect_to_hex:inst1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_55h.tdf
    Info (12023): Found entity 1: add_sub_55h
Info (12131): Elaborated megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qfh.tdf
    Info (12023): Found entity 1: add_sub_qfh
Info (12131): Elaborated megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "rect_to_hex:inst1|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "rotate:inst29|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "rotate:inst29|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_71t.tdf
    Info (12023): Found entity 1: mult_71t
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "player:inst7|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "player:inst7|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "player:inst7|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "player:inst7|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "player:inst7|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "player:inst7|sincos:sincos|altsyncram:lookup_rtl_0|altsyncram_q9p1:auto_generated|ram_block1a5"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/sam/Dropbox/EN3051/SuperHexagon/output_files/SuperHexagon.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3306 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 3211 logic cells
    Info (21064): Implemented 18 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 349 megabytes
    Info: Processing ended: Wed May  6 21:43:55 2015
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/sam/Dropbox/EN3051/SuperHexagon/output_files/SuperHexagon.map.smsg.


