// Seed: 2591317259
module module_0 #(
    parameter id_5 = 32'd78
);
  wire id_1[1 : -1 'b0];
  assign id_1 = id_1;
  wire id_2, id_3;
  logic id_4;
  wire  _id_5;
  assign module_1.id_7 = 0;
  wire id_6;
  wire id_7;
  wire [~ "" : id_5] id_8;
  assign id_4 = id_8 - -1;
  wire id_9, id_10;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input tri0 id_2
    , id_22,
    input tri0 id_3,
    output supply1 id_4,
    output tri0 id_5#(
        .id_23(-1'b0),
        .id_24(-1'b0),
        .id_25(1)
    ),
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    output supply1 id_9,
    output supply1 id_10,
    input supply0 id_11,
    output supply0 id_12,
    input wor id_13,
    output tri1 id_14,
    output wire id_15,
    input supply0 id_16,
    output supply1 id_17,
    input tri0 id_18,
    input wire id_19,
    input wire id_20
);
  assign id_24 = 1;
  assign id_25 = !id_24;
  wor id_26 = id_6, id_27 = 1;
  module_0 modCall_1 ();
endmodule
