 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : control
Version: D-2010.03-SP5
Date   : Wed Mar 16 23:24:11 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U37/ZN (AND4_X2)                         0.07       0.29 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U28/ZN (NAND2_X2)                        0.05       0.47 r
  U72/ZN (INV_X4)                          0.01       0.48 f
  U10/ZN (OAI211_X2)                       0.04       0.52 r
  U9/ZN (OR4_X2)                           0.06       0.58 r
  regWr (out)                              0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U72/ZN (INV_X4)                          0.01       0.48 f
  U10/ZN (OAI211_X2)                       0.04       0.52 r
  U9/ZN (OR4_X2)                           0.06       0.58 r
  regWr (out)                              0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U72/ZN (INV_X4)                          0.01       0.48 f
  U10/ZN (OAI211_X2)                       0.04       0.52 r
  U9/ZN (OR4_X2)                           0.06       0.58 r
  regWr (out)                              0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.41 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U72/ZN (INV_X4)                          0.01       0.47 f
  U10/ZN (OAI211_X2)                       0.04       0.51 r
  U9/ZN (OR4_X2)                           0.06       0.57 r
  regWr (out)                              0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.29 r
  U108/ZN (NOR3_X2)                        0.04       0.33 f
  U29/ZN (NAND4_X2)                        0.05       0.37 r
  U28/ZN (NAND2_X2)                        0.03       0.41 f
  U72/ZN (INV_X4)                          0.02       0.43 r
  U10/ZN (OAI211_X2)                       0.03       0.46 f
  U9/ZN (OR4_X2)                           0.11       0.57 f
  regWr (out)                              0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.37 r
  U29/ZN (NAND4_X2)                        0.04       0.41 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U72/ZN (INV_X4)                          0.01       0.47 f
  U10/ZN (OAI211_X2)                       0.04       0.51 r
  U9/ZN (OR4_X2)                           0.06       0.57 r
  regWr (out)                              0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U29/ZN (NAND4_X2)                        0.05       0.37 r
  U28/ZN (NAND2_X2)                        0.03       0.40 f
  U72/ZN (INV_X4)                          0.02       0.42 r
  U10/ZN (OAI211_X2)                       0.03       0.45 f
  U9/ZN (OR4_X2)                           0.11       0.57 f
  regWr (out)                              0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U29/ZN (NAND4_X2)                        0.05       0.36 r
  U28/ZN (NAND2_X2)                        0.03       0.40 f
  U72/ZN (INV_X4)                          0.02       0.42 r
  U10/ZN (OAI211_X2)                       0.03       0.45 f
  U9/ZN (OR4_X2)                           0.11       0.56 f
  regWr (out)                              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U37/ZN (AND4_X2)                         0.07       0.27 f
  U108/ZN (NOR3_X2)                        0.10       0.36 r
  U29/ZN (NAND4_X2)                        0.04       0.40 f
  U28/ZN (NAND2_X2)                        0.05       0.45 r
  U72/ZN (INV_X4)                          0.01       0.46 f
  U10/ZN (OAI211_X2)                       0.04       0.50 r
  U9/ZN (OR4_X2)                           0.06       0.56 r
  regWr (out)                              0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.36 r
  U28/ZN (NAND2_X2)                        0.03       0.39 f
  U72/ZN (INV_X4)                          0.02       0.41 r
  U10/ZN (OAI211_X2)                       0.03       0.44 f
  U9/ZN (OR4_X2)                           0.11       0.56 f
  regWr (out)                              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U28/ZN (NAND2_X2)                        0.03       0.39 f
  U72/ZN (INV_X4)                          0.02       0.41 r
  U10/ZN (OAI211_X2)                       0.03       0.44 f
  U9/ZN (OR4_X2)                           0.11       0.55 f
  regWr (out)                              0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U28/ZN (NAND2_X2)                        0.03       0.38 f
  U72/ZN (INV_X4)                          0.02       0.41 r
  U10/ZN (OAI211_X2)                       0.03       0.44 f
  U9/ZN (OR4_X2)                           0.11       0.55 f
  regWr (out)                              0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U28/ZN (NAND2_X2)                        0.03       0.38 f
  U72/ZN (INV_X4)                          0.02       0.41 r
  U10/ZN (OAI211_X2)                       0.03       0.44 f
  U9/ZN (OR4_X2)                           0.11       0.55 f
  regWr (out)                              0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U37/ZN (AND4_X2)                         0.07       0.26 f
  U108/ZN (NOR3_X2)                        0.10       0.35 r
  U29/ZN (NAND4_X2)                        0.04       0.39 f
  U28/ZN (NAND2_X2)                        0.05       0.43 r
  U72/ZN (INV_X4)                          0.01       0.45 f
  U10/ZN (OAI211_X2)                       0.04       0.49 r
  U9/ZN (OR4_X2)                           0.06       0.55 r
  regWr (out)                              0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U37/ZN (AND4_X2)                         0.07       0.29 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U28/ZN (NAND2_X2)                        0.05       0.47 r
  U4/ZN (NOR4_X2)                          0.03       0.50 f
  U3/ZN (OAI22_X2)                         0.05       0.55 r
  signExt (out)                            0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U4/ZN (NOR4_X2)                          0.03       0.50 f
  U3/ZN (OAI22_X2)                         0.05       0.55 r
  signExt (out)                            0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U4/ZN (NOR4_X2)                          0.03       0.50 f
  U3/ZN (OAI22_X2)                         0.05       0.55 r
  signExt (out)                            0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.41 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U4/ZN (NOR4_X2)                          0.03       0.49 f
  U3/ZN (OAI22_X2)                         0.05       0.54 r
  signExt (out)                            0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.37 r
  U29/ZN (NAND4_X2)                        0.04       0.41 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U4/ZN (NOR4_X2)                          0.03       0.49 f
  U3/ZN (OAI22_X2)                         0.05       0.54 r
  signExt (out)                            0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U28/ZN (NAND2_X2)                        0.05       0.42 r
  U72/ZN (INV_X4)                          0.01       0.43 f
  U10/ZN (OAI211_X2)                       0.04       0.48 r
  U9/ZN (OR4_X2)                           0.06       0.54 r
  regWr (out)                              0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U28/ZN (NAND2_X2)                        0.05       0.42 r
  U72/ZN (INV_X4)                          0.01       0.43 f
  U10/ZN (OAI211_X2)                       0.04       0.48 r
  U9/ZN (OR4_X2)                           0.06       0.53 r
  regWr (out)                              0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U37/ZN (AND4_X2)                         0.07       0.27 f
  U108/ZN (NOR3_X2)                        0.10       0.36 r
  U29/ZN (NAND4_X2)                        0.04       0.40 f
  U28/ZN (NAND2_X2)                        0.05       0.45 r
  U4/ZN (NOR4_X2)                          0.03       0.48 f
  U3/ZN (OAI22_X2)                         0.05       0.53 r
  signExt (out)                            0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U72/ZN (INV_X4)                          0.02       0.39 r
  U10/ZN (OAI211_X2)                       0.03       0.42 f
  U9/ZN (OR4_X2)                           0.11       0.53 f
  regWr (out)                              0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.33 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U28/ZN (NAND2_X2)                        0.05       0.41 r
  U72/ZN (INV_X4)                          0.01       0.43 f
  U10/ZN (OAI211_X2)                       0.04       0.47 r
  U9/ZN (OR4_X2)                           0.06       0.53 r
  regWr (out)                              0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U72/ZN (INV_X4)                          0.02       0.38 r
  U10/ZN (OAI211_X2)                       0.03       0.41 f
  U9/ZN (OR4_X2)                           0.11       0.53 f
  regWr (out)                              0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U72/ZN (INV_X4)                          0.02       0.38 r
  U10/ZN (OAI211_X2)                       0.03       0.41 f
  U9/ZN (OR4_X2)                           0.11       0.53 f
  regWr (out)                              0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U72/ZN (INV_X4)                          0.02       0.38 r
  U10/ZN (OAI211_X2)                       0.03       0.41 f
  U9/ZN (OR4_X2)                           0.11       0.53 f
  regWr (out)                              0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.29 r
  U108/ZN (NOR3_X2)                        0.04       0.33 f
  U29/ZN (NAND4_X2)                        0.05       0.37 r
  U28/ZN (NAND2_X2)                        0.03       0.41 f
  U4/ZN (NOR4_X2)                          0.09       0.49 r
  U3/ZN (OAI22_X2)                         0.03       0.52 f
  signExt (out)                            0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.32 r
  U29/ZN (NAND4_X2)                        0.04       0.36 f
  U28/ZN (NAND2_X2)                        0.05       0.41 r
  U72/ZN (INV_X4)                          0.01       0.42 f
  U10/ZN (OAI211_X2)                       0.04       0.46 r
  U9/ZN (OR4_X2)                           0.06       0.52 r
  regWr (out)                              0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U37/ZN (AND4_X2)                         0.07       0.26 f
  U108/ZN (NOR3_X2)                        0.10       0.35 r
  U29/ZN (NAND4_X2)                        0.04       0.39 f
  U28/ZN (NAND2_X2)                        0.05       0.43 r
  U4/ZN (NOR4_X2)                          0.03       0.47 f
  U3/ZN (OAI22_X2)                         0.05       0.52 r
  signExt (out)                            0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U29/ZN (NAND4_X2)                        0.05       0.37 r
  U28/ZN (NAND2_X2)                        0.03       0.40 f
  U4/ZN (NOR4_X2)                          0.09       0.49 r
  U3/ZN (OAI22_X2)                         0.03       0.52 f
  signExt (out)                            0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U37/ZN (AND4_X2)                         0.07       0.23 r
  U108/ZN (NOR3_X2)                        0.04       0.27 f
  U29/ZN (NAND4_X2)                        0.05       0.32 r
  U28/ZN (NAND2_X2)                        0.03       0.35 f
  U72/ZN (INV_X4)                          0.02       0.37 r
  U10/ZN (OAI211_X2)                       0.03       0.40 f
  U9/ZN (OR4_X2)                           0.11       0.52 f
  regWr (out)                              0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U29/ZN (NAND4_X2)                        0.05       0.36 r
  U28/ZN (NAND2_X2)                        0.03       0.40 f
  U4/ZN (NOR4_X2)                          0.09       0.48 r
  U3/ZN (OAI22_X2)                         0.03       0.51 f
  signExt (out)                            0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.36 r
  U28/ZN (NAND2_X2)                        0.03       0.39 f
  U4/ZN (NOR4_X2)                          0.09       0.48 r
  U3/ZN (OAI22_X2)                         0.03       0.51 f
  signExt (out)                            0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U28/ZN (NAND2_X2)                        0.03       0.39 f
  U4/ZN (NOR4_X2)                          0.09       0.48 r
  U3/ZN (OAI22_X2)                         0.03       0.51 f
  signExt (out)                            0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U28/ZN (NAND2_X2)                        0.05       0.42 r
  U4/ZN (NOR4_X2)                          0.03       0.45 f
  U3/ZN (OAI22_X2)                         0.05       0.50 r
  signExt (out)                            0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U28/ZN (NAND2_X2)                        0.05       0.42 r
  U4/ZN (NOR4_X2)                          0.03       0.45 f
  U3/ZN (OAI22_X2)                         0.05       0.50 r
  signExt (out)                            0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U28/ZN (NAND2_X2)                        0.03       0.38 f
  U4/ZN (NOR4_X2)                          0.09       0.47 r
  U3/ZN (OAI22_X2)                         0.03       0.50 f
  signExt (out)                            0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U28/ZN (NAND2_X2)                        0.03       0.38 f
  U4/ZN (NOR4_X2)                          0.09       0.47 r
  U3/ZN (OAI22_X2)                         0.03       0.50 f
  signExt (out)                            0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U37/ZN (AND4_X2)                         0.07       0.29 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U28/ZN (NAND2_X2)                        0.05       0.47 r
  U72/ZN (INV_X4)                          0.01       0.48 f
  U27/ZN (NAND2_X2)                        0.02       0.50 r
  aluSrc (out)                             0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.33 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U28/ZN (NAND2_X2)                        0.05       0.41 r
  U4/ZN (NOR4_X2)                          0.03       0.45 f
  U3/ZN (OAI22_X2)                         0.05       0.50 r
  signExt (out)                            0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.30 r
  U29/ZN (NAND4_X2)                        0.04       0.34 f
  U28/ZN (NAND2_X2)                        0.05       0.38 r
  U72/ZN (INV_X4)                          0.01       0.40 f
  U10/ZN (OAI211_X2)                       0.04       0.44 r
  U9/ZN (OR4_X2)                           0.06       0.50 r
  regWr (out)                              0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U72/ZN (INV_X4)                          0.01       0.48 f
  U27/ZN (NAND2_X2)                        0.02       0.50 r
  aluSrc (out)                             0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U72/ZN (INV_X4)                          0.01       0.48 f
  U27/ZN (NAND2_X2)                        0.02       0.50 r
  aluSrc (out)                             0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U37/ZN (AND4_X2)                         0.07       0.21 r
  U108/ZN (NOR3_X2)                        0.04       0.25 f
  U29/ZN (NAND4_X2)                        0.05       0.29 r
  U28/ZN (NAND2_X2)                        0.03       0.33 f
  U72/ZN (INV_X4)                          0.02       0.35 r
  U10/ZN (OAI211_X2)                       0.03       0.38 f
  U9/ZN (OR4_X2)                           0.11       0.49 f
  regWr (out)                              0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U28/ZN (NAND2_X2)                        0.05       0.38 r
  U72/ZN (INV_X4)                          0.01       0.39 f
  U10/ZN (OAI211_X2)                       0.04       0.43 r
  U9/ZN (OR4_X2)                           0.06       0.49 r
  regWr (out)                              0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U28/ZN (NAND2_X2)                        0.05       0.38 r
  U72/ZN (INV_X4)                          0.01       0.39 f
  U10/ZN (OAI211_X2)                       0.04       0.43 r
  U9/ZN (OR4_X2)                           0.06       0.49 r
  regWr (out)                              0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.41 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U72/ZN (INV_X4)                          0.01       0.47 f
  U27/ZN (NAND2_X2)                        0.02       0.49 r
  aluSrc (out)                             0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U28/ZN (NAND2_X2)                        0.05       0.37 r
  U72/ZN (INV_X4)                          0.01       0.39 f
  U10/ZN (OAI211_X2)                       0.04       0.43 r
  U9/ZN (OR4_X2)                           0.06       0.49 r
  regWr (out)                              0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.32 r
  U29/ZN (NAND4_X2)                        0.04       0.36 f
  U28/ZN (NAND2_X2)                        0.05       0.41 r
  U4/ZN (NOR4_X2)                          0.03       0.44 f
  U3/ZN (OAI22_X2)                         0.05       0.49 r
  signExt (out)                            0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.37 r
  U29/ZN (NAND4_X2)                        0.04       0.41 f
  U28/ZN (NAND2_X2)                        0.05       0.46 r
  U72/ZN (INV_X4)                          0.01       0.47 f
  U27/ZN (NAND2_X2)                        0.02       0.49 r
  aluSrc (out)                             0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.19 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.32 f
  U28/ZN (NAND2_X2)                        0.05       0.37 r
  U72/ZN (INV_X4)                          0.01       0.38 f
  U10/ZN (OAI211_X2)                       0.04       0.43 r
  U9/ZN (OR4_X2)                           0.06       0.48 r
  regWr (out)                              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U28/ZN (NAND2_X2)                        0.03       0.32 f
  U72/ZN (INV_X4)                          0.02       0.34 r
  U10/ZN (OAI211_X2)                       0.03       0.37 f
  U9/ZN (OR4_X2)                           0.11       0.48 f
  regWr (out)                              0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U28/ZN (NAND2_X2)                        0.03       0.31 f
  U72/ZN (INV_X4)                          0.02       0.34 r
  U10/ZN (OAI211_X2)                       0.03       0.37 f
  U9/ZN (OR4_X2)                           0.11       0.48 f
  regWr (out)                              0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U37/ZN (AND4_X2)                         0.08       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U28/ZN (NAND2_X2)                        0.03       0.31 f
  U72/ZN (INV_X4)                          0.02       0.34 r
  U10/ZN (OAI211_X2)                       0.03       0.37 f
  U9/ZN (OR4_X2)                           0.11       0.48 f
  regWr (out)                              0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U4/ZN (NOR4_X2)                          0.09       0.45 r
  U3/ZN (OAI22_X2)                         0.03       0.48 f
  signExt (out)                            0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U4/ZN (NOR4_X2)                          0.09       0.45 r
  U3/ZN (OAI22_X2)                         0.03       0.48 f
  signExt (out)                            0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U37/ZN (AND4_X2)                         0.07       0.27 f
  U108/ZN (NOR3_X2)                        0.10       0.36 r
  U29/ZN (NAND4_X2)                        0.04       0.40 f
  U28/ZN (NAND2_X2)                        0.05       0.45 r
  U72/ZN (INV_X4)                          0.01       0.46 f
  U27/ZN (NAND2_X2)                        0.02       0.48 r
  aluSrc (out)                             0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U4/ZN (NOR4_X2)                          0.09       0.45 r
  U3/ZN (OAI22_X2)                         0.03       0.48 f
  signExt (out)                            0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U111/ZN (NOR3_X2)                        0.06       0.08 r
  U116/ZN (NOR3_X2)                        0.04       0.11 f
  U37/ZN (AND4_X2)                         0.07       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U29/ZN (NAND4_X2)                        0.04       0.32 f
  U28/ZN (NAND2_X2)                        0.05       0.36 r
  U72/ZN (INV_X4)                          0.01       0.38 f
  U10/ZN (OAI211_X2)                       0.04       0.42 r
  U9/ZN (OR4_X2)                           0.06       0.48 r
  regWr (out)                              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U4/ZN (NOR4_X2)                          0.09       0.45 r
  U3/ZN (OAI22_X2)                         0.03       0.48 f
  signExt (out)                            0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U37/ZN (AND4_X2)                         0.09       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U29/ZN (NAND4_X2)                        0.04       0.31 f
  U28/ZN (NAND2_X2)                        0.05       0.36 r
  U72/ZN (INV_X4)                          0.01       0.37 f
  U10/ZN (OAI211_X2)                       0.04       0.41 r
  U9/ZN (OR4_X2)                           0.06       0.47 r
  regWr (out)                              0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U37/ZN (AND4_X2)                         0.07       0.23 r
  U108/ZN (NOR3_X2)                        0.04       0.27 f
  U29/ZN (NAND4_X2)                        0.05       0.32 r
  U28/ZN (NAND2_X2)                        0.03       0.35 f
  U4/ZN (NOR4_X2)                          0.09       0.44 r
  U3/ZN (OAI22_X2)                         0.03       0.47 f
  signExt (out)                            0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U37/ZN (AND4_X2)                         0.07       0.26 f
  U108/ZN (NOR3_X2)                        0.10       0.35 r
  U29/ZN (NAND4_X2)                        0.04       0.39 f
  U28/ZN (NAND2_X2)                        0.05       0.43 r
  U72/ZN (INV_X4)                          0.01       0.45 f
  U27/ZN (NAND2_X2)                        0.02       0.47 r
  aluSrc (out)                             0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.30 r
  U29/ZN (NAND4_X2)                        0.04       0.34 f
  U28/ZN (NAND2_X2)                        0.05       0.38 r
  U4/ZN (NOR4_X2)                          0.03       0.42 f
  U3/ZN (OAI22_X2)                         0.05       0.47 r
  signExt (out)                            0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U37/ZN (AND4_X2)                         0.07       0.29 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U17/ZN (NAND4_X2)                        0.04       0.46 r
  not_trap (out)                           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U28/ZN (NAND2_X2)                        0.05       0.38 r
  U4/ZN (NOR4_X2)                          0.03       0.41 f
  U3/ZN (OAI22_X2)                         0.05       0.46 r
  signExt (out)                            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U17/ZN (NAND4_X2)                        0.04       0.46 r
  not_trap (out)                           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.42 f
  U17/ZN (NAND4_X2)                        0.04       0.46 r
  not_trap (out)                           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U28/ZN (NAND2_X2)                        0.05       0.38 r
  U4/ZN (NOR4_X2)                          0.03       0.41 f
  U3/ZN (OAI22_X2)                         0.05       0.46 r
  signExt (out)                            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U37/ZN (AND4_X2)                         0.08       0.18 r
  U108/ZN (NOR3_X2)                        0.04       0.22 f
  U29/ZN (NAND4_X2)                        0.05       0.26 r
  U28/ZN (NAND2_X2)                        0.03       0.29 f
  U72/ZN (INV_X4)                          0.02       0.32 r
  U10/ZN (OAI211_X2)                       0.03       0.35 f
  U9/ZN (OR4_X2)                           0.11       0.46 f
  regWr (out)                              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U28/ZN (NAND2_X2)                        0.05       0.37 r
  U4/ZN (NOR4_X2)                          0.03       0.41 f
  U3/ZN (OAI22_X2)                         0.05       0.46 r
  signExt (out)                            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U42/ZN (NAND2_X2)                        0.02       0.22 f
  U96/ZN (OAI33_X1)                        0.14       0.36 r
  U128/ZN (AOI21_X2)                       0.04       0.40 f
  U40/ZN (OAI221_X2)                       0.05       0.46 r
  aluCtrl[1] (out)                         0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U29/ZN (NAND4_X2)                        0.04       0.41 f
  U17/ZN (NAND4_X2)                        0.04       0.46 r
  not_trap (out)                           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U113/ZN (NOR3_X2)                        0.10       0.17 r
  U73/ZN (INV_X4)                          0.03       0.19 f
  U29/ZN (NAND4_X2)                        0.06       0.25 r
  U28/ZN (NAND2_X2)                        0.03       0.29 f
  U72/ZN (INV_X4)                          0.02       0.31 r
  U10/ZN (OAI211_X2)                       0.03       0.34 f
  U9/ZN (OR4_X2)                           0.11       0.45 f
  regWr (out)                              0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.19 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.32 f
  U28/ZN (NAND2_X2)                        0.05       0.37 r
  U4/ZN (NOR4_X2)                          0.03       0.40 f
  U3/ZN (OAI22_X2)                         0.05       0.45 r
  signExt (out)                            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.37 r
  U29/ZN (NAND4_X2)                        0.04       0.41 f
  U17/ZN (NAND4_X2)                        0.04       0.45 r
  not_trap (out)                           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U42/ZN (NAND2_X2)                        0.02       0.22 f
  U96/ZN (OAI33_X1)                        0.14       0.36 r
  U75/ZN (INV_X4)                          0.01       0.36 f
  U126/ZN (OAI21_X2)                       0.04       0.41 r
  U5/ZN (OR3_X2)                           0.05       0.45 r
  setInv (out)                             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U28/ZN (NAND2_X2)                        0.05       0.42 r
  U72/ZN (INV_X4)                          0.01       0.43 f
  U27/ZN (NAND2_X2)                        0.02       0.45 r
  aluSrc (out)                             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U28/ZN (NAND2_X2)                        0.05       0.42 r
  U72/ZN (INV_X4)                          0.01       0.43 f
  U27/ZN (NAND2_X2)                        0.02       0.45 r
  aluSrc (out)                             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U42/ZN (NAND2_X2)                        0.02       0.21 f
  U96/ZN (OAI33_X1)                        0.14       0.35 r
  U128/ZN (AOI21_X2)                       0.04       0.39 f
  U40/ZN (OAI221_X2)                       0.05       0.45 r
  aluCtrl[1] (out)                         0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U111/ZN (NOR3_X2)                        0.06       0.08 r
  U116/ZN (NOR3_X2)                        0.04       0.11 f
  U37/ZN (AND4_X2)                         0.07       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U29/ZN (NAND4_X2)                        0.04       0.32 f
  U28/ZN (NAND2_X2)                        0.05       0.36 r
  U4/ZN (NOR4_X2)                          0.03       0.40 f
  U3/ZN (OAI22_X2)                         0.05       0.45 r
  signExt (out)                            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U42/ZN (NAND2_X2)                        0.02       0.21 f
  U96/ZN (OAI33_X1)                        0.14       0.35 r
  U75/ZN (INV_X4)                          0.01       0.36 f
  U126/ZN (OAI21_X2)                       0.04       0.40 r
  U5/ZN (OR3_X2)                           0.05       0.45 r
  setInv (out)                             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U116/ZN (NOR3_X2)                        0.03       0.08 f
  U37/ZN (AND4_X2)                         0.07       0.15 f
  U108/ZN (NOR3_X2)                        0.10       0.25 r
  U29/ZN (NAND4_X2)                        0.04       0.29 f
  U28/ZN (NAND2_X2)                        0.05       0.33 r
  U72/ZN (INV_X4)                          0.01       0.34 f
  U10/ZN (OAI211_X2)                       0.04       0.39 r
  U9/ZN (OR4_X2)                           0.06       0.45 r
  regWr (out)                              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.33 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U28/ZN (NAND2_X2)                        0.05       0.41 r
  U72/ZN (INV_X4)                          0.01       0.43 f
  U27/ZN (NAND2_X2)                        0.02       0.45 r
  aluSrc (out)                             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U37/ZN (AND4_X2)                         0.07       0.21 r
  U108/ZN (NOR3_X2)                        0.04       0.25 f
  U29/ZN (NAND4_X2)                        0.05       0.29 r
  U28/ZN (NAND2_X2)                        0.03       0.33 f
  U4/ZN (NOR4_X2)                          0.09       0.41 r
  U3/ZN (OAI22_X2)                         0.03       0.45 f
  signExt (out)                            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U37/ZN (AND4_X2)                         0.07       0.27 f
  U108/ZN (NOR3_X2)                        0.10       0.36 r
  U29/ZN (NAND4_X2)                        0.04       0.40 f
  U17/ZN (NAND4_X2)                        0.04       0.44 r
  not_trap (out)                           0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U37/ZN (AND4_X2)                         0.09       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U29/ZN (NAND4_X2)                        0.04       0.31 f
  U28/ZN (NAND2_X2)                        0.05       0.36 r
  U4/ZN (NOR4_X2)                          0.03       0.39 f
  U3/ZN (OAI22_X2)                         0.05       0.44 r
  signExt (out)                            0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.29 r
  U108/ZN (NOR3_X2)                        0.04       0.33 f
  U29/ZN (NAND4_X2)                        0.05       0.37 r
  U28/ZN (NAND2_X2)                        0.03       0.41 f
  U72/ZN (INV_X4)                          0.02       0.43 r
  U27/ZN (NAND2_X2)                        0.01       0.44 f
  aluSrc (out)                             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.32 r
  U29/ZN (NAND4_X2)                        0.04       0.36 f
  U28/ZN (NAND2_X2)                        0.05       0.41 r
  U72/ZN (INV_X4)                          0.01       0.42 f
  U27/ZN (NAND2_X2)                        0.02       0.44 r
  aluSrc (out)                             0.00       0.44 r
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.24 r
  U28/ZN (NAND2_X2)                        0.03       0.27 f
  U72/ZN (INV_X4)                          0.02       0.29 r
  U10/ZN (OAI211_X2)                       0.03       0.32 f
  U9/ZN (OR4_X2)                           0.11       0.44 f
  regWr (out)                              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U28/ZN (NAND2_X2)                        0.03       0.32 f
  U4/ZN (NOR4_X2)                          0.09       0.41 r
  U3/ZN (OAI22_X2)                         0.03       0.44 f
  signExt (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U28/ZN (NAND2_X2)                        0.03       0.27 f
  U72/ZN (INV_X4)                          0.02       0.29 r
  U10/ZN (OAI211_X2)                       0.03       0.32 f
  U9/ZN (OR4_X2)                           0.11       0.43 f
  regWr (out)                              0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U29/ZN (NAND4_X2)                        0.05       0.37 r
  U28/ZN (NAND2_X2)                        0.03       0.40 f
  U72/ZN (INV_X4)                          0.02       0.42 r
  U27/ZN (NAND2_X2)                        0.01       0.43 f
  aluSrc (out)                             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U28/ZN (NAND2_X2)                        0.03       0.27 f
  U72/ZN (INV_X4)                          0.02       0.29 r
  U10/ZN (OAI211_X2)                       0.03       0.32 f
  U9/ZN (OR4_X2)                           0.11       0.43 f
  regWr (out)                              0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U28/ZN (NAND2_X2)                        0.03       0.31 f
  U4/ZN (NOR4_X2)                          0.09       0.40 r
  U3/ZN (OAI22_X2)                         0.03       0.43 f
  signExt (out)                            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U37/ZN (AND4_X2)                         0.08       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U28/ZN (NAND2_X2)                        0.03       0.31 f
  U4/ZN (NOR4_X2)                          0.09       0.40 r
  U3/ZN (OAI22_X2)                         0.03       0.43 f
  signExt (out)                            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U37/ZN (AND4_X2)                         0.07       0.26 f
  U108/ZN (NOR3_X2)                        0.10       0.35 r
  U29/ZN (NAND4_X2)                        0.04       0.39 f
  U17/ZN (NAND4_X2)                        0.04       0.43 r
  not_trap (out)                           0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U29/ZN (NAND4_X2)                        0.05       0.36 r
  U28/ZN (NAND2_X2)                        0.03       0.40 f
  U72/ZN (INV_X4)                          0.02       0.42 r
  U27/ZN (NAND2_X2)                        0.01       0.43 f
  aluSrc (out)                             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U37/ZN (AND4_X2)                         0.08       0.14 r
  U108/ZN (NOR3_X2)                        0.04       0.18 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U28/ZN (NAND2_X2)                        0.03       0.26 f
  U72/ZN (INV_X4)                          0.02       0.28 r
  U10/ZN (OAI211_X2)                       0.03       0.31 f
  U9/ZN (OR4_X2)                           0.11       0.43 f
  regWr (out)                              0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U97/ZN (NOR2_X2)                         0.06       0.16 r
  U42/ZN (NAND2_X2)                        0.02       0.19 f
  U96/ZN (OAI33_X1)                        0.14       0.33 r
  U128/ZN (AOI21_X2)                       0.04       0.37 f
  U40/ZN (OAI221_X2)                       0.05       0.43 r
  aluCtrl[1] (out)                         0.00       0.43 r
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.36 r
  U28/ZN (NAND2_X2)                        0.03       0.39 f
  U72/ZN (INV_X4)                          0.02       0.41 r
  U27/ZN (NAND2_X2)                        0.01       0.43 f
  aluSrc (out)                             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U97/ZN (NOR2_X2)                         0.06       0.16 r
  U42/ZN (NAND2_X2)                        0.02       0.19 f
  U96/ZN (OAI33_X1)                        0.14       0.33 r
  U75/ZN (INV_X4)                          0.01       0.33 f
  U126/ZN (OAI21_X2)                       0.04       0.38 r
  U5/ZN (OR3_X2)                           0.05       0.42 r
  setInv (out)                             0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U28/ZN (NAND2_X2)                        0.03       0.39 f
  U72/ZN (INV_X4)                          0.02       0.41 r
  U27/ZN (NAND2_X2)                        0.01       0.42 f
  aluSrc (out)                             0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U28/ZN (NAND2_X2)                        0.03       0.38 f
  U72/ZN (INV_X4)                          0.02       0.41 r
  U27/ZN (NAND2_X2)                        0.01       0.42 f
  aluSrc (out)                             0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U28/ZN (NAND2_X2)                        0.03       0.38 f
  U72/ZN (INV_X4)                          0.02       0.41 r
  U27/ZN (NAND2_X2)                        0.01       0.42 f
  aluSrc (out)                             0.00       0.42 f
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U17/ZN (NAND4_X2)                        0.04       0.42 r
  not_trap (out)                           0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U17/ZN (NAND4_X2)                        0.04       0.42 r
  not_trap (out)                           0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U116/ZN (NOR3_X2)                        0.03       0.08 f
  U37/ZN (AND4_X2)                         0.07       0.15 f
  U108/ZN (NOR3_X2)                        0.10       0.25 r
  U29/ZN (NAND4_X2)                        0.04       0.29 f
  U28/ZN (NAND2_X2)                        0.05       0.33 r
  U4/ZN (NOR4_X2)                          0.03       0.36 f
  U3/ZN (OAI22_X2)                         0.05       0.41 r
  signExt (out)                            0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U108/ZN (NOR3_X2)                        0.03       0.17 f
  U29/ZN (NAND4_X2)                        0.05       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.25 f
  U72/ZN (INV_X4)                          0.02       0.27 r
  U10/ZN (OAI211_X2)                       0.03       0.30 f
  U9/ZN (OR4_X2)                           0.11       0.41 f
  regWr (out)                              0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.30 r
  U29/ZN (NAND4_X2)                        0.04       0.34 f
  U28/ZN (NAND2_X2)                        0.05       0.38 r
  U72/ZN (INV_X4)                          0.01       0.40 f
  U27/ZN (NAND2_X2)                        0.02       0.41 r
  aluSrc (out)                             0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U37/ZN (AND4_X2)                         0.08       0.18 r
  U108/ZN (NOR3_X2)                        0.04       0.22 f
  U29/ZN (NAND4_X2)                        0.05       0.26 r
  U28/ZN (NAND2_X2)                        0.03       0.29 f
  U4/ZN (NOR4_X2)                          0.09       0.38 r
  U3/ZN (OAI22_X2)                         0.03       0.41 f
  signExt (out)                            0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U42/ZN (NAND2_X2)                        0.02       0.17 f
  U96/ZN (OAI33_X1)                        0.14       0.31 r
  U128/ZN (AOI21_X2)                       0.04       0.36 f
  U40/ZN (OAI221_X2)                       0.05       0.41 r
  aluCtrl[1] (out)                         0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U42/ZN (NAND2_X2)                        0.02       0.17 f
  U96/ZN (OAI33_X1)                        0.14       0.31 r
  U128/ZN (AOI21_X2)                       0.04       0.36 f
  U40/ZN (OAI221_X2)                       0.05       0.41 r
  aluCtrl[1] (out)                         0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.33 r
  U29/ZN (NAND4_X2)                        0.04       0.37 f
  U17/ZN (NAND4_X2)                        0.04       0.41 r
  not_trap (out)                           0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U28/ZN (NAND2_X2)                        0.05       0.38 r
  U72/ZN (INV_X4)                          0.01       0.39 f
  U27/ZN (NAND2_X2)                        0.02       0.41 r
  aluSrc (out)                             0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U42/ZN (NAND2_X2)                        0.02       0.17 f
  U96/ZN (OAI33_X1)                        0.14       0.31 r
  U75/ZN (INV_X4)                          0.01       0.32 f
  U126/ZN (OAI21_X2)                       0.04       0.36 r
  U5/ZN (OR3_X2)                           0.05       0.41 r
  setInv (out)                             0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U37/ZN (AND4_X2)                         0.07       0.29 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U129/ZN (NAND3_X2)                       0.02       0.41 f
  aluCtrl[2] (out)                         0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U42/ZN (NAND2_X2)                        0.02       0.17 f
  U96/ZN (OAI33_X1)                        0.14       0.31 r
  U75/ZN (INV_X4)                          0.01       0.32 f
  U126/ZN (OAI21_X2)                       0.04       0.36 r
  U5/ZN (OR3_X2)                           0.05       0.41 r
  setInv (out)                             0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U28/ZN (NAND2_X2)                        0.05       0.38 r
  U72/ZN (INV_X4)                          0.01       0.39 f
  U27/ZN (NAND2_X2)                        0.02       0.41 r
  aluSrc (out)                             0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U28/ZN (NAND2_X2)                        0.05       0.37 r
  U72/ZN (INV_X4)                          0.01       0.39 f
  U27/ZN (NAND2_X2)                        0.02       0.41 r
  aluSrc (out)                             0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U129/ZN (NAND3_X2)                       0.02       0.41 f
  aluCtrl[2] (out)                         0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U129/ZN (NAND3_X2)                       0.02       0.41 f
  aluCtrl[2] (out)                         0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U29/ZN (NAND4_X2)                        0.08       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.24 f
  U72/ZN (INV_X4)                          0.02       0.26 r
  U10/ZN (OAI211_X2)                       0.03       0.29 f
  U9/ZN (OR4_X2)                           0.11       0.41 f
  regWr (out)                              0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U108/ZN (NOR3_X2)                        0.03       0.16 f
  U29/ZN (NAND4_X2)                        0.05       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.24 f
  U72/ZN (INV_X4)                          0.02       0.26 r
  U10/ZN (OAI211_X2)                       0.03       0.29 f
  U9/ZN (OR4_X2)                           0.11       0.41 f
  regWr (out)                              0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U37/ZN (AND4_X2)                         0.07       0.29 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U17/ZN (NAND4_X2)                        0.02       0.41 f
  not_trap (out)                           0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U61/ZN (NAND2_X2)                        0.02       0.02 f
  U113/ZN (NOR3_X2)                        0.10       0.12 r
  U73/ZN (INV_X4)                          0.03       0.15 f
  U29/ZN (NAND4_X2)                        0.06       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.24 f
  U72/ZN (INV_X4)                          0.02       0.26 r
  U10/ZN (OAI211_X2)                       0.03       0.29 f
  U9/ZN (OR4_X2)                           0.11       0.41 f
  regWr (out)                              0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U113/ZN (NOR3_X2)                        0.10       0.17 r
  U73/ZN (INV_X4)                          0.03       0.19 f
  U29/ZN (NAND4_X2)                        0.06       0.25 r
  U28/ZN (NAND2_X2)                        0.03       0.29 f
  U4/ZN (NOR4_X2)                          0.09       0.37 r
  U3/ZN (OAI22_X2)                         0.03       0.41 f
  signExt (out)                            0.00       0.41 f
  data arrival time                                   0.41

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U17/ZN (NAND4_X2)                        0.02       0.40 f
  not_trap (out)                           0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U17/ZN (NAND4_X2)                        0.02       0.40 f
  not_trap (out)                           0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U37/ZN (AND4_X2)                         0.07       0.29 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U27/ZN (NAND2_X2)                        0.02       0.40 f
  aluSrc (out)                             0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U37/ZN (AND4_X2)                         0.09       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.21 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U28/ZN (NAND2_X2)                        0.05       0.29 r
  U72/ZN (INV_X4)                          0.01       0.30 f
  U10/ZN (OAI211_X2)                       0.04       0.34 r
  U9/ZN (OR4_X2)                           0.06       0.40 r
  regWr (out)                              0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.32 r
  U29/ZN (NAND4_X2)                        0.04       0.36 f
  U17/ZN (NAND4_X2)                        0.04       0.40 r
  not_trap (out)                           0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.19 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.32 f
  U28/ZN (NAND2_X2)                        0.05       0.37 r
  U72/ZN (INV_X4)                          0.01       0.38 f
  U27/ZN (NAND2_X2)                        0.02       0.40 r
  aluSrc (out)                             0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U129/ZN (NAND3_X2)                       0.02       0.40 f
  aluCtrl[2] (out)                         0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U27/ZN (NAND2_X2)                        0.02       0.40 f
  aluSrc (out)                             0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U27/ZN (NAND2_X2)                        0.02       0.40 f
  aluSrc (out)                             0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.29 r
  U108/ZN (NOR3_X2)                        0.04       0.33 f
  U29/ZN (NAND4_X2)                        0.05       0.37 r
  U17/ZN (NAND4_X2)                        0.03       0.40 f
  not_trap (out)                           0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U28/ZN (NAND2_X2)                        0.05       0.28 r
  U72/ZN (INV_X4)                          0.01       0.30 f
  U10/ZN (OAI211_X2)                       0.04       0.34 r
  U9/ZN (OR4_X2)                           0.06       0.40 r
  regWr (out)                              0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.37 r
  U129/ZN (NAND3_X2)                       0.02       0.40 f
  aluCtrl[2] (out)                         0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U29/ZN (NAND4_X2)                        0.08       0.20 r
  U28/ZN (NAND2_X2)                        0.03       0.23 f
  U72/ZN (INV_X4)                          0.02       0.25 r
  U10/ZN (OAI211_X2)                       0.03       0.28 f
  U9/ZN (OR4_X2)                           0.11       0.40 f
  regWr (out)                              0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U42/ZN (NAND2_X2)                        0.02       0.16 f
  U96/ZN (OAI33_X1)                        0.14       0.30 r
  U128/ZN (AOI21_X2)                       0.04       0.35 f
  U40/ZN (OAI221_X2)                       0.05       0.40 r
  aluCtrl[1] (out)                         0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U42/ZN (NAND2_X2)                        0.02       0.16 f
  U96/ZN (OAI33_X1)                        0.14       0.30 r
  U128/ZN (AOI21_X2)                       0.04       0.35 f
  U40/ZN (OAI221_X2)                       0.05       0.40 r
  aluCtrl[1] (out)                         0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U17/ZN (NAND4_X2)                        0.02       0.40 f
  not_trap (out)                           0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U72/ZN (INV_X4)                          0.02       0.39 r
  U27/ZN (NAND2_X2)                        0.01       0.40 f
  aluSrc (out)                             0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.10 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U28/ZN (NAND2_X2)                        0.05       0.28 r
  U72/ZN (INV_X4)                          0.01       0.30 f
  U10/ZN (OAI211_X2)                       0.04       0.34 r
  U9/ZN (OR4_X2)                           0.06       0.40 r
  regWr (out)                              0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U42/ZN (NAND2_X2)                        0.02       0.16 f
  U96/ZN (OAI33_X1)                        0.14       0.30 r
  U75/ZN (INV_X4)                          0.01       0.31 f
  U126/ZN (OAI21_X2)                       0.04       0.35 r
  U5/ZN (OR3_X2)                           0.05       0.40 r
  setInv (out)                             0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U42/ZN (NAND2_X2)                        0.02       0.16 f
  U96/ZN (OAI33_X1)                        0.14       0.30 r
  U75/ZN (INV_X4)                          0.01       0.31 f
  U126/ZN (OAI21_X2)                       0.04       0.35 r
  U5/ZN (OR3_X2)                           0.05       0.40 r
  setInv (out)                             0.00       0.40 r
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.37 r
  U17/ZN (NAND4_X2)                        0.02       0.40 f
  not_trap (out)                           0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U72/ZN (INV_X4)                          0.02       0.38 r
  U27/ZN (NAND2_X2)                        0.01       0.40 f
  aluSrc (out)                             0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.38 r
  U27/ZN (NAND2_X2)                        0.02       0.40 f
  aluSrc (out)                             0.00       0.40 f
  data arrival time                                   0.40

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U72/ZN (INV_X4)                          0.02       0.38 r
  U27/ZN (NAND2_X2)                        0.01       0.39 f
  aluSrc (out)                             0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U111/ZN (NOR3_X2)                        0.06       0.08 r
  U116/ZN (NOR3_X2)                        0.04       0.11 f
  U37/ZN (AND4_X2)                         0.07       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U29/ZN (NAND4_X2)                        0.04       0.32 f
  U28/ZN (NAND2_X2)                        0.05       0.36 r
  U72/ZN (INV_X4)                          0.01       0.38 f
  U27/ZN (NAND2_X2)                        0.02       0.39 r
  aluSrc (out)                             0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U29/ZN (NAND4_X2)                        0.05       0.37 r
  U17/ZN (NAND4_X2)                        0.03       0.39 f
  not_trap (out)                           0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U108/ZN (NOR3_X2)                        0.10       0.37 r
  U27/ZN (NAND2_X2)                        0.02       0.39 f
  aluSrc (out)                             0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U28/ZN (NAND2_X2)                        0.03       0.36 f
  U72/ZN (INV_X4)                          0.02       0.38 r
  U27/ZN (NAND2_X2)                        0.01       0.39 f
  aluSrc (out)                             0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U37/ZN (AND4_X2)                         0.08       0.11 r
  U108/ZN (NOR3_X2)                        0.04       0.15 f
  U29/ZN (NAND4_X2)                        0.05       0.19 r
  U28/ZN (NAND2_X2)                        0.03       0.22 f
  U72/ZN (INV_X4)                          0.02       0.25 r
  U10/ZN (OAI211_X2)                       0.03       0.28 f
  U9/ZN (OR4_X2)                           0.11       0.39 f
  regWr (out)                              0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U29/ZN (NAND4_X2)                        0.05       0.36 r
  U17/ZN (NAND4_X2)                        0.03       0.39 f
  not_trap (out)                           0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U37/ZN (AND4_X2)                         0.09       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U29/ZN (NAND4_X2)                        0.04       0.31 f
  U28/ZN (NAND2_X2)                        0.05       0.36 r
  U72/ZN (INV_X4)                          0.01       0.37 f
  U27/ZN (NAND2_X2)                        0.02       0.39 r
  aluSrc (out)                             0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U37/ZN (AND4_X2)                         0.07       0.27 f
  U108/ZN (NOR3_X2)                        0.10       0.36 r
  U129/ZN (NAND3_X2)                       0.02       0.39 f
  aluCtrl[2] (out)                         0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.24 r
  U28/ZN (NAND2_X2)                        0.03       0.27 f
  U4/ZN (NOR4_X2)                          0.09       0.36 r
  U3/ZN (OAI22_X2)                         0.03       0.39 f
  signExt (out)                            0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U42/ZN (NAND2_X2)                        0.04       0.19 r
  U96/ZN (OAI33_X1)                        0.06       0.25 f
  U75/ZN (INV_X4)                          0.03       0.28 r
  U126/ZN (OAI21_X2)                       0.02       0.30 f
  U5/ZN (OR3_X2)                           0.08       0.39 f
  setInv (out)                             0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U37/ZN (AND4_X2)                         0.07       0.27 f
  U108/ZN (NOR3_X2)                        0.10       0.36 r
  U17/ZN (NAND4_X2)                        0.02       0.39 f
  not_trap (out)                           0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U28/ZN (NAND2_X2)                        0.03       0.27 f
  U4/ZN (NOR4_X2)                          0.09       0.36 r
  U3/ZN (OAI22_X2)                         0.03       0.39 f
  signExt (out)                            0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U42/ZN (NAND2_X2)                        0.04       0.19 r
  U96/ZN (OAI33_X1)                        0.06       0.25 f
  U75/ZN (INV_X4)                          0.03       0.28 r
  U126/ZN (OAI21_X2)                       0.02       0.30 f
  U5/ZN (OR3_X2)                           0.08       0.38 f
  setInv (out)                             0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.36 r
  U17/ZN (NAND4_X2)                        0.03       0.38 f
  not_trap (out)                           0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U28/ZN (NAND2_X2)                        0.03       0.27 f
  U4/ZN (NOR4_X2)                          0.09       0.35 r
  U3/ZN (OAI22_X2)                         0.03       0.38 f
  signExt (out)                            0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U37/ZN (AND4_X2)                         0.07       0.23 r
  U108/ZN (NOR3_X2)                        0.04       0.27 f
  U29/ZN (NAND4_X2)                        0.05       0.32 r
  U28/ZN (NAND2_X2)                        0.03       0.35 f
  U72/ZN (INV_X4)                          0.02       0.37 r
  U27/ZN (NAND2_X2)                        0.01       0.38 f
  aluSrc (out)                             0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U37/ZN (AND4_X2)                         0.07       0.27 f
  U108/ZN (NOR3_X2)                        0.10       0.36 r
  U27/ZN (NAND2_X2)                        0.02       0.38 f
  aluSrc (out)                             0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U17/ZN (NAND4_X2)                        0.03       0.38 f
  not_trap (out)                           0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U108/ZN (NOR3_X2)                        0.03       0.14 f
  U29/ZN (NAND4_X2)                        0.05       0.18 r
  U28/ZN (NAND2_X2)                        0.03       0.21 f
  U72/ZN (INV_X4)                          0.02       0.24 r
  U10/ZN (OAI211_X2)                       0.03       0.27 f
  U9/ZN (OR4_X2)                           0.11       0.38 f
  regWr (out)                              0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U36/ZN (NAND2_X2)                        0.06       0.07 r
  U74/ZN (INV_X4)                          0.01       0.08 f
  U108/ZN (NOR3_X2)                        0.10       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U28/ZN (NAND2_X2)                        0.05       0.27 r
  U72/ZN (INV_X4)                          0.01       0.28 f
  U10/ZN (OAI211_X2)                       0.04       0.32 r
  U9/ZN (OR4_X2)                           0.06       0.38 r
  regWr (out)                              0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U17/ZN (NAND4_X2)                        0.03       0.38 f
  not_trap (out)                           0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U29/ZN (NAND4_X2)                        0.05       0.35 r
  U17/ZN (NAND4_X2)                        0.03       0.38 f
  not_trap (out)                           0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U42/ZN (NAND2_X2)                        0.04       0.18 r
  U96/ZN (OAI33_X1)                        0.06       0.24 f
  U75/ZN (INV_X4)                          0.03       0.27 r
  U126/ZN (OAI21_X2)                       0.02       0.29 f
  U5/ZN (OR3_X2)                           0.08       0.38 f
  setInv (out)                             0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U28/ZN (NAND2_X2)                        0.05       0.26 r
  U72/ZN (INV_X4)                          0.01       0.28 f
  U10/ZN (OAI211_X2)                       0.04       0.32 r
  U9/ZN (OR4_X2)                           0.06       0.38 r
  regWr (out)                              0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.30 r
  U29/ZN (NAND4_X2)                        0.04       0.34 f
  U17/ZN (NAND4_X2)                        0.04       0.38 r
  not_trap (out)                           0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U37/ZN (AND4_X2)                         0.08       0.14 r
  U108/ZN (NOR3_X2)                        0.04       0.18 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U28/ZN (NAND2_X2)                        0.03       0.26 f
  U4/ZN (NOR4_X2)                          0.09       0.35 r
  U3/ZN (OAI22_X2)                         0.03       0.38 f
  signExt (out)                            0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U37/ZN (AND4_X2)                         0.07       0.26 f
  U108/ZN (NOR3_X2)                        0.10       0.35 r
  U129/ZN (NAND3_X2)                       0.02       0.38 f
  aluCtrl[2] (out)                         0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U29/ZN (NAND4_X2)                        0.08       0.18 r
  U28/ZN (NAND2_X2)                        0.03       0.21 f
  U72/ZN (INV_X4)                          0.02       0.23 r
  U10/ZN (OAI211_X2)                       0.03       0.26 f
  U9/ZN (OR4_X2)                           0.11       0.38 f
  regWr (out)                              0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U80/ZN (INV_X4)                          0.02       0.21 f
  U50/ZN (NOR4_X2)                         0.08       0.29 r
  U49/ZN (AOI221_X2)                       0.04       0.33 f
  U48/ZN (OAI221_X2)                       0.05       0.38 r
  aluCtrl[0] (out)                         0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U42/ZN (NAND2_X2)                        0.04       0.18 r
  U96/ZN (OAI33_X1)                        0.06       0.24 f
  U75/ZN (INV_X4)                          0.03       0.27 r
  U126/ZN (OAI21_X2)                       0.02       0.29 f
  U5/ZN (OR3_X2)                           0.08       0.38 f
  setInv (out)                             0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U28/ZN (NAND2_X2)                        0.05       0.26 r
  U72/ZN (INV_X4)                          0.01       0.27 f
  U10/ZN (OAI211_X2)                       0.04       0.32 r
  U9/ZN (OR4_X2)                           0.06       0.38 r
  regWr (out)                              0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U37/ZN (AND4_X2)                         0.07       0.26 f
  U108/ZN (NOR3_X2)                        0.10       0.35 r
  U17/ZN (NAND4_X2)                        0.02       0.37 f
  not_trap (out)                           0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U17/ZN (NAND4_X2)                        0.04       0.37 r
  not_trap (out)                           0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U113/ZN (NOR3_X2)                        0.09       0.09 r
  U73/ZN (INV_X4)                          0.03       0.11 f
  U29/ZN (NAND4_X2)                        0.06       0.17 r
  U28/ZN (NAND2_X2)                        0.03       0.21 f
  U72/ZN (INV_X4)                          0.02       0.23 r
  U10/ZN (OAI211_X2)                       0.03       0.26 f
  U9/ZN (OR4_X2)                           0.11       0.37 f
  regWr (out)                              0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U17/ZN (NAND4_X2)                        0.04       0.37 r
  not_trap (out)                           0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U42/ZN (NAND2_X2)                        0.04       0.18 r
  U96/ZN (OAI33_X1)                        0.06       0.24 f
  U75/ZN (INV_X4)                          0.03       0.26 r
  U126/ZN (OAI21_X2)                       0.02       0.29 f
  U5/ZN (OR3_X2)                           0.08       0.37 f
  setInv (out)                             0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.33 f
  U17/ZN (NAND4_X2)                        0.04       0.37 r
  not_trap (out)                           0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U37/ZN (AND4_X2)                         0.07       0.26 f
  U108/ZN (NOR3_X2)                        0.10       0.35 r
  U27/ZN (NAND2_X2)                        0.02       0.37 f
  aluSrc (out)                             0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U37/ZN (AND4_X2)                         0.09       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.21 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U28/ZN (NAND2_X2)                        0.05       0.29 r
  U4/ZN (NOR4_X2)                          0.03       0.32 f
  U3/ZN (OAI22_X2)                         0.05       0.37 r
  signExt (out)                            0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U80/ZN (INV_X4)                          0.02       0.21 f
  U50/ZN (NOR4_X2)                         0.08       0.28 r
  U49/ZN (AOI221_X2)                       0.04       0.32 f
  U48/ZN (OAI221_X2)                       0.05       0.37 r
  aluCtrl[0] (out)                         0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U28/ZN (NAND2_X2)                        0.05       0.28 r
  U4/ZN (NOR4_X2)                          0.03       0.32 f
  U3/ZN (OAI22_X2)                         0.05       0.37 r
  signExt (out)                            0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U106/ZN (NOR2_X2)                        0.06       0.08 r
  U30/ZN (NAND4_X2)                        0.04       0.12 f
  U29/ZN (NAND4_X2)                        0.05       0.17 r
  U28/ZN (NAND2_X2)                        0.03       0.20 f
  U72/ZN (INV_X4)                          0.02       0.22 r
  U10/ZN (OAI211_X2)                       0.03       0.25 f
  U9/ZN (OR4_X2)                           0.11       0.37 f
  regWr (out)                              0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.19 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U29/ZN (NAND4_X2)                        0.04       0.32 f
  U17/ZN (NAND4_X2)                        0.04       0.37 r
  not_trap (out)                           0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.10 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U28/ZN (NAND2_X2)                        0.05       0.28 r
  U4/ZN (NOR4_X2)                          0.03       0.32 f
  U3/ZN (OAI22_X2)                         0.05       0.37 r
  signExt (out)                            0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U108/ZN (NOR3_X2)                        0.08       0.17 r
  U29/ZN (NAND4_X2)                        0.04       0.20 f
  U28/ZN (NAND2_X2)                        0.05       0.25 r
  U72/ZN (INV_X4)                          0.01       0.26 f
  U10/ZN (OAI211_X2)                       0.04       0.31 r
  U9/ZN (OR4_X2)                           0.06       0.36 r
  regWr (out)                              0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U108/ZN (NOR3_X2)                        0.03       0.17 f
  U29/ZN (NAND4_X2)                        0.05       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.25 f
  U4/ZN (NOR4_X2)                          0.09       0.33 r
  U3/ZN (OAI22_X2)                         0.03       0.36 f
  signExt (out)                            0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U36/ZN (NAND2_X2)                        0.05       0.05 r
  U74/ZN (INV_X4)                          0.01       0.07 f
  U108/ZN (NOR3_X2)                        0.10       0.17 r
  U29/ZN (NAND4_X2)                        0.04       0.20 f
  U28/ZN (NAND2_X2)                        0.05       0.25 r
  U72/ZN (INV_X4)                          0.01       0.26 f
  U10/ZN (OAI211_X2)                       0.04       0.31 r
  U9/ZN (OR4_X2)                           0.06       0.36 r
  regWr (out)                              0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U129/ZN (NAND3_X2)                       0.02       0.36 f
  aluCtrl[2] (out)                         0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U29/ZN (NAND4_X2)                        0.08       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U72/ZN (INV_X4)                          0.02       0.22 r
  U10/ZN (OAI211_X2)                       0.03       0.25 f
  U9/ZN (OR4_X2)                           0.11       0.36 f
  regWr (out)                              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U116/ZN (NOR3_X2)                        0.03       0.08 f
  U37/ZN (AND4_X2)                         0.07       0.15 f
  U108/ZN (NOR3_X2)                        0.10       0.25 r
  U29/ZN (NAND4_X2)                        0.04       0.29 f
  U28/ZN (NAND2_X2)                        0.05       0.33 r
  U72/ZN (INV_X4)                          0.01       0.34 f
  U27/ZN (NAND2_X2)                        0.02       0.36 r
  aluSrc (out)                             0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U129/ZN (NAND3_X2)                       0.02       0.36 f
  aluCtrl[2] (out)                         0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.29 r
  U108/ZN (NOR3_X2)                        0.04       0.33 f
  U129/ZN (NAND3_X2)                       0.03       0.36 r
  aluCtrl[2] (out)                         0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U29/ZN (NAND4_X2)                        0.08       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U72/ZN (INV_X4)                          0.02       0.22 r
  U10/ZN (OAI211_X2)                       0.03       0.25 f
  U9/ZN (OR4_X2)                           0.11       0.36 f
  regWr (out)                              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U37/ZN (AND4_X2)                         0.07       0.21 r
  U108/ZN (NOR3_X2)                        0.04       0.25 f
  U29/ZN (NAND4_X2)                        0.05       0.29 r
  U28/ZN (NAND2_X2)                        0.03       0.33 f
  U72/ZN (INV_X4)                          0.02       0.35 r
  U27/ZN (NAND2_X2)                        0.01       0.36 f
  aluSrc (out)                             0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.29 r
  U4/ZN (NOR4_X2)                          0.02       0.31 f
  U3/ZN (OAI22_X2)                         0.05       0.36 r
  signExt (out)                            0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U42/ZN (NAND2_X2)                        0.04       0.19 r
  U96/ZN (OAI33_X1)                        0.06       0.25 f
  U128/ZN (AOI21_X2)                       0.07       0.32 r
  U40/ZN (OAI221_X2)                       0.04       0.36 f
  aluCtrl[1] (out)                         0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U17/ZN (NAND4_X2)                        0.02       0.36 f
  not_trap (out)                           0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U111/ZN (NOR3_X2)                        0.06       0.08 r
  U116/ZN (NOR3_X2)                        0.04       0.11 f
  U37/ZN (AND4_X2)                         0.07       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U29/ZN (NAND4_X2)                        0.04       0.32 f
  U17/ZN (NAND4_X2)                        0.04       0.36 r
  not_trap (out)                           0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U17/ZN (NAND4_X2)                        0.02       0.36 f
  not_trap (out)                           0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.29 r
  U108/ZN (NOR3_X2)                        0.04       0.33 f
  U17/ZN (NAND4_X2)                        0.03       0.36 r
  not_trap (out)                           0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U42/ZN (NAND2_X2)                        0.04       0.19 r
  U96/ZN (OAI33_X1)                        0.06       0.25 f
  U128/ZN (AOI21_X2)                       0.07       0.32 r
  U40/ZN (OAI221_X2)                       0.04       0.36 f
  aluCtrl[1] (out)                         0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U37/ZN (AND4_X2)                         0.07       0.29 f
  U4/ZN (NOR4_X2)                          0.04       0.33 r
  U3/ZN (OAI22_X2)                         0.03       0.36 f
  signExt (out)                            0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U113/ZN (NOR3_X2)                        0.07       0.07 r
  U73/ZN (INV_X4)                          0.03       0.10 f
  U29/ZN (NAND4_X2)                        0.06       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U72/ZN (INV_X4)                          0.02       0.21 r
  U10/ZN (OAI211_X2)                       0.03       0.24 f
  U9/ZN (OR4_X2)                           0.11       0.36 f
  regWr (out)                              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U29/ZN (NAND4_X2)                        0.08       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.24 f
  U4/ZN (NOR4_X2)                          0.09       0.33 r
  U3/ZN (OAI22_X2)                         0.03       0.36 f
  signExt (out)                            0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U83/ZN (INV_X4)                          0.02       0.02 r
  U36/ZN (NAND2_X2)                        0.04       0.06 f
  U74/ZN (INV_X4)                          0.02       0.08 r
  U108/ZN (NOR3_X2)                        0.03       0.11 f
  U29/ZN (NAND4_X2)                        0.05       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U72/ZN (INV_X4)                          0.02       0.21 r
  U10/ZN (OAI211_X2)                       0.03       0.24 f
  U9/ZN (OR4_X2)                           0.11       0.36 f
  regWr (out)                              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.29 r
  U108/ZN (NOR3_X2)                        0.04       0.33 f
  U27/ZN (NAND2_X2)                        0.03       0.36 r
  aluSrc (out)                             0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U17/ZN (NAND4_X2)                        0.03       0.36 f
  not_trap (out)                           0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U108/ZN (NOR3_X2)                        0.03       0.16 f
  U29/ZN (NAND4_X2)                        0.05       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.24 f
  U4/ZN (NOR4_X2)                          0.09       0.33 r
  U3/ZN (OAI22_X2)                         0.03       0.36 f
  signExt (out)                            0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U61/ZN (NAND2_X2)                        0.02       0.02 f
  U113/ZN (NOR3_X2)                        0.10       0.12 r
  U73/ZN (INV_X4)                          0.03       0.15 f
  U29/ZN (NAND4_X2)                        0.06       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.24 f
  U4/ZN (NOR4_X2)                          0.09       0.33 r
  U3/ZN (OAI22_X2)                         0.03       0.36 f
  signExt (out)                            0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U27/ZN (NAND2_X2)                        0.02       0.36 f
  aluSrc (out)                             0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U4/ZN (NOR4_X2)                          0.04       0.33 r
  U3/ZN (OAI22_X2)                         0.03       0.36 f
  signExt (out)                            0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U4/ZN (NOR4_X2)                          0.04       0.33 r
  U3/ZN (OAI22_X2)                         0.03       0.36 f
  signExt (out)                            0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U108/ZN (NOR3_X2)                        0.10       0.34 r
  U27/ZN (NAND2_X2)                        0.02       0.36 f
  aluSrc (out)                             0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.33 r
  U129/ZN (NAND3_X2)                       0.02       0.36 f
  aluCtrl[2] (out)                         0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U129/ZN (NAND3_X2)                       0.03       0.36 r
  aluCtrl[2] (out)                         0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U22/ZN (NAND2_X2)                        0.06       0.21 r
  U10/ZN (OAI211_X2)                       0.03       0.24 f
  U9/ZN (OR4_X2)                           0.11       0.36 f
  regWr (out)                              0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U4/ZN (NOR4_X2)                          0.02       0.30 f
  U3/ZN (OAI22_X2)                         0.05       0.36 r
  signExt (out)                            0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U17/ZN (NAND4_X2)                        0.03       0.36 f
  not_trap (out)                           0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U37/ZN (AND4_X2)                         0.09       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U29/ZN (NAND4_X2)                        0.04       0.31 f
  U17/ZN (NAND4_X2)                        0.04       0.35 r
  not_trap (out)                           0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U17/ZN (NAND4_X2)                        0.03       0.35 f
  not_trap (out)                           0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U129/ZN (NAND3_X2)                       0.03       0.35 r
  aluCtrl[2] (out)                         0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U22/ZN (NAND2_X2)                        0.06       0.21 r
  U10/ZN (OAI211_X2)                       0.03       0.24 f
  U9/ZN (OR4_X2)                           0.11       0.35 f
  regWr (out)                              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.33 r
  U17/ZN (NAND4_X2)                        0.02       0.35 f
  not_trap (out)                           0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U4/ZN (NOR4_X2)                          0.02       0.30 f
  U3/ZN (OAI22_X2)                         0.05       0.35 r
  signExt (out)                            0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U29/ZN (NAND4_X2)                        0.05       0.33 r
  U17/ZN (NAND4_X2)                        0.03       0.35 f
  not_trap (out)                           0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U17/ZN (NAND4_X2)                        0.03       0.35 r
  not_trap (out)                           0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U28/ZN (NAND2_X2)                        0.03       0.32 f
  U72/ZN (INV_X4)                          0.02       0.34 r
  U27/ZN (NAND2_X2)                        0.01       0.35 f
  aluSrc (out)                             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U42/ZN (NAND2_X2)                        0.04       0.18 r
  U96/ZN (OAI33_X1)                        0.06       0.24 f
  U128/ZN (AOI21_X2)                       0.07       0.31 r
  U40/ZN (OAI221_X2)                       0.04       0.35 f
  aluCtrl[1] (out)                         0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U122/ZN (OAI21_X2)                       0.05       0.20 r
  U10/ZN (OAI211_X2)                       0.03       0.24 f
  U9/ZN (OR4_X2)                           0.11       0.35 f
  regWr (out)                              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U27/ZN (NAND2_X2)                        0.03       0.35 r
  aluSrc (out)                             0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U4/ZN (NOR4_X2)                          0.04       0.32 r
  U3/ZN (OAI22_X2)                         0.03       0.35 f
  signExt (out)                            0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U36/ZN (NAND2_X2)                        0.06       0.07 r
  U74/ZN (INV_X4)                          0.01       0.08 f
  U108/ZN (NOR3_X2)                        0.10       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U28/ZN (NAND2_X2)                        0.05       0.27 r
  U4/ZN (NOR4_X2)                          0.03       0.30 f
  U3/ZN (OAI22_X2)                         0.05       0.35 r
  signExt (out)                            0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U29/ZN (NAND4_X2)                        0.08       0.20 r
  U28/ZN (NAND2_X2)                        0.03       0.23 f
  U4/ZN (NOR4_X2)                          0.09       0.32 r
  U3/ZN (OAI22_X2)                         0.03       0.35 f
  signExt (out)                            0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.33 r
  U27/ZN (NAND2_X2)                        0.02       0.35 f
  aluSrc (out)                             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U17/ZN (NAND4_X2)                        0.03       0.35 r
  not_trap (out)                           0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U122/ZN (OAI21_X2)                       0.05       0.20 r
  U10/ZN (OAI211_X2)                       0.03       0.23 f
  U9/ZN (OR4_X2)                           0.11       0.35 f
  regWr (out)                              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U42/ZN (NAND2_X2)                        0.04       0.18 r
  U96/ZN (OAI33_X1)                        0.06       0.24 f
  U128/ZN (AOI21_X2)                       0.07       0.31 r
  U40/ZN (OAI221_X2)                       0.04       0.35 f
  aluCtrl[1] (out)                         0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U28/ZN (NAND2_X2)                        0.03       0.31 f
  U72/ZN (INV_X4)                          0.02       0.34 r
  U27/ZN (NAND2_X2)                        0.01       0.35 f
  aluSrc (out)                             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U37/ZN (AND4_X2)                         0.08       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U28/ZN (NAND2_X2)                        0.03       0.31 f
  U72/ZN (INV_X4)                          0.02       0.34 r
  U27/ZN (NAND2_X2)                        0.01       0.35 f
  aluSrc (out)                             0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  U4/ZN (NOR4_X2)                          0.04       0.32 r
  U3/ZN (OAI22_X2)                         0.03       0.35 f
  signExt (out)                            0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.19 r
  U50/ZN (NOR4_X2)                         0.03       0.22 f
  U49/ZN (AOI221_X2)                       0.09       0.31 r
  U48/ZN (OAI221_X2)                       0.04       0.35 f
  aluCtrl[0] (out)                         0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U106/ZN (NOR2_X2)                        0.06       0.06 r
  U30/ZN (NAND4_X2)                        0.04       0.10 f
  U29/ZN (NAND4_X2)                        0.05       0.15 r
  U28/ZN (NAND2_X2)                        0.03       0.18 f
  U72/ZN (INV_X4)                          0.02       0.20 r
  U10/ZN (OAI211_X2)                       0.03       0.23 f
  U9/ZN (OR4_X2)                           0.11       0.35 f
  regWr (out)                              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.32 r
  U129/ZN (NAND3_X2)                       0.02       0.35 f
  aluCtrl[2] (out)                         0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U77/ZN (INV_X4)                          0.01       0.28 f
  U128/ZN (AOI21_X2)                       0.04       0.31 r
  U40/ZN (OAI221_X2)                       0.04       0.35 f
  aluCtrl[1] (out)                         0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  U108/ZN (NOR3_X2)                        0.04       0.32 f
  U27/ZN (NAND2_X2)                        0.03       0.35 r
  aluSrc (out)                             0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U97/ZN (NOR2_X2)                         0.06       0.16 r
  U80/ZN (INV_X4)                          0.02       0.19 f
  U50/ZN (NOR4_X2)                         0.08       0.26 r
  U49/ZN (AOI221_X2)                       0.04       0.30 f
  U48/ZN (OAI221_X2)                       0.05       0.35 r
  aluCtrl[0] (out)                         0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U28/ZN (NAND2_X2)                        0.05       0.26 r
  U4/ZN (NOR4_X2)                          0.03       0.30 f
  U3/ZN (OAI22_X2)                         0.05       0.35 r
  signExt (out)                            0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U129/ZN (NAND3_X2)                       0.03       0.35 r
  aluCtrl[2] (out)                         0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U22/ZN (NAND2_X2)                        0.06       0.21 r
  U10/ZN (OAI211_X2)                       0.03       0.23 f
  U9/ZN (OR4_X2)                           0.11       0.35 f
  regWr (out)                              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U4/ZN (NOR4_X2)                          0.02       0.30 f
  U3/ZN (OAI22_X2)                         0.05       0.35 r
  signExt (out)                            0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U77/ZN (INV_X4)                          0.01       0.27 f
  U128/ZN (AOI21_X2)                       0.04       0.31 r
  U40/ZN (OAI221_X2)                       0.04       0.35 f
  aluCtrl[1] (out)                         0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U77/ZN (INV_X4)                          0.01       0.27 f
  U128/ZN (AOI21_X2)                       0.04       0.31 r
  U40/ZN (OAI221_X2)                       0.04       0.35 f
  aluCtrl[1] (out)                         0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U50/ZN (NOR4_X2)                         0.03       0.21 f
  U49/ZN (AOI221_X2)                       0.09       0.30 r
  U48/ZN (OAI221_X2)                       0.04       0.35 f
  aluCtrl[0] (out)                         0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U42/ZN (NAND2_X2)                        0.04       0.18 r
  U96/ZN (OAI33_X1)                        0.06       0.24 f
  U128/ZN (AOI21_X2)                       0.07       0.31 r
  U40/ZN (OAI221_X2)                       0.04       0.35 f
  aluCtrl[1] (out)                         0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.32 r
  U17/ZN (NAND4_X2)                        0.02       0.35 f
  not_trap (out)                           0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U28/ZN (NAND2_X2)                        0.05       0.26 r
  U4/ZN (NOR4_X2)                          0.03       0.29 f
  U3/ZN (OAI22_X2)                         0.05       0.34 r
  signExt (out)                            0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U129/ZN (NAND3_X2)                       0.03       0.34 r
  aluCtrl[2] (out)                         0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U22/ZN (NAND2_X2)                        0.06       0.20 r
  U10/ZN (OAI211_X2)                       0.03       0.23 f
  U9/ZN (OR4_X2)                           0.11       0.34 f
  regWr (out)                              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U37/ZN (AND4_X2)                         0.07       0.23 r
  U108/ZN (NOR3_X2)                        0.04       0.27 f
  U29/ZN (NAND4_X2)                        0.05       0.32 r
  U17/ZN (NAND4_X2)                        0.03       0.34 f
  not_trap (out)                           0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U4/ZN (NOR4_X2)                          0.02       0.29 f
  U3/ZN (OAI22_X2)                         0.05       0.34 r
  signExt (out)                            0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U17/ZN (NAND4_X2)                        0.03       0.34 r
  not_trap (out)                           0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U80/ZN (INV_X4)                          0.02       0.21 f
  U50/ZN (NOR4_X2)                         0.08       0.29 r
  U5/ZN (OR3_X2)                           0.05       0.34 r
  setInv (out)                             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U122/ZN (OAI21_X2)                       0.05       0.19 r
  U10/ZN (OAI211_X2)                       0.03       0.23 f
  U9/ZN (OR4_X2)                           0.11       0.34 f
  regWr (out)                              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U37/ZN (AND4_X2)                         0.08       0.11 r
  U108/ZN (NOR3_X2)                        0.04       0.15 f
  U29/ZN (NAND4_X2)                        0.05       0.19 r
  U28/ZN (NAND2_X2)                        0.03       0.22 f
  U4/ZN (NOR4_X2)                          0.09       0.31 r
  U3/ZN (OAI22_X2)                         0.03       0.34 f
  signExt (out)                            0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U108/ZN (NOR3_X2)                        0.10       0.32 r
  U27/ZN (NAND2_X2)                        0.02       0.34 f
  aluSrc (out)                             0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U64/ZN (NAND2_X2)                        0.04       0.25 f
  U77/ZN (INV_X4)                          0.02       0.27 r
  U128/ZN (AOI21_X2)                       0.02       0.29 f
  U40/ZN (OAI221_X2)                       0.05       0.34 r
  aluCtrl[1] (out)                         0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U27/ZN (NAND2_X2)                        0.03       0.34 r
  aluSrc (out)                             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U129/ZN (NAND3_X2)                       0.03       0.34 r
  aluCtrl[2] (out)                         0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U4/ZN (NOR4_X2)                          0.02       0.29 f
  U3/ZN (OAI22_X2)                         0.05       0.34 r
  signExt (out)                            0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U129/ZN (NAND3_X2)                       0.03       0.34 r
  aluCtrl[2] (out)                         0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U22/ZN (NAND2_X2)                        0.06       0.20 r
  U10/ZN (OAI211_X2)                       0.03       0.23 f
  U9/ZN (OR4_X2)                           0.11       0.34 f
  regWr (out)                              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U77/ZN (INV_X4)                          0.01       0.27 f
  U128/ZN (AOI21_X2)                       0.04       0.30 r
  U40/ZN (OAI221_X2)                       0.04       0.34 f
  aluCtrl[1] (out)                         0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U17/ZN (NAND4_X2)                        0.03       0.34 r
  not_trap (out)                           0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U122/ZN (OAI21_X2)                       0.05       0.19 r
  U10/ZN (OAI211_X2)                       0.03       0.23 f
  U9/ZN (OR4_X2)                           0.11       0.34 f
  regWr (out)                              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U4/ZN (NOR4_X2)                          0.02       0.29 f
  U3/ZN (OAI22_X2)                         0.05       0.34 r
  signExt (out)                            0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U50/ZN (NOR4_X2)                         0.03       0.21 f
  U49/ZN (AOI221_X2)                       0.09       0.30 r
  U48/ZN (OAI221_X2)                       0.04       0.34 f
  aluCtrl[0] (out)                         0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U27/ZN (NAND2_X2)                        0.03       0.34 r
  aluSrc (out)                             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U37/ZN (AND4_X2)                         0.07       0.27 f
  U4/ZN (NOR4_X2)                          0.04       0.31 r
  U3/ZN (OAI22_X2)                         0.03       0.34 f
  signExt (out)                            0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.25 r
  U77/ZN (INV_X4)                          0.01       0.27 f
  U128/ZN (AOI21_X2)                       0.04       0.30 r
  U40/ZN (OAI221_X2)                       0.04       0.34 f
  aluCtrl[1] (out)                         0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U17/ZN (NAND4_X2)                        0.03       0.34 r
  not_trap (out)                           0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U17/ZN (NAND4_X2)                        0.03       0.34 r
  not_trap (out)                           0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U122/ZN (OAI21_X2)                       0.05       0.19 r
  U10/ZN (OAI211_X2)                       0.03       0.22 f
  U9/ZN (OR4_X2)                           0.11       0.34 f
  regWr (out)                              0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U50/ZN (NOR4_X2)                         0.03       0.21 f
  U49/ZN (AOI221_X2)                       0.09       0.29 r
  U48/ZN (OAI221_X2)                       0.04       0.34 f
  aluCtrl[0] (out)                         0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U27/ZN (NAND2_X2)                        0.03       0.34 r
  aluSrc (out)                             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  U108/ZN (NOR3_X2)                        0.04       0.31 f
  U27/ZN (NAND2_X2)                        0.03       0.34 r
  aluSrc (out)                             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U61/ZN (NAND2_X2)                        0.04       0.06 r
  U113/ZN (NOR3_X2)                        0.04       0.10 f
  U73/ZN (INV_X4)                          0.03       0.14 r
  U29/ZN (NAND4_X2)                        0.04       0.18 f
  U28/ZN (NAND2_X2)                        0.05       0.22 r
  U72/ZN (INV_X4)                          0.01       0.24 f
  U10/ZN (OAI211_X2)                       0.04       0.28 r
  U9/ZN (OR4_X2)                           0.06       0.34 r
  regWr (out)                              0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U64/ZN (NAND2_X2)                        0.04       0.24 f
  U77/ZN (INV_X4)                          0.02       0.26 r
  U128/ZN (AOI21_X2)                       0.02       0.28 f
  U40/ZN (OAI221_X2)                       0.05       0.34 r
  aluCtrl[1] (out)                         0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U80/ZN (INV_X4)                          0.02       0.21 f
  U50/ZN (NOR4_X2)                         0.08       0.28 r
  U5/ZN (OR3_X2)                           0.05       0.34 r
  setInv (out)                             0.00       0.34 r
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U91/ZN (INV_X4)                          0.01       0.01 r
  U102/ZN (NOR2_X2)                        0.02       0.03 f
  U57/ZN (NAND2_X2)                        0.05       0.08 r
  U97/ZN (NOR2_X2)                         0.03       0.10 f
  U42/ZN (NAND2_X2)                        0.04       0.14 r
  U96/ZN (OAI33_X1)                        0.06       0.20 f
  U75/ZN (INV_X4)                          0.03       0.23 r
  U126/ZN (OAI21_X2)                       0.02       0.25 f
  U5/ZN (OR3_X2)                           0.08       0.33 f
  setInv (out)                             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U80/ZN (INV_X4)                          0.03       0.17 r
  U50/ZN (NOR4_X2)                         0.03       0.20 f
  U49/ZN (AOI221_X2)                       0.09       0.29 r
  U48/ZN (OAI221_X2)                       0.04       0.33 f
  aluCtrl[0] (out)                         0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U108/ZN (NOR3_X2)                        0.08       0.17 r
  U29/ZN (NAND4_X2)                        0.04       0.20 f
  U28/ZN (NAND2_X2)                        0.05       0.25 r
  U4/ZN (NOR4_X2)                          0.03       0.28 f
  U3/ZN (OAI22_X2)                         0.05       0.33 r
  signExt (out)                            0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U36/ZN (NAND2_X2)                        0.03       0.03 f
  U74/ZN (INV_X4)                          0.02       0.05 r
  U108/ZN (NOR3_X2)                        0.03       0.09 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.17 f
  U72/ZN (INV_X4)                          0.02       0.19 r
  U10/ZN (OAI211_X2)                       0.03       0.22 f
  U9/ZN (OR4_X2)                           0.11       0.33 f
  regWr (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U64/ZN (NAND2_X2)                        0.04       0.24 f
  U77/ZN (INV_X4)                          0.02       0.26 r
  U128/ZN (AOI21_X2)                       0.02       0.28 f
  U40/ZN (OAI221_X2)                       0.05       0.33 r
  aluCtrl[1] (out)                         0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U36/ZN (NAND2_X2)                        0.05       0.05 r
  U74/ZN (INV_X4)                          0.01       0.07 f
  U108/ZN (NOR3_X2)                        0.10       0.17 r
  U29/ZN (NAND4_X2)                        0.04       0.20 f
  U28/ZN (NAND2_X2)                        0.05       0.25 r
  U4/ZN (NOR4_X2)                          0.03       0.28 f
  U3/ZN (OAI22_X2)                         0.05       0.33 r
  signExt (out)                            0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U122/ZN (OAI21_X2)                       0.03       0.22 f
  U10/ZN (OAI211_X2)                       0.06       0.27 r
  U9/ZN (OR4_X2)                           0.06       0.33 r
  regWr (out)                              0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U108/ZN (NOR3_X2)                        0.08       0.14 r
  U29/ZN (NAND4_X2)                        0.04       0.17 f
  U28/ZN (NAND2_X2)                        0.05       0.22 r
  U72/ZN (INV_X4)                          0.01       0.23 f
  U10/ZN (OAI211_X2)                       0.04       0.27 r
  U9/ZN (OR4_X2)                           0.06       0.33 r
  regWr (out)                              0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U108/ZN (NOR3_X2)                        0.03       0.14 f
  U29/ZN (NAND4_X2)                        0.05       0.18 r
  U28/ZN (NAND2_X2)                        0.03       0.21 f
  U4/ZN (NOR4_X2)                          0.09       0.30 r
  U3/ZN (OAI22_X2)                         0.03       0.33 f
  signExt (out)                            0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U80/ZN (INV_X4)                          0.02       0.17 f
  U50/ZN (NOR4_X2)                         0.08       0.25 r
  U49/ZN (AOI221_X2)                       0.04       0.29 f
  U48/ZN (OAI221_X2)                       0.05       0.33 r
  aluCtrl[0] (out)                         0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U80/ZN (INV_X4)                          0.02       0.17 f
  U50/ZN (NOR4_X2)                         0.08       0.25 r
  U49/ZN (AOI221_X2)                       0.04       0.29 f
  U48/ZN (OAI221_X2)                       0.05       0.33 r
  aluCtrl[0] (out)                         0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U30/ZN (NAND4_X2)                        0.03       0.08 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U72/ZN (INV_X4)                          0.02       0.19 r
  U10/ZN (OAI211_X2)                       0.03       0.22 f
  U9/ZN (OR4_X2)                           0.11       0.33 f
  regWr (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U108/ZN (NOR3_X2)                        0.03       0.09 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U72/ZN (INV_X4)                          0.02       0.19 r
  U10/ZN (OAI211_X2)                       0.03       0.22 f
  U9/ZN (OR4_X2)                           0.11       0.33 f
  regWr (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.10       0.10 r
  U105/ZN (NOR3_X2)                        0.04       0.14 f
  U122/ZN (OAI21_X2)                       0.04       0.18 r
  U10/ZN (OAI211_X2)                       0.03       0.21 f
  U9/ZN (OR4_X2)                           0.11       0.33 f
  regWr (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U64/ZN (NAND2_X2)                        0.04       0.25 f
  U48/ZN (OAI221_X2)                       0.08       0.33 r
  aluCtrl[0] (out)                         0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U64/ZN (NAND2_X2)                        0.05       0.24 r
  U77/ZN (INV_X4)                          0.01       0.26 f
  U128/ZN (AOI21_X2)                       0.04       0.29 r
  U40/ZN (OAI221_X2)                       0.04       0.33 f
  aluCtrl[1] (out)                         0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U29/ZN (NAND4_X2)                        0.08       0.18 r
  U28/ZN (NAND2_X2)                        0.03       0.21 f
  U4/ZN (NOR4_X2)                          0.09       0.30 r
  U3/ZN (OAI22_X2)                         0.03       0.33 f
  signExt (out)                            0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U30/ZN (NAND4_X2)                        0.03       0.08 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U72/ZN (INV_X4)                          0.02       0.18 r
  U10/ZN (OAI211_X2)                       0.03       0.21 f
  U9/ZN (OR4_X2)                           0.11       0.33 f
  regWr (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U37/ZN (AND4_X2)                         0.08       0.18 r
  U108/ZN (NOR3_X2)                        0.04       0.22 f
  U29/ZN (NAND4_X2)                        0.05       0.26 r
  U28/ZN (NAND2_X2)                        0.03       0.29 f
  U72/ZN (INV_X4)                          0.02       0.32 r
  U27/ZN (NAND2_X2)                        0.01       0.33 f
  aluSrc (out)                             0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U57/ZN (NAND2_X2)                        0.02       0.02 f
  U97/ZN (NOR2_X2)                         0.05       0.07 r
  U42/ZN (NAND2_X2)                        0.02       0.09 f
  U96/ZN (OAI33_X1)                        0.14       0.23 r
  U128/ZN (AOI21_X2)                       0.04       0.27 f
  U40/ZN (OAI221_X2)                       0.05       0.33 r
  aluCtrl[1] (out)                         0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U37/ZN (AND4_X2)                         0.07       0.26 f
  U4/ZN (NOR4_X2)                          0.04       0.30 r
  U3/ZN (OAI22_X2)                         0.03       0.33 f
  signExt (out)                            0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U116/ZN (NOR3_X2)                        0.03       0.08 f
  U37/ZN (AND4_X2)                         0.07       0.15 f
  U108/ZN (NOR3_X2)                        0.10       0.25 r
  U29/ZN (NAND4_X2)                        0.04       0.29 f
  U17/ZN (NAND4_X2)                        0.04       0.33 r
  not_trap (out)                           0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U64/ZN (NAND2_X2)                        0.04       0.24 f
  U77/ZN (INV_X4)                          0.02       0.26 r
  U128/ZN (AOI21_X2)                       0.02       0.27 f
  U40/ZN (OAI221_X2)                       0.05       0.33 r
  aluCtrl[1] (out)                         0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U30/ZN (NAND4_X2)                        0.04       0.07 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U72/ZN (INV_X4)                          0.02       0.18 r
  U10/ZN (OAI211_X2)                       0.03       0.21 f
  U9/ZN (OR4_X2)                           0.11       0.33 f
  regWr (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U104/ZN (NOR2_X2)                        0.03       0.03 r
  U15/ZN (AND4_X2)                         0.07       0.10 r
  U105/ZN (NOR3_X2)                        0.03       0.13 f
  U122/ZN (OAI21_X2)                       0.04       0.18 r
  U10/ZN (OAI211_X2)                       0.03       0.21 f
  U9/ZN (OR4_X2)                           0.11       0.33 f
  regWr (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U57/ZN (NAND2_X2)                        0.02       0.02 f
  U97/ZN (NOR2_X2)                         0.05       0.07 r
  U42/ZN (NAND2_X2)                        0.02       0.09 f
  U96/ZN (OAI33_X1)                        0.14       0.23 r
  U75/ZN (INV_X4)                          0.01       0.24 f
  U126/ZN (OAI21_X2)                       0.04       0.28 r
  U5/ZN (OR3_X2)                           0.05       0.33 r
  setInv (out)                             0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U22/ZN (NAND2_X2)                        0.04       0.22 f
  U10/ZN (OAI211_X2)                       0.04       0.27 r
  U9/ZN (OR4_X2)                           0.06       0.33 r
  regWr (out)                              0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U122/ZN (OAI21_X2)                       0.03       0.21 f
  U10/ZN (OAI211_X2)                       0.06       0.27 r
  U9/ZN (OR4_X2)                           0.06       0.33 r
  regWr (out)                              0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U113/ZN (NOR3_X2)                        0.09       0.09 r
  U73/ZN (INV_X4)                          0.03       0.11 f
  U29/ZN (NAND4_X2)                        0.06       0.17 r
  U28/ZN (NAND2_X2)                        0.03       0.21 f
  U4/ZN (NOR4_X2)                          0.09       0.29 r
  U3/ZN (OAI22_X2)                         0.03       0.33 f
  signExt (out)                            0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U102/ZN (NOR2_X2)                        0.02       0.02 f
  U57/ZN (NAND2_X2)                        0.05       0.07 r
  U97/ZN (NOR2_X2)                         0.03       0.09 f
  U42/ZN (NAND2_X2)                        0.04       0.13 r
  U96/ZN (OAI33_X1)                        0.06       0.19 f
  U75/ZN (INV_X4)                          0.03       0.22 r
  U126/ZN (OAI21_X2)                       0.02       0.24 f
  U5/ZN (OR3_X2)                           0.08       0.32 f
  setInv (out)                             0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.30 r
  U129/ZN (NAND3_X2)                       0.02       0.32 f
  aluCtrl[2] (out)                         0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U64/ZN (NAND2_X2)                        0.04       0.23 f
  U77/ZN (INV_X4)                          0.02       0.25 r
  U128/ZN (AOI21_X2)                       0.02       0.27 f
  U40/ZN (OAI221_X2)                       0.05       0.32 r
  aluCtrl[1] (out)                         0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U106/ZN (NOR2_X2)                        0.03       0.07 f
  U30/ZN (NAND4_X2)                        0.05       0.12 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U72/ZN (INV_X4)                          0.02       0.18 r
  U10/ZN (OAI211_X2)                       0.03       0.21 f
  U9/ZN (OR4_X2)                           0.11       0.32 f
  regWr (out)                              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.10       0.10 r
  U105/ZN (NOR3_X2)                        0.04       0.13 f
  U122/ZN (OAI21_X2)                       0.04       0.17 r
  U10/ZN (OAI211_X2)                       0.03       0.21 f
  U9/ZN (OR4_X2)                           0.11       0.32 f
  regWr (out)                              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U64/ZN (NAND2_X2)                        0.04       0.24 f
  U48/ZN (OAI221_X2)                       0.08       0.32 r
  aluCtrl[0] (out)                         0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U113/ZN (NOR3_X2)                        0.10       0.17 r
  U73/ZN (INV_X4)                          0.03       0.19 f
  U29/ZN (NAND4_X2)                        0.06       0.25 r
  U28/ZN (NAND2_X2)                        0.03       0.29 f
  U72/ZN (INV_X4)                          0.02       0.31 r
  U27/ZN (NAND2_X2)                        0.01       0.32 f
  aluSrc (out)                             0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U106/ZN (NOR2_X2)                        0.03       0.07 f
  U30/ZN (NAND4_X2)                        0.05       0.12 r
  U29/ZN (NAND4_X2)                        0.04       0.16 f
  U28/ZN (NAND2_X2)                        0.05       0.21 r
  U72/ZN (INV_X4)                          0.01       0.22 f
  U10/ZN (OAI211_X2)                       0.04       0.26 r
  U9/ZN (OR4_X2)                           0.06       0.32 r
  regWr (out)                              0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U64/ZN (NAND2_X2)                        0.04       0.23 f
  U77/ZN (INV_X4)                          0.02       0.25 r
  U128/ZN (AOI21_X2)                       0.02       0.27 f
  U40/ZN (OAI221_X2)                       0.05       0.32 r
  aluCtrl[1] (out)                         0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U37/ZN (AND4_X2)                         0.07       0.21 r
  U108/ZN (NOR3_X2)                        0.04       0.25 f
  U29/ZN (NAND4_X2)                        0.05       0.29 r
  U17/ZN (NAND4_X2)                        0.03       0.32 f
  not_trap (out)                           0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.30 r
  U17/ZN (NAND4_X2)                        0.02       0.32 f
  not_trap (out)                           0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U64/ZN (NAND2_X2)                        0.04       0.23 f
  U77/ZN (INV_X4)                          0.02       0.25 r
  U128/ZN (AOI21_X2)                       0.02       0.27 f
  U40/ZN (OAI221_X2)                       0.05       0.32 r
  aluCtrl[1] (out)                         0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U64/ZN (NAND2_X2)                        0.04       0.24 f
  U48/ZN (OAI221_X2)                       0.08       0.32 r
  aluCtrl[0] (out)                         0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U80/ZN (INV_X4)                          0.02       0.16 f
  U50/ZN (NOR4_X2)                         0.08       0.23 r
  U49/ZN (AOI221_X2)                       0.04       0.27 f
  U48/ZN (OAI221_X2)                       0.05       0.32 r
  aluCtrl[0] (out)                         0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U129/ZN (NAND3_X2)                       0.02       0.32 f
  aluCtrl[2] (out)                         0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U80/ZN (INV_X4)                          0.02       0.16 f
  U50/ZN (NOR4_X2)                         0.08       0.23 r
  U49/ZN (AOI221_X2)                       0.04       0.27 f
  U48/ZN (OAI221_X2)                       0.05       0.32 r
  aluCtrl[0] (out)                         0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U129/ZN (NAND3_X2)                       0.03       0.32 r
  aluCtrl[2] (out)                         0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U37/ZN (AND4_X2)                         0.09       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.21 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U28/ZN (NAND2_X2)                        0.05       0.29 r
  U72/ZN (INV_X4)                          0.01       0.30 f
  U27/ZN (NAND2_X2)                        0.02       0.32 r
  aluSrc (out)                             0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U129/ZN (NAND3_X2)                       0.02       0.32 f
  aluCtrl[2] (out)                         0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U4/ZN (NOR4_X2)                          0.02       0.27 f
  U3/ZN (OAI22_X2)                         0.05       0.32 r
  signExt (out)                            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U104/ZN (NOR2_X2)                        0.02       0.02 r
  U15/ZN (AND4_X2)                         0.07       0.10 r
  U105/ZN (NOR3_X2)                        0.03       0.13 f
  U122/ZN (OAI21_X2)                       0.04       0.17 r
  U10/ZN (OAI211_X2)                       0.03       0.20 f
  U9/ZN (OR4_X2)                           0.11       0.32 f
  regWr (out)                              0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U106/ZN (NOR2_X2)                        0.06       0.08 r
  U30/ZN (NAND4_X2)                        0.04       0.12 f
  U29/ZN (NAND4_X2)                        0.05       0.17 r
  U28/ZN (NAND2_X2)                        0.03       0.20 f
  U4/ZN (NOR4_X2)                          0.09       0.29 r
  U3/ZN (OAI22_X2)                         0.03       0.32 f
  signExt (out)                            0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U22/ZN (NAND2_X2)                        0.04       0.22 f
  U10/ZN (OAI211_X2)                       0.04       0.26 r
  U9/ZN (OR4_X2)                           0.06       0.32 r
  regWr (out)                              0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.30 r
  U27/ZN (NAND2_X2)                        0.02       0.32 f
  aluSrc (out)                             0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.16 f
  U28/ZN (NAND2_X2)                        0.05       0.20 r
  U72/ZN (INV_X4)                          0.01       0.22 f
  U10/ZN (OAI211_X2)                       0.04       0.26 r
  U9/ZN (OR4_X2)                           0.06       0.32 r
  regWr (out)                              0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U129/ZN (NAND3_X2)                       0.02       0.32 f
  aluCtrl[2] (out)                         0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U129/ZN (NAND3_X2)                       0.03       0.32 r
  aluCtrl[2] (out)                         0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U64/ZN (NAND2_X2)                        0.05       0.23 r
  U77/ZN (INV_X4)                          0.01       0.24 f
  U128/ZN (AOI21_X2)                       0.04       0.28 r
  U40/ZN (OAI221_X2)                       0.04       0.32 f
  aluCtrl[1] (out)                         0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U4/ZN (NOR4_X2)                          0.02       0.27 f
  U3/ZN (OAI22_X2)                         0.05       0.32 r
  signExt (out)                            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U129/ZN (NAND3_X2)                       0.03       0.32 r
  aluCtrl[2] (out)                         0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U17/ZN (NAND4_X2)                        0.02       0.32 f
  not_trap (out)                           0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U28/ZN (NAND2_X2)                        0.05       0.28 r
  U72/ZN (INV_X4)                          0.01       0.30 f
  U27/ZN (NAND2_X2)                        0.02       0.32 r
  aluSrc (out)                             0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U4/ZN (NOR4_X2)                          0.02       0.27 f
  U3/ZN (OAI22_X2)                         0.05       0.32 r
  signExt (out)                            0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U17/ZN (NAND4_X2)                        0.02       0.32 f
  not_trap (out)                           0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U17/ZN (NAND4_X2)                        0.03       0.32 r
  not_trap (out)                           0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.15 f
  U28/ZN (NAND2_X2)                        0.05       0.20 r
  U72/ZN (INV_X4)                          0.01       0.21 f
  U10/ZN (OAI211_X2)                       0.04       0.26 r
  U9/ZN (OR4_X2)                           0.06       0.32 r
  regWr (out)                              0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U129/ZN (NAND3_X2)                       0.03       0.31 r
  aluCtrl[2] (out)                         0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U17/ZN (NAND4_X2)                        0.02       0.31 f
  not_trap (out)                           0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U27/ZN (NAND2_X2)                        0.03       0.31 r
  aluSrc (out)                             0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U80/ZN (INV_X4)                          0.02       0.21 f
  U110/ZN (OAI21_X2)                       0.04       0.26 r
  U76/ZN (INV_X4)                          0.02       0.27 f
  U31/ZN (OAI211_X2)                       0.04       0.31 r
  aluCtrl[3] (out)                         0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U97/ZN (NOR2_X2)                         0.06       0.16 r
  U80/ZN (INV_X4)                          0.02       0.19 f
  U50/ZN (NOR4_X2)                         0.08       0.26 r
  U5/ZN (OR3_X2)                           0.05       0.31 r
  setInv (out)                             0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U4/ZN (NOR4_X2)                          0.02       0.26 f
  U3/ZN (OAI22_X2)                         0.05       0.31 r
  signExt (out)                            0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U17/ZN (NAND4_X2)                        0.03       0.31 r
  not_trap (out)                           0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U64/ZN (NAND2_X2)                        0.04       0.24 f
  U48/ZN (OAI221_X2)                       0.08       0.31 r
  aluCtrl[0] (out)                         0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.10 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U28/ZN (NAND2_X2)                        0.05       0.28 r
  U72/ZN (INV_X4)                          0.01       0.30 f
  U27/ZN (NAND2_X2)                        0.02       0.31 r
  aluSrc (out)                             0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U27/ZN (NAND2_X2)                        0.02       0.31 f
  aluSrc (out)                             0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U29/ZN (NAND4_X2)                        0.08       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U4/ZN (NOR4_X2)                          0.09       0.28 r
  U3/ZN (OAI22_X2)                         0.03       0.31 f
  signExt (out)                            0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U29/ZN (NAND4_X2)                        0.08       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U4/ZN (NOR4_X2)                          0.09       0.28 r
  U3/ZN (OAI22_X2)                         0.03       0.31 f
  signExt (out)                            0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U17/ZN (NAND4_X2)                        0.03       0.31 r
  not_trap (out)                           0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U27/ZN (NAND2_X2)                        0.02       0.31 f
  aluSrc (out)                             0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U27/ZN (NAND2_X2)                        0.03       0.31 r
  aluSrc (out)                             0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U4/ZN (NOR4_X2)                          0.04       0.28 r
  U3/ZN (OAI22_X2)                         0.03       0.31 f
  signExt (out)                            0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.19 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U129/ZN (NAND3_X2)                       0.02       0.31 f
  aluCtrl[2] (out)                         0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  U4/ZN (NOR4_X2)                          0.04       0.28 r
  U3/ZN (OAI22_X2)                         0.03       0.31 f
  signExt (out)                            0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U17/ZN (NAND4_X2)                        0.03       0.31 f
  not_trap (out)                           0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U27/ZN (NAND2_X2)                        0.03       0.31 r
  aluSrc (out)                             0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U27/ZN (NAND2_X2)                        0.02       0.31 f
  aluSrc (out)                             0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U30/ZN (NAND4_X2)                        0.04       0.06 f
  U29/ZN (NAND4_X2)                        0.05       0.11 r
  U28/ZN (NAND2_X2)                        0.03       0.14 f
  U72/ZN (INV_X4)                          0.02       0.17 r
  U10/ZN (OAI211_X2)                       0.03       0.20 f
  U9/ZN (OR4_X2)                           0.11       0.31 f
  regWr (out)                              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U17/ZN (NAND4_X2)                        0.03       0.31 r
  not_trap (out)                           0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U64/ZN (NAND2_X2)                        0.04       0.23 f
  U48/ZN (OAI221_X2)                       0.08       0.31 r
  aluCtrl[0] (out)                         0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  U108/ZN (NOR3_X2)                        0.04       0.28 f
  U27/ZN (NAND2_X2)                        0.03       0.31 r
  aluSrc (out)                             0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U113/ZN (NOR3_X2)                        0.07       0.07 r
  U73/ZN (INV_X4)                          0.03       0.10 f
  U29/ZN (NAND4_X2)                        0.06       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U4/ZN (NOR4_X2)                          0.09       0.28 r
  U3/ZN (OAI22_X2)                         0.03       0.31 f
  signExt (out)                            0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.19 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U17/ZN (NAND4_X2)                        0.02       0.31 f
  not_trap (out)                           0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.15 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U72/ZN (INV_X4)                          0.01       0.21 f
  U10/ZN (OAI211_X2)                       0.04       0.25 r
  U9/ZN (OR4_X2)                           0.06       0.31 r
  regWr (out)                              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U17/ZN (NAND4_X2)                        0.03       0.31 f
  not_trap (out)                           0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U83/ZN (INV_X4)                          0.02       0.02 r
  U36/ZN (NAND2_X2)                        0.04       0.06 f
  U74/ZN (INV_X4)                          0.02       0.08 r
  U108/ZN (NOR3_X2)                        0.03       0.11 f
  U29/ZN (NAND4_X2)                        0.05       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U4/ZN (NOR4_X2)                          0.09       0.28 r
  U3/ZN (OAI22_X2)                         0.03       0.31 f
  signExt (out)                            0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U91/ZN (INV_X4)                          0.01       0.01 r
  U102/ZN (NOR2_X2)                        0.02       0.03 f
  U57/ZN (NAND2_X2)                        0.05       0.08 r
  U97/ZN (NOR2_X2)                         0.03       0.10 f
  U42/ZN (NAND2_X2)                        0.04       0.14 r
  U96/ZN (OAI33_X1)                        0.06       0.20 f
  U128/ZN (AOI21_X2)                       0.07       0.27 r
  U40/ZN (OAI221_X2)                       0.04       0.31 f
  aluCtrl[1] (out)                         0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U64/ZN (NAND2_X2)                        0.04       0.23 f
  U48/ZN (OAI221_X2)                       0.08       0.31 r
  aluCtrl[0] (out)                         0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U37/ZN (AND4_X2)                         0.08       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U29/ZN (NAND4_X2)                        0.05       0.28 r
  U17/ZN (NAND4_X2)                        0.03       0.31 f
  not_trap (out)                           0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[1] (in)                      0.00       0.00 r
  U104/ZN (NOR2_X2)                        0.01       0.01 f
  U15/ZN (AND4_X2)                         0.08       0.09 f
  U105/ZN (NOR3_X2)                        0.08       0.17 r
  U122/ZN (OAI21_X2)                       0.03       0.19 f
  U10/ZN (OAI211_X2)                       0.06       0.25 r
  U9/ZN (OR4_X2)                           0.06       0.31 r
  regWr (out)                              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U64/ZN (NAND2_X2)                        0.04       0.23 f
  U48/ZN (OAI221_X2)                       0.08       0.31 r
  aluCtrl[0] (out)                         0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.08       0.08 r
  U105/ZN (NOR3_X2)                        0.04       0.12 f
  U122/ZN (OAI21_X2)                       0.04       0.16 r
  U10/ZN (OAI211_X2)                       0.03       0.19 f
  U9/ZN (OR4_X2)                           0.11       0.31 f
  regWr (out)                              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U104/ZN (NOR2_X2)                        0.01       0.01 f
  U15/ZN (AND4_X2)                         0.08       0.09 f
  U105/ZN (NOR3_X2)                        0.08       0.17 r
  U122/ZN (OAI21_X2)                       0.03       0.19 f
  U10/ZN (OAI211_X2)                       0.06       0.25 r
  U9/ZN (OR4_X2)                           0.06       0.31 r
  regWr (out)                              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U80/ZN (INV_X4)                          0.02       0.21 f
  U110/ZN (OAI21_X2)                       0.04       0.25 r
  U76/ZN (INV_X4)                          0.02       0.26 f
  U31/ZN (OAI211_X2)                       0.04       0.31 r
  aluCtrl[3] (out)                         0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U29/ZN (NAND4_X2)                        0.04       0.15 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U72/ZN (INV_X4)                          0.01       0.21 f
  U10/ZN (OAI211_X2)                       0.04       0.25 r
  U9/ZN (OR4_X2)                           0.06       0.31 r
  regWr (out)                              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U37/ZN (AND4_X2)                         0.07       0.23 r
  U108/ZN (NOR3_X2)                        0.04       0.27 f
  U129/ZN (NAND3_X2)                       0.03       0.31 r
  aluCtrl[2] (out)                         0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.19 f
  U108/ZN (NOR3_X2)                        0.10       0.29 r
  U27/ZN (NAND2_X2)                        0.02       0.31 f
  aluSrc (out)                             0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U4/ZN (NOR4_X2)                          0.04       0.28 r
  U3/ZN (OAI22_X2)                         0.03       0.31 f
  signExt (out)                            0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U37/ZN (AND4_X2)                         0.07       0.23 r
  U4/ZN (NOR4_X2)                          0.02       0.26 f
  U3/ZN (OAI22_X2)                         0.05       0.31 r
  signExt (out)                            0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U61/ZN (NAND2_X2)                        0.03       0.03 r
  U113/ZN (NOR3_X2)                        0.04       0.07 f
  U73/ZN (INV_X4)                          0.03       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.14 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U72/ZN (INV_X4)                          0.01       0.20 f
  U10/ZN (OAI211_X2)                       0.04       0.25 r
  U9/ZN (OR4_X2)                           0.06       0.31 r
  regWr (out)                              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U111/ZN (NOR3_X2)                        0.06       0.08 r
  U116/ZN (NOR3_X2)                        0.04       0.11 f
  U37/ZN (AND4_X2)                         0.07       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U129/ZN (NAND3_X2)                       0.02       0.30 f
  aluCtrl[2] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U61/ZN (NAND2_X2)                        0.04       0.06 r
  U113/ZN (NOR3_X2)                        0.04       0.10 f
  U73/ZN (INV_X4)                          0.03       0.14 r
  U29/ZN (NAND4_X2)                        0.04       0.18 f
  U28/ZN (NAND2_X2)                        0.05       0.22 r
  U4/ZN (NOR4_X2)                          0.03       0.25 f
  U3/ZN (OAI22_X2)                         0.05       0.30 r
  signExt (out)                            0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.24 r
  U28/ZN (NAND2_X2)                        0.03       0.27 f
  U72/ZN (INV_X4)                          0.02       0.29 r
  U27/ZN (NAND2_X2)                        0.01       0.30 f
  aluSrc (out)                             0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U122/ZN (OAI21_X2)                       0.03       0.19 f
  U10/ZN (OAI211_X2)                       0.06       0.25 r
  U9/ZN (OR4_X2)                           0.06       0.30 r
  regWr (out)                              0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U48/ZN (OAI221_X2)                       0.04       0.30 f
  aluCtrl[0] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U29/ZN (NAND4_X2)                        0.04       0.14 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U72/ZN (INV_X4)                          0.01       0.20 f
  U10/ZN (OAI211_X2)                       0.04       0.24 r
  U9/ZN (OR4_X2)                           0.06       0.30 r
  regWr (out)                              0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U28/ZN (NAND2_X2)                        0.03       0.27 f
  U72/ZN (INV_X4)                          0.02       0.29 r
  U27/ZN (NAND2_X2)                        0.01       0.30 f
  aluSrc (out)                             0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U37/ZN (AND4_X2)                         0.07       0.23 r
  U108/ZN (NOR3_X2)                        0.04       0.27 f
  U17/ZN (NAND4_X2)                        0.03       0.30 r
  not_trap (out)                           0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U15/ZN (AND4_X2)                         0.09       0.09 f
  U105/ZN (NOR3_X2)                        0.08       0.16 r
  U122/ZN (OAI21_X2)                       0.03       0.19 f
  U10/ZN (OAI211_X2)                       0.06       0.24 r
  U9/ZN (OR4_X2)                           0.06       0.30 r
  regWr (out)                              0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U64/ZN (NAND2_X2)                        0.05       0.22 r
  U77/ZN (INV_X4)                          0.01       0.23 f
  U128/ZN (AOI21_X2)                       0.04       0.26 r
  U40/ZN (OAI221_X2)                       0.04       0.30 f
  aluCtrl[1] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U64/ZN (NAND2_X2)                        0.05       0.22 r
  U77/ZN (INV_X4)                          0.01       0.23 f
  U128/ZN (AOI21_X2)                       0.04       0.26 r
  U40/ZN (OAI221_X2)                       0.04       0.30 f
  aluCtrl[1] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U108/ZN (NOR3_X2)                        0.08       0.14 r
  U29/ZN (NAND4_X2)                        0.04       0.17 f
  U28/ZN (NAND2_X2)                        0.05       0.22 r
  U4/ZN (NOR4_X2)                          0.03       0.25 f
  U3/ZN (OAI22_X2)                         0.05       0.30 r
  signExt (out)                            0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U111/ZN (NOR3_X2)                        0.06       0.08 r
  U116/ZN (NOR3_X2)                        0.04       0.11 f
  U37/ZN (AND4_X2)                         0.07       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U17/ZN (NAND4_X2)                        0.02       0.30 f
  not_trap (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U48/ZN (OAI221_X2)                       0.04       0.30 f
  aluCtrl[0] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U48/ZN (OAI221_X2)                       0.04       0.30 f
  aluCtrl[0] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U28/ZN (NAND2_X2)                        0.03       0.27 f
  U72/ZN (INV_X4)                          0.02       0.29 r
  U27/ZN (NAND2_X2)                        0.01       0.30 f
  aluSrc (out)                             0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U37/ZN (AND4_X2)                         0.07       0.23 r
  U108/ZN (NOR3_X2)                        0.04       0.27 f
  U27/ZN (NAND2_X2)                        0.03       0.30 r
  aluSrc (out)                             0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U37/ZN (AND4_X2)                         0.09       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U129/ZN (NAND3_X2)                       0.02       0.30 f
  aluCtrl[2] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U118/ZN (NOR2_X2)                        0.04       0.13 r
  U117/ZN (AOI211_X2)                      0.03       0.16 f
  U52/ZN (OAI22_X2)                        0.06       0.22 r
  U49/ZN (AOI221_X2)                       0.03       0.25 f
  U48/ZN (OAI221_X2)                       0.05       0.30 r
  aluCtrl[0] (out)                         0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U118/ZN (NOR2_X2)                        0.04       0.13 r
  U117/ZN (AOI211_X2)                      0.03       0.16 f
  U52/ZN (OAI22_X2)                        0.06       0.22 r
  U49/ZN (AOI221_X2)                       0.03       0.25 f
  U48/ZN (OAI221_X2)                       0.05       0.30 r
  aluCtrl[0] (out)                         0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U106/ZN (NOR2_X2)                        0.06       0.06 r
  U30/ZN (NAND4_X2)                        0.04       0.10 f
  U29/ZN (NAND4_X2)                        0.05       0.15 r
  U28/ZN (NAND2_X2)                        0.03       0.18 f
  U4/ZN (NOR4_X2)                          0.09       0.27 r
  U3/ZN (OAI22_X2)                         0.03       0.30 f
  signExt (out)                            0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.21 f
  U77/ZN (INV_X4)                          0.02       0.23 r
  U128/ZN (AOI21_X2)                       0.02       0.25 f
  U40/ZN (OAI221_X2)                       0.05       0.30 r
  aluCtrl[1] (out)                         0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U80/ZN (INV_X4)                          0.02       0.17 f
  U50/ZN (NOR4_X2)                         0.08       0.25 r
  U5/ZN (OR3_X2)                           0.05       0.30 r
  setInv (out)                             0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U102/ZN (NOR2_X2)                        0.02       0.02 f
  U57/ZN (NAND2_X2)                        0.05       0.07 r
  U97/ZN (NOR2_X2)                         0.03       0.09 f
  U42/ZN (NAND2_X2)                        0.04       0.13 r
  U96/ZN (OAI33_X1)                        0.06       0.19 f
  U128/ZN (AOI21_X2)                       0.07       0.26 r
  U40/ZN (OAI221_X2)                       0.04       0.30 f
  aluCtrl[1] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U62/ZN (NAND2_X2)                        0.04       0.09 f
  U96/ZN (OAI33_X1)                        0.11       0.20 r
  U128/ZN (AOI21_X2)                       0.04       0.25 f
  U40/ZN (OAI221_X2)                       0.05       0.30 r
  aluCtrl[1] (out)                         0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U111/ZN (NOR3_X2)                        0.06       0.08 r
  U116/ZN (NOR3_X2)                        0.04       0.11 f
  U37/ZN (AND4_X2)                         0.07       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U27/ZN (NAND2_X2)                        0.02       0.30 f
  aluSrc (out)                             0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U80/ZN (INV_X4)                          0.02       0.17 f
  U50/ZN (NOR4_X2)                         0.08       0.25 r
  U5/ZN (OR3_X2)                           0.05       0.30 r
  setInv (out)                             0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U36/ZN (NAND2_X2)                        0.06       0.07 r
  U74/ZN (INV_X4)                          0.01       0.08 f
  U108/ZN (NOR3_X2)                        0.10       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U28/ZN (NAND2_X2)                        0.05       0.27 r
  U72/ZN (INV_X4)                          0.01       0.28 f
  U27/ZN (NAND2_X2)                        0.02       0.30 r
  aluSrc (out)                             0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  U4/ZN (NOR4_X2)                          0.04       0.27 r
  U3/ZN (OAI22_X2)                         0.03       0.30 f
  signExt (out)                            0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U31/ZN (OAI211_X2)                       0.03       0.30 f
  aluCtrl[3] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U96/ZN (OAI33_X1)                        0.13       0.20 r
  U128/ZN (AOI21_X2)                       0.04       0.24 f
  U40/ZN (OAI221_X2)                       0.05       0.30 r
  aluCtrl[1] (out)                         0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.21 f
  U77/ZN (INV_X4)                          0.02       0.23 r
  U128/ZN (AOI21_X2)                       0.02       0.24 f
  U40/ZN (OAI221_X2)                       0.05       0.30 r
  aluCtrl[1] (out)                         0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U37/ZN (AND4_X2)                         0.09       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U17/ZN (NAND4_X2)                        0.02       0.30 f
  not_trap (out)                           0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U62/ZN (NAND2_X2)                        0.04       0.09 f
  U96/ZN (OAI33_X1)                        0.11       0.20 r
  U75/ZN (INV_X4)                          0.01       0.21 f
  U126/ZN (OAI21_X2)                       0.04       0.25 r
  U5/ZN (OR3_X2)                           0.05       0.30 r
  setInv (out)                             0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.21 f
  U77/ZN (INV_X4)                          0.02       0.23 r
  U128/ZN (AOI21_X2)                       0.02       0.24 f
  U40/ZN (OAI221_X2)                       0.05       0.30 r
  aluCtrl[1] (out)                         0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U22/ZN (NAND2_X2)                        0.04       0.19 f
  U10/ZN (OAI211_X2)                       0.04       0.24 r
  U9/ZN (OR4_X2)                           0.06       0.30 r
  regWr (out)                              0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U91/ZN (INV_X4)                          0.01       0.01 r
  U102/ZN (NOR2_X2)                        0.02       0.03 f
  U57/ZN (NAND2_X2)                        0.05       0.08 r
  U97/ZN (NOR2_X2)                         0.03       0.10 f
  U80/ZN (INV_X4)                          0.03       0.14 r
  U50/ZN (NOR4_X2)                         0.03       0.16 f
  U49/ZN (AOI221_X2)                       0.09       0.25 r
  U48/ZN (OAI221_X2)                       0.04       0.30 f
  aluCtrl[0] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U91/ZN (INV_X4)                          0.01       0.01 r
  U102/ZN (NOR2_X2)                        0.02       0.03 f
  U109/ZN (NAND3_X2)                       0.04       0.07 r
  U90/ZN (INV_X4)                          0.02       0.09 f
  U117/ZN (AOI211_X2)                      0.08       0.16 r
  U52/ZN (OAI22_X2)                        0.04       0.20 f
  U49/ZN (AOI221_X2)                       0.05       0.25 r
  U48/ZN (OAI221_X2)                       0.04       0.30 f
  aluCtrl[0] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U31/ZN (OAI211_X2)                       0.03       0.30 f
  aluCtrl[3] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U48/ZN (OAI221_X2)                       0.04       0.30 f
  aluCtrl[0] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U31/ZN (OAI211_X2)                       0.03       0.30 f
  aluCtrl[3] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U96/ZN (OAI33_X1)                        0.13       0.20 r
  U75/ZN (INV_X4)                          0.01       0.21 f
  U126/ZN (OAI21_X2)                       0.04       0.25 r
  U5/ZN (OR3_X2)                           0.05       0.30 r
  setInv (out)                             0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U64/ZN (NAND2_X2)                        0.05       0.21 r
  U77/ZN (INV_X4)                          0.01       0.22 f
  U128/ZN (AOI21_X2)                       0.04       0.26 r
  U40/ZN (OAI221_X2)                       0.04       0.30 f
  aluCtrl[1] (out)                         0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U62/ZN (NAND2_X2)                        0.04       0.09 f
  U96/ZN (OAI33_X1)                        0.11       0.20 r
  U128/ZN (AOI21_X2)                       0.04       0.24 f
  U40/ZN (OAI221_X2)                       0.05       0.30 r
  aluCtrl[1] (out)                         0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U28/ZN (NAND2_X2)                        0.05       0.26 r
  U72/ZN (INV_X4)                          0.01       0.28 f
  U27/ZN (NAND2_X2)                        0.02       0.30 r
  aluSrc (out)                             0.00       0.30 r
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U37/ZN (AND4_X2)                         0.08       0.14 r
  U108/ZN (NOR3_X2)                        0.04       0.18 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U28/ZN (NAND2_X2)                        0.03       0.26 f
  U72/ZN (INV_X4)                          0.02       0.28 r
  U27/ZN (NAND2_X2)                        0.01       0.29 f
  aluSrc (out)                             0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.10       0.10 r
  U117/ZN (AOI211_X2)                      0.05       0.15 f
  U52/ZN (OAI22_X2)                        0.06       0.22 r
  U49/ZN (AOI221_X2)                       0.03       0.25 f
  U48/ZN (OAI221_X2)                       0.05       0.29 r
  aluCtrl[0] (out)                         0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U64/ZN (NAND2_X2)                        0.04       0.25 f
  U31/ZN (OAI211_X2)                       0.04       0.29 r
  aluCtrl[3] (out)                         0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.20 f
  U77/ZN (INV_X4)                          0.02       0.22 r
  U128/ZN (AOI21_X2)                       0.02       0.24 f
  U40/ZN (OAI221_X2)                       0.05       0.29 r
  aluCtrl[1] (out)                         0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U37/ZN (AND4_X2)                         0.09       0.18 f
  U108/ZN (NOR3_X2)                        0.10       0.28 r
  U27/ZN (NAND2_X2)                        0.02       0.29 f
  aluSrc (out)                             0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U83/ZN (INV_X4)                          0.02       0.02 r
  U98/ZN (NOR2_X2)                         0.02       0.04 f
  U62/ZN (NAND2_X2)                        0.06       0.09 r
  U96/ZN (OAI33_X1)                        0.07       0.16 f
  U75/ZN (INV_X4)                          0.03       0.19 r
  U126/ZN (OAI21_X2)                       0.02       0.21 f
  U5/ZN (OR3_X2)                           0.08       0.29 f
  setInv (out)                             0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.25 r
  U48/ZN (OAI221_X2)                       0.04       0.29 f
  aluCtrl[0] (out)                         0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.19 r
  U50/ZN (NOR4_X2)                         0.03       0.22 f
  U5/ZN (OR3_X2)                           0.08       0.29 f
  setInv (out)                             0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U15/ZN (AND4_X2)                         0.07       0.07 r
  U105/ZN (NOR3_X2)                        0.03       0.10 f
  U122/ZN (OAI21_X2)                       0.04       0.14 r
  U10/ZN (OAI211_X2)                       0.03       0.18 f
  U9/ZN (OR4_X2)                           0.11       0.29 f
  regWr (out)                              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U80/ZN (INV_X4)                          0.02       0.21 f
  U8/ZN (NOR4_X2)                          0.04       0.25 r
  U5/ZN (OR3_X2)                           0.04       0.29 r
  setInv (out)                             0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U62/ZN (NAND2_X2)                        0.04       0.09 f
  U96/ZN (OAI33_X1)                        0.11       0.20 r
  U75/ZN (INV_X4)                          0.01       0.20 f
  U126/ZN (OAI21_X2)                       0.04       0.25 r
  U5/ZN (OR3_X2)                           0.05       0.29 r
  setInv (out)                             0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U28/ZN (NAND2_X2)                        0.05       0.26 r
  U72/ZN (INV_X4)                          0.01       0.27 f
  U27/ZN (NAND2_X2)                        0.02       0.29 r
  aluSrc (out)                             0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U57/ZN (NAND2_X2)                        0.03       0.03 r
  U97/ZN (NOR2_X2)                         0.03       0.06 f
  U42/ZN (NAND2_X2)                        0.04       0.10 r
  U96/ZN (OAI33_X1)                        0.06       0.16 f
  U75/ZN (INV_X4)                          0.03       0.18 r
  U126/ZN (OAI21_X2)                       0.02       0.21 f
  U5/ZN (OR3_X2)                           0.08       0.29 f
  setInv (out)                             0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U80/ZN (INV_X4)                          0.02       0.21 f
  U110/ZN (OAI21_X2)                       0.04       0.26 r
  U76/ZN (INV_X4)                          0.02       0.27 f
  U129/ZN (NAND3_X2)                       0.02       0.29 r
  aluCtrl[2] (out)                         0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U50/ZN (NOR4_X2)                         0.03       0.21 f
  U5/ZN (OR3_X2)                           0.08       0.29 f
  setInv (out)                             0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U106/ZN (NOR2_X2)                        0.03       0.07 f
  U30/ZN (NAND4_X2)                        0.05       0.12 r
  U29/ZN (NAND4_X2)                        0.04       0.16 f
  U28/ZN (NAND2_X2)                        0.05       0.21 r
  U4/ZN (NOR4_X2)                          0.03       0.24 f
  U3/ZN (OAI22_X2)                         0.05       0.29 r
  signExt (out)                            0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.26 r
  U31/ZN (OAI211_X2)                       0.03       0.29 f
  aluCtrl[3] (out)                         0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U122/ZN (OAI21_X2)                       0.03       0.17 f
  U10/ZN (OAI211_X2)                       0.06       0.23 r
  U9/ZN (OR4_X2)                           0.06       0.29 r
  regWr (out)                              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U122/ZN (OAI21_X2)                       0.03       0.17 f
  U10/ZN (OAI211_X2)                       0.06       0.23 r
  U9/ZN (OR4_X2)                           0.06       0.29 r
  regWr (out)                              0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.10       0.10 r
  U117/ZN (AOI211_X2)                      0.05       0.15 f
  U52/ZN (OAI22_X2)                        0.06       0.21 r
  U49/ZN (AOI221_X2)                       0.03       0.24 f
  U48/ZN (OAI221_X2)                       0.05       0.29 r
  aluCtrl[0] (out)                         0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U64/ZN (NAND2_X2)                        0.05       0.25 r
  U31/ZN (OAI211_X2)                       0.03       0.29 f
  aluCtrl[3] (out)                         0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U64/ZN (NAND2_X2)                        0.04       0.24 f
  U31/ZN (OAI211_X2)                       0.04       0.29 r
  aluCtrl[3] (out)                         0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U64/ZN (NAND2_X2)                        0.05       0.20 r
  U77/ZN (INV_X4)                          0.01       0.21 f
  U128/ZN (AOI21_X2)                       0.04       0.25 r
  U40/ZN (OAI221_X2)                       0.04       0.29 f
  aluCtrl[1] (out)                         0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U37/ZN (AND4_X2)                         0.08       0.18 r
  U108/ZN (NOR3_X2)                        0.04       0.22 f
  U29/ZN (NAND4_X2)                        0.05       0.26 r
  U17/ZN (NAND4_X2)                        0.03       0.29 f
  not_trap (out)                           0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.06       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.29 r
  branch (out)                             0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.22 f
  U37/ZN (AND4_X2)                         0.07       0.29 f
  branch (out)                             0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.16 f
  U28/ZN (NAND2_X2)                        0.05       0.20 r
  U4/ZN (NOR4_X2)                          0.03       0.24 f
  U3/ZN (OAI22_X2)                         0.05       0.29 r
  signExt (out)                            0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U102/ZN (NOR2_X2)                        0.02       0.02 f
  U57/ZN (NAND2_X2)                        0.05       0.07 r
  U97/ZN (NOR2_X2)                         0.03       0.09 f
  U80/ZN (INV_X4)                          0.03       0.13 r
  U50/ZN (NOR4_X2)                         0.03       0.15 f
  U49/ZN (AOI221_X2)                       0.09       0.24 r
  U48/ZN (OAI221_X2)                       0.04       0.29 f
  aluCtrl[0] (out)                         0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U80/ZN (INV_X4)                          0.02       0.16 f
  U50/ZN (NOR4_X2)                         0.08       0.23 r
  U5/ZN (OR3_X2)                           0.05       0.29 r
  setInv (out)                             0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U102/ZN (NOR2_X2)                        0.02       0.02 f
  U109/ZN (NAND3_X2)                       0.04       0.06 r
  U90/ZN (INV_X4)                          0.02       0.08 f
  U117/ZN (AOI211_X2)                      0.08       0.15 r
  U52/ZN (OAI22_X2)                        0.04       0.19 f
  U49/ZN (AOI221_X2)                       0.05       0.24 r
  U48/ZN (OAI221_X2)                       0.04       0.29 f
  aluCtrl[0] (out)                         0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.21 f
  U48/ZN (OAI221_X2)                       0.08       0.29 r
  aluCtrl[0] (out)                         0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U80/ZN (INV_X4)                          0.02       0.16 f
  U50/ZN (NOR4_X2)                         0.08       0.23 r
  U5/ZN (OR3_X2)                           0.05       0.29 r
  setInv (out)                             0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U15/ZN (AND4_X2)                         0.06       0.06 r
  U105/ZN (NOR3_X2)                        0.03       0.09 f
  U122/ZN (OAI21_X2)                       0.04       0.14 r
  U10/ZN (OAI211_X2)                       0.03       0.17 f
  U9/ZN (OR4_X2)                           0.11       0.29 f
  regWr (out)                              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U64/ZN (NAND2_X2)                        0.04       0.19 f
  U77/ZN (INV_X4)                          0.02       0.21 r
  U128/ZN (AOI21_X2)                       0.02       0.23 f
  U40/ZN (OAI221_X2)                       0.05       0.29 r
  aluCtrl[1] (out)                         0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U64/ZN (NAND2_X2)                        0.04       0.24 f
  U31/ZN (OAI211_X2)                       0.04       0.29 r
  aluCtrl[3] (out)                         0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U80/ZN (INV_X4)                          0.02       0.21 f
  U8/ZN (NOR4_X2)                          0.04       0.24 r
  U5/ZN (OR3_X2)                           0.04       0.29 r
  setInv (out)                             0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U97/ZN (NOR2_X2)                         0.06       0.16 r
  U80/ZN (INV_X4)                          0.02       0.19 f
  U110/ZN (OAI21_X2)                       0.04       0.23 r
  U76/ZN (INV_X4)                          0.02       0.24 f
  U31/ZN (OAI211_X2)                       0.04       0.29 r
  aluCtrl[3] (out)                         0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U15/ZN (AND4_X2)                         0.07       0.07 f
  U105/ZN (NOR3_X2)                        0.08       0.14 r
  U122/ZN (OAI21_X2)                       0.03       0.17 f
  U10/ZN (OAI211_X2)                       0.06       0.23 r
  U9/ZN (OR4_X2)                           0.06       0.28 r
  regWr (out)                              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U109/ZN (NAND3_X2)                       0.03       0.09 f
  U90/ZN (INV_X4)                          0.03       0.12 r
  U117/ZN (AOI211_X2)                      0.03       0.14 f
  U52/ZN (OAI22_X2)                        0.06       0.21 r
  U49/ZN (AOI221_X2)                       0.03       0.24 f
  U48/ZN (OAI221_X2)                       0.05       0.28 r
  aluCtrl[0] (out)                         0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  branch (out)                             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  branch (out)                             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U109/ZN (NAND3_X2)                       0.03       0.09 f
  U90/ZN (INV_X4)                          0.03       0.12 r
  U117/ZN (AOI211_X2)                      0.03       0.14 f
  U52/ZN (OAI22_X2)                        0.06       0.21 r
  U49/ZN (AOI221_X2)                       0.03       0.24 f
  U48/ZN (OAI221_X2)                       0.05       0.28 r
  aluCtrl[0] (out)                         0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U50/ZN (NOR4_X2)                         0.03       0.21 f
  U5/ZN (OR3_X2)                           0.08       0.28 f
  setInv (out)                             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.21 f
  U48/ZN (OAI221_X2)                       0.08       0.28 r
  aluCtrl[0] (out)                         0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U36/ZN (NAND2_X2)                        0.03       0.03 f
  U74/ZN (INV_X4)                          0.02       0.05 r
  U108/ZN (NOR3_X2)                        0.03       0.09 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.17 f
  U4/ZN (NOR4_X2)                          0.09       0.25 r
  U3/ZN (OAI22_X2)                         0.03       0.28 f
  signExt (out)                            0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U37/ZN (AND4_X2)                         0.09       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.21 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U17/ZN (NAND4_X2)                        0.04       0.28 r
  not_trap (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.15 f
  U28/ZN (NAND2_X2)                        0.05       0.20 r
  U4/ZN (NOR4_X2)                          0.03       0.23 f
  U3/ZN (OAI22_X2)                         0.05       0.28 r
  signExt (out)                            0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U64/ZN (NAND2_X2)                        0.05       0.24 r
  U48/ZN (OAI221_X2)                       0.04       0.28 f
  aluCtrl[0] (out)                         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U97/ZN (NOR2_X2)                         0.06       0.19 r
  U80/ZN (INV_X4)                          0.02       0.21 f
  U110/ZN (OAI21_X2)                       0.04       0.25 r
  U76/ZN (INV_X4)                          0.02       0.26 f
  U129/ZN (NAND3_X2)                       0.02       0.28 r
  aluCtrl[2] (out)                         0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U37/ZN (AND4_X2)                         0.07       0.21 r
  U108/ZN (NOR3_X2)                        0.04       0.25 f
  U129/ZN (NAND3_X2)                       0.03       0.28 r
  aluCtrl[2] (out)                         0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.21 f
  U48/ZN (OAI221_X2)                       0.08       0.28 r
  aluCtrl[0] (out)                         0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U37/ZN (AND4_X2)                         0.07       0.21 r
  U4/ZN (NOR4_X2)                          0.02       0.23 f
  U3/ZN (OAI22_X2)                         0.05       0.28 r
  signExt (out)                            0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U30/ZN (NAND4_X2)                        0.03       0.08 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U4/ZN (NOR4_X2)                          0.09       0.25 r
  U3/ZN (OAI22_X2)                         0.03       0.28 f
  signExt (out)                            0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U50/ZN (NOR4_X2)                         0.03       0.21 f
  U5/ZN (OR3_X2)                           0.08       0.28 f
  setInv (out)                             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U108/ZN (NOR3_X2)                        0.03       0.09 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U4/ZN (NOR4_X2)                          0.09       0.25 r
  U3/ZN (OAI22_X2)                         0.03       0.28 f
  signExt (out)                            0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U108/ZN (NOR3_X2)                        0.08       0.17 r
  U29/ZN (NAND4_X2)                        0.04       0.20 f
  U28/ZN (NAND2_X2)                        0.05       0.25 r
  U72/ZN (INV_X4)                          0.01       0.26 f
  U27/ZN (NAND2_X2)                        0.02       0.28 r
  aluSrc (out)                             0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.20 f
  U48/ZN (OAI221_X2)                       0.08       0.28 r
  aluCtrl[0] (out)                         0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U47/ZN (OR3_X2)                          0.06       0.15 f
  U46/ZN (NAND2_X2)                        0.03       0.18 r
  U45/ZN (AOI22_X2)                        0.02       0.20 f
  U40/ZN (OAI221_X2)                       0.08       0.28 r
  aluCtrl[1] (out)                         0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U108/ZN (NOR3_X2)                        0.03       0.17 f
  U29/ZN (NAND4_X2)                        0.05       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.25 f
  U72/ZN (INV_X4)                          0.02       0.27 r
  U27/ZN (NAND2_X2)                        0.01       0.28 f
  aluSrc (out)                             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U17/ZN (NAND4_X2)                        0.04       0.28 r
  not_trap (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U113/ZN (NOR3_X2)                        0.10       0.17 r
  U73/ZN (INV_X4)                          0.03       0.19 f
  U29/ZN (NAND4_X2)                        0.06       0.25 r
  U17/ZN (NAND4_X2)                        0.03       0.28 f
  not_trap (out)                           0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U47/ZN (OR3_X2)                          0.06       0.15 f
  U46/ZN (NAND2_X2)                        0.03       0.18 r
  U45/ZN (AOI22_X2)                        0.02       0.20 f
  U40/ZN (OAI221_X2)                       0.08       0.28 r
  aluCtrl[1] (out)                         0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U22/ZN (NAND2_X2)                        0.04       0.18 f
  U10/ZN (OAI211_X2)                       0.04       0.22 r
  U9/ZN (OR4_X2)                           0.06       0.28 r
  regWr (out)                              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U36/ZN (NAND2_X2)                        0.05       0.05 r
  U74/ZN (INV_X4)                          0.01       0.07 f
  U108/ZN (NOR3_X2)                        0.10       0.17 r
  U29/ZN (NAND4_X2)                        0.04       0.20 f
  U28/ZN (NAND2_X2)                        0.05       0.25 r
  U72/ZN (INV_X4)                          0.01       0.26 f
  U27/ZN (NAND2_X2)                        0.02       0.28 r
  aluSrc (out)                             0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U22/ZN (NAND2_X2)                        0.04       0.18 f
  U10/ZN (OAI211_X2)                       0.04       0.22 r
  U9/ZN (OR4_X2)                           0.06       0.28 r
  regWr (out)                              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  branch (out)                             0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U37/ZN (AND4_X2)                         0.07       0.21 r
  U108/ZN (NOR3_X2)                        0.04       0.25 f
  U17/ZN (NAND4_X2)                        0.03       0.28 r
  not_trap (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U30/ZN (NAND4_X2)                        0.03       0.08 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U4/ZN (NOR4_X2)                          0.09       0.25 r
  U3/ZN (OAI22_X2)                         0.03       0.28 f
  signExt (out)                            0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U64/ZN (NAND2_X2)                        0.04       0.24 f
  U31/ZN (OAI211_X2)                       0.04       0.28 r
  aluCtrl[3] (out)                         0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U116/ZN (NOR3_X2)                        0.04       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  branch (out)                             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U15/ZN (AND4_X2)                         0.05       0.06 r
  U105/ZN (NOR3_X2)                        0.03       0.09 f
  U122/ZN (OAI21_X2)                       0.04       0.13 r
  U10/ZN (OAI211_X2)                       0.03       0.16 f
  U9/ZN (OR4_X2)                           0.11       0.28 f
  regWr (out)                              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U37/ZN (AND4_X2)                         0.07       0.21 r
  U108/ZN (NOR3_X2)                        0.04       0.25 f
  U27/ZN (NAND2_X2)                        0.03       0.28 r
  aluSrc (out)                             0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.10 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U29/ZN (NAND4_X2)                        0.04       0.24 f
  U17/ZN (NAND4_X2)                        0.04       0.28 r
  not_trap (out)                           0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U80/ZN (INV_X4)                          0.03       0.17 r
  U50/ZN (NOR4_X2)                         0.03       0.20 f
  U5/ZN (OR3_X2)                           0.08       0.28 f
  setInv (out)                             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U64/ZN (NAND2_X2)                        0.05       0.24 r
  U31/ZN (OAI211_X2)                       0.03       0.28 f
  aluCtrl[3] (out)                         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.21 r
  U37/ZN (AND4_X2)                         0.07       0.28 r
  branch (out)                             0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.15 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U4/ZN (NOR4_X2)                          0.03       0.23 f
  U3/ZN (OAI22_X2)                         0.05       0.28 r
  signExt (out)                            0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U30/ZN (NAND4_X2)                        0.04       0.07 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U4/ZN (NOR4_X2)                          0.09       0.25 r
  U3/ZN (OAI22_X2)                         0.03       0.28 f
  signExt (out)                            0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U116/ZN (NOR3_X2)                        0.03       0.21 f
  U37/ZN (AND4_X2)                         0.07       0.28 f
  branch (out)                             0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U106/ZN (NOR2_X2)                        0.06       0.08 r
  U30/ZN (NAND4_X2)                        0.04       0.12 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U72/ZN (INV_X4)                          0.01       0.18 f
  U10/ZN (OAI211_X2)                       0.04       0.22 r
  U9/ZN (OR4_X2)                           0.06       0.28 r
  regWr (out)                              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U83/ZN (INV_X4)                          0.02       0.02 r
  U98/ZN (NOR2_X2)                         0.02       0.04 f
  U30/ZN (NAND4_X2)                        0.04       0.08 r
  U28/ZN (NAND2_X2)                        0.03       0.11 f
  U72/ZN (INV_X4)                          0.02       0.13 r
  U10/ZN (OAI211_X2)                       0.03       0.16 f
  U9/ZN (OR4_X2)                           0.11       0.28 f
  regWr (out)                              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U64/ZN (NAND2_X2)                        0.04       0.23 f
  U31/ZN (OAI211_X2)                       0.04       0.28 r
  aluCtrl[3] (out)                         0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U91/ZN (INV_X4)                          0.01       0.01 r
  U102/ZN (NOR2_X2)                        0.02       0.03 f
  U57/ZN (NAND2_X2)                        0.05       0.08 r
  U118/ZN (NOR2_X2)                        0.02       0.10 f
  U117/ZN (AOI211_X2)                      0.04       0.14 r
  U52/ZN (OAI22_X2)                        0.04       0.18 f
  U49/ZN (AOI221_X2)                       0.05       0.23 r
  U48/ZN (OAI221_X2)                       0.04       0.28 f
  aluCtrl[0] (out)                         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U92/ZN (INV_X4)                          0.01       0.01 f
  U109/ZN (NAND3_X2)                       0.04       0.05 r
  U90/ZN (INV_X4)                          0.02       0.07 f
  U117/ZN (AOI211_X2)                      0.08       0.14 r
  U52/ZN (OAI22_X2)                        0.04       0.18 f
  U49/ZN (AOI221_X2)                       0.05       0.23 r
  U48/ZN (OAI221_X2)                       0.04       0.28 f
  aluCtrl[0] (out)                         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.06       0.08 r
  U28/ZN (NAND2_X2)                        0.03       0.11 f
  U72/ZN (INV_X4)                          0.02       0.13 r
  U10/ZN (OAI211_X2)                       0.03       0.16 f
  U9/ZN (OR4_X2)                           0.11       0.28 f
  regWr (out)                              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U83/ZN (INV_X4)                          0.02       0.02 r
  U98/ZN (NOR2_X2)                         0.02       0.04 f
  U30/ZN (NAND4_X2)                        0.04       0.08 r
  U29/ZN (NAND4_X2)                        0.04       0.11 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U72/ZN (INV_X4)                          0.01       0.17 f
  U10/ZN (OAI211_X2)                       0.04       0.22 r
  U9/ZN (OR4_X2)                           0.06       0.28 r
  regWr (out)                              0.00       0.28 r
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U29/ZN (NAND4_X2)                        0.04       0.15 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U4/ZN (NOR4_X2)                          0.03       0.22 f
  U3/ZN (OAI22_X2)                         0.05       0.27 r
  signExt (out)                            0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U106/ZN (NOR2_X2)                        0.03       0.07 f
  U30/ZN (NAND4_X2)                        0.05       0.12 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U4/ZN (NOR4_X2)                          0.09       0.24 r
  U3/ZN (OAI22_X2)                         0.03       0.27 f
  signExt (out)                            0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U29/ZN (NAND4_X2)                        0.08       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.24 f
  U72/ZN (INV_X4)                          0.02       0.26 r
  U27/ZN (NAND2_X2)                        0.01       0.27 f
  aluSrc (out)                             0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U61/ZN (NAND2_X2)                        0.03       0.03 r
  U113/ZN (NOR3_X2)                        0.04       0.07 f
  U73/ZN (INV_X4)                          0.03       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.14 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U4/ZN (NOR4_X2)                          0.03       0.22 f
  U3/ZN (OAI22_X2)                         0.05       0.27 r
  signExt (out)                            0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U129/ZN (NAND3_X2)                       0.03       0.27 r
  aluCtrl[2] (out)                         0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U15/ZN (AND4_X2)                         0.06       0.06 f
  U105/ZN (NOR3_X2)                        0.08       0.13 r
  U122/ZN (OAI21_X2)                       0.03       0.16 f
  U10/ZN (OAI211_X2)                       0.06       0.22 r
  U9/ZN (OR4_X2)                           0.06       0.27 r
  regWr (out)                              0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.06       0.08 r
  U29/ZN (NAND4_X2)                        0.04       0.11 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U72/ZN (INV_X4)                          0.01       0.17 f
  U10/ZN (OAI211_X2)                       0.04       0.22 r
  U9/ZN (OR4_X2)                           0.06       0.27 r
  regWr (out)                              0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U64/ZN (NAND2_X2)                        0.04       0.23 f
  U31/ZN (OAI211_X2)                       0.04       0.27 r
  aluCtrl[3] (out)                         0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U108/ZN (NOR3_X2)                        0.03       0.16 f
  U29/ZN (NAND4_X2)                        0.05       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.24 f
  U72/ZN (INV_X4)                          0.02       0.26 r
  U27/ZN (NAND2_X2)                        0.01       0.27 f
  aluSrc (out)                             0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U4/ZN (NOR4_X2)                          0.04       0.24 r
  U3/ZN (OAI22_X2)                         0.03       0.27 f
  signExt (out)                            0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U4/ZN (NOR4_X2)                          0.02       0.22 f
  U3/ZN (OAI22_X2)                         0.05       0.27 r
  signExt (out)                            0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U98/ZN (NOR2_X2)                         0.02       0.02 f
  U62/ZN (NAND2_X2)                        0.06       0.07 r
  U96/ZN (OAI33_X1)                        0.07       0.14 f
  U75/ZN (INV_X4)                          0.03       0.17 r
  U126/ZN (OAI21_X2)                       0.02       0.19 f
  U5/ZN (OR3_X2)                           0.08       0.27 f
  setInv (out)                             0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U61/ZN (NAND2_X2)                        0.02       0.02 f
  U113/ZN (NOR3_X2)                        0.10       0.12 r
  U73/ZN (INV_X4)                          0.03       0.15 f
  U29/ZN (NAND4_X2)                        0.06       0.21 r
  U28/ZN (NAND2_X2)                        0.03       0.24 f
  U72/ZN (INV_X4)                          0.02       0.26 r
  U27/ZN (NAND2_X2)                        0.01       0.27 f
  aluSrc (out)                             0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U4/ZN (NOR4_X2)                          0.04       0.22 f
  U3/ZN (OAI22_X2)                         0.05       0.27 r
  signExt (out)                            0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U64/ZN (NAND2_X2)                        0.04       0.23 f
  U31/ZN (OAI211_X2)                       0.04       0.27 r
  aluCtrl[3] (out)                         0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U116/ZN (NOR3_X2)                        0.03       0.08 f
  U37/ZN (AND4_X2)                         0.07       0.15 f
  U108/ZN (NOR3_X2)                        0.10       0.25 r
  U129/ZN (NAND3_X2)                       0.02       0.27 f
  aluCtrl[2] (out)                         0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U64/ZN (NAND2_X2)                        0.04       0.19 f
  U48/ZN (OAI221_X2)                       0.08       0.27 r
  aluCtrl[0] (out)                         0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U64/ZN (NAND2_X2)                        0.05       0.23 r
  U48/ZN (OAI221_X2)                       0.04       0.27 f
  aluCtrl[0] (out)                         0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U106/ZN (NOR2_X2)                        0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.05       0.07 r
  U28/ZN (NAND2_X2)                        0.03       0.10 f
  U72/ZN (INV_X4)                          0.02       0.13 r
  U10/ZN (OAI211_X2)                       0.03       0.16 f
  U9/ZN (OR4_X2)                           0.11       0.27 f
  regWr (out)                              0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U30/ZN (NAND4_X2)                        0.06       0.07 r
  U28/ZN (NAND2_X2)                        0.03       0.10 f
  U72/ZN (INV_X4)                          0.02       0.13 r
  U10/ZN (OAI211_X2)                       0.03       0.16 f
  U9/ZN (OR4_X2)                           0.11       0.27 f
  regWr (out)                              0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.08       0.08 r
  U117/ZN (AOI211_X2)                      0.05       0.13 f
  U52/ZN (OAI22_X2)                        0.06       0.19 r
  U49/ZN (AOI221_X2)                       0.03       0.23 f
  U48/ZN (OAI221_X2)                       0.05       0.27 r
  aluCtrl[0] (out)                         0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  branch (out)                             0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U29/ZN (NAND4_X2)                        0.04       0.14 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U4/ZN (NOR4_X2)                          0.03       0.22 f
  U3/ZN (OAI22_X2)                         0.05       0.27 r
  signExt (out)                            0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U109/ZN (NAND3_X2)                       0.05       0.05 r
  U90/ZN (INV_X4)                          0.02       0.06 f
  U117/ZN (AOI211_X2)                      0.08       0.14 r
  U52/ZN (OAI22_X2)                        0.04       0.17 f
  U49/ZN (AOI221_X2)                       0.05       0.23 r
  U48/ZN (OAI221_X2)                       0.04       0.27 f
  aluCtrl[0] (out)                         0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U4/ZN (NOR4_X2)                          0.08       0.24 r
  U3/ZN (OAI22_X2)                         0.03       0.27 f
  signExt (out)                            0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U113/ZN (NOR3_X2)                        0.10       0.17 r
  U73/ZN (INV_X4)                          0.03       0.19 f
  U112/ZN (NOR2_X2)                        0.04       0.23 r
  U9/ZN (OR4_X2)                           0.04       0.27 r
  regWr (out)                              0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U129/ZN (NAND3_X2)                       0.03       0.27 r
  aluCtrl[2] (out)                         0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U106/ZN (NOR2_X2)                        0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.05       0.07 r
  U29/ZN (NAND4_X2)                        0.04       0.11 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U72/ZN (INV_X4)                          0.01       0.17 f
  U10/ZN (OAI211_X2)                       0.04       0.21 r
  U9/ZN (OR4_X2)                           0.06       0.27 r
  regWr (out)                              0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U30/ZN (NAND4_X2)                        0.06       0.07 r
  U29/ZN (NAND4_X2)                        0.04       0.11 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U72/ZN (INV_X4)                          0.01       0.17 f
  U10/ZN (OAI211_X2)                       0.04       0.21 r
  U9/ZN (OR4_X2)                           0.06       0.27 r
  regWr (out)                              0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U37/ZN (AND4_X2)                         0.08       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U129/ZN (NAND3_X2)                       0.03       0.27 r
  aluCtrl[2] (out)                         0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U17/ZN (NAND4_X2)                        0.03       0.27 r
  not_trap (out)                           0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U4/ZN (NOR4_X2)                          0.02       0.22 f
  U3/ZN (OAI22_X2)                         0.05       0.27 r
  signExt (out)                            0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U37/ZN (AND4_X2)                         0.08       0.20 r
  U4/ZN (NOR4_X2)                          0.02       0.22 f
  U3/ZN (OAI22_X2)                         0.05       0.27 r
  signExt (out)                            0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U80/ZN (INV_X4)                          0.02       0.17 f
  U110/ZN (OAI21_X2)                       0.04       0.21 r
  U76/ZN (INV_X4)                          0.02       0.23 f
  U31/ZN (OAI211_X2)                       0.04       0.27 r
  aluCtrl[3] (out)                         0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U116/ZN (NOR3_X2)                        0.03       0.08 f
  U37/ZN (AND4_X2)                         0.07       0.15 f
  U108/ZN (NOR3_X2)                        0.10       0.25 r
  U17/ZN (NAND4_X2)                        0.02       0.27 f
  not_trap (out)                           0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U80/ZN (INV_X4)                          0.02       0.17 f
  U110/ZN (OAI21_X2)                       0.04       0.21 r
  U76/ZN (INV_X4)                          0.02       0.23 f
  U31/ZN (OAI211_X2)                       0.04       0.27 r
  aluCtrl[3] (out)                         0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U4/ZN (NOR4_X2)                          0.04       0.24 r
  U3/ZN (OAI22_X2)                         0.03       0.27 f
  signExt (out)                            0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U27/ZN (NAND2_X2)                        0.03       0.27 r
  aluSrc (out)                             0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.20 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  branch (out)                             0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U23/ZN (AND2_X2)                         0.05       0.05 r
  U105/ZN (NOR3_X2)                        0.03       0.08 f
  U122/ZN (OAI21_X2)                       0.04       0.12 r
  U10/ZN (OAI211_X2)                       0.03       0.15 f
  U9/ZN (OR4_X2)                           0.11       0.27 f
  regWr (out)                              0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  U4/ZN (NOR4_X2)                          0.04       0.24 r
  U3/ZN (OAI22_X2)                         0.03       0.27 f
  signExt (out)                            0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U4/ZN (NOR4_X2)                          0.08       0.24 r
  U3/ZN (OAI22_X2)                         0.03       0.27 f
  signExt (out)                            0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.19 r
  U110/ZN (OAI21_X2)                       0.03       0.22 f
  U76/ZN (INV_X4)                          0.02       0.24 r
  U31/ZN (OAI211_X2)                       0.03       0.27 f
  aluCtrl[3] (out)                         0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U83/ZN (INV_X4)                          0.02       0.02 r
  U98/ZN (NOR2_X2)                         0.02       0.04 f
  U62/ZN (NAND2_X2)                        0.06       0.09 r
  U96/ZN (OAI33_X1)                        0.07       0.16 f
  U128/ZN (AOI21_X2)                       0.07       0.23 r
  U40/ZN (OAI221_X2)                       0.04       0.27 f
  aluCtrl[1] (out)                         0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U17/ZN (NAND4_X2)                        0.03       0.27 r
  not_trap (out)                           0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  U4/ZN (NOR4_X2)                          0.04       0.24 r
  U3/ZN (OAI22_X2)                         0.03       0.27 f
  signExt (out)                            0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U116/ZN (NOR3_X2)                        0.04       0.20 f
  U37/ZN (AND4_X2)                         0.07       0.27 f
  branch (out)                             0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U37/ZN (AND4_X2)                         0.08       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U17/ZN (NAND4_X2)                        0.03       0.27 r
  not_trap (out)                           0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U49/ZN (AOI221_X2)                       0.07       0.22 r
  U48/ZN (OAI221_X2)                       0.04       0.27 f
  aluCtrl[0] (out)                         0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U116/ZN (NOR3_X2)                        0.03       0.08 f
  U37/ZN (AND4_X2)                         0.07       0.15 f
  U108/ZN (NOR3_X2)                        0.10       0.25 r
  U27/ZN (NAND2_X2)                        0.02       0.27 f
  aluSrc (out)                             0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U64/ZN (NAND2_X2)                        0.05       0.23 r
  U31/ZN (OAI211_X2)                       0.03       0.27 f
  aluCtrl[3] (out)                         0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U29/ZN (NAND4_X2)                        0.08       0.20 r
  U28/ZN (NAND2_X2)                        0.03       0.23 f
  U72/ZN (INV_X4)                          0.02       0.25 r
  U27/ZN (NAND2_X2)                        0.01       0.27 f
  aluSrc (out)                             0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U116/ZN (NOR3_X2)                        0.06       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  branch (out)                             0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U102/ZN (NOR2_X2)                        0.02       0.02 f
  U57/ZN (NAND2_X2)                        0.05       0.07 r
  U118/ZN (NOR2_X2)                        0.02       0.09 f
  U117/ZN (AOI211_X2)                      0.04       0.13 r
  U52/ZN (OAI22_X2)                        0.04       0.17 f
  U49/ZN (AOI221_X2)                       0.05       0.22 r
  U48/ZN (OAI221_X2)                       0.04       0.27 f
  aluCtrl[0] (out)                         0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U130/ZN (AOI211_X2)                      0.04       0.22 f
  U129/ZN (NAND3_X2)                       0.04       0.27 r
  aluCtrl[2] (out)                         0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U27/ZN (NAND2_X2)                        0.03       0.27 r
  aluSrc (out)                             0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U57/ZN (NAND2_X2)                        0.03       0.03 r
  U97/ZN (NOR2_X2)                         0.03       0.06 f
  U42/ZN (NAND2_X2)                        0.04       0.10 r
  U96/ZN (OAI33_X1)                        0.06       0.16 f
  U128/ZN (AOI21_X2)                       0.07       0.23 r
  U40/ZN (OAI221_X2)                       0.04       0.27 f
  aluCtrl[1] (out)                         0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U116/ZN (NOR3_X2)                        0.05       0.19 r
  U37/ZN (AND4_X2)                         0.07       0.27 r
  branch (out)                             0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U37/ZN (AND4_X2)                         0.08       0.20 r
  U108/ZN (NOR3_X2)                        0.04       0.24 f
  U27/ZN (NAND2_X2)                        0.03       0.27 r
  aluSrc (out)                             0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U4/ZN (NOR4_X2)                          0.04       0.22 f
  U3/ZN (OAI22_X2)                         0.05       0.27 r
  signExt (out)                            0.00       0.27 r
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U110/ZN (OAI21_X2)                       0.03       0.21 f
  U76/ZN (INV_X4)                          0.02       0.24 r
  U31/ZN (OAI211_X2)                       0.03       0.27 f
  aluCtrl[3] (out)                         0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U23/ZN (AND2_X2)                         0.04       0.05 r
  U105/ZN (NOR3_X2)                        0.03       0.07 f
  U122/ZN (OAI21_X2)                       0.04       0.12 r
  U10/ZN (OAI211_X2)                       0.03       0.15 f
  U9/ZN (OR4_X2)                           0.11       0.27 f
  regWr (out)                              0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U49/ZN (AOI221_X2)                       0.07       0.22 r
  U48/ZN (OAI221_X2)                       0.04       0.26 f
  aluCtrl[0] (out)                         0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.18 r
  U130/ZN (AOI211_X2)                      0.04       0.22 f
  U129/ZN (NAND3_X2)                       0.04       0.26 r
  aluCtrl[2] (out)                         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U97/ZN (NOR2_X2)                         0.06       0.16 r
  U80/ZN (INV_X4)                          0.02       0.19 f
  U8/ZN (NOR4_X2)                          0.04       0.22 r
  U5/ZN (OR3_X2)                           0.04       0.26 r
  setInv (out)                             0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U96/ZN (OAI33_X1)                        0.17       0.17 r
  U128/ZN (AOI21_X2)                       0.04       0.21 f
  U40/ZN (OAI221_X2)                       0.05       0.26 r
  aluCtrl[1] (out)                         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.24 r
  U17/ZN (NAND4_X2)                        0.03       0.26 f
  not_trap (out)                           0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U64/ZN (NAND2_X2)                        0.04       0.17 f
  U77/ZN (INV_X4)                          0.02       0.19 r
  U128/ZN (AOI21_X2)                       0.02       0.21 f
  U40/ZN (OAI221_X2)                       0.05       0.26 r
  aluCtrl[1] (out)                         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U64/ZN (NAND2_X2)                        0.05       0.18 r
  U77/ZN (INV_X4)                          0.01       0.19 f
  U128/ZN (AOI21_X2)                       0.04       0.23 r
  U40/ZN (OAI221_X2)                       0.04       0.26 f
  aluCtrl[1] (out)                         0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U61/ZN (NAND2_X2)                        0.04       0.06 r
  U96/ZN (OAI33_X1)                        0.07       0.13 f
  U75/ZN (INV_X4)                          0.03       0.16 r
  U126/ZN (OAI21_X2)                       0.02       0.18 f
  U5/ZN (OR3_X2)                           0.08       0.26 f
  setInv (out)                             0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U49/ZN (AOI221_X2)                       0.03       0.22 f
  U48/ZN (OAI221_X2)                       0.05       0.26 r
  aluCtrl[0] (out)                         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.19 r
  U8/ZN (NOR4_X2)                          0.02       0.21 f
  U5/ZN (OR3_X2)                           0.06       0.26 f
  setInv (out)                             0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U36/ZN (NAND2_X2)                        0.06       0.07 r
  U74/ZN (INV_X4)                          0.01       0.08 f
  U108/ZN (NOR3_X2)                        0.10       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U17/ZN (NAND4_X2)                        0.04       0.26 r
  not_trap (out)                           0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U30/ZN (NAND4_X2)                        0.04       0.06 f
  U29/ZN (NAND4_X2)                        0.05       0.11 r
  U28/ZN (NAND2_X2)                        0.03       0.14 f
  U4/ZN (NOR4_X2)                          0.09       0.23 r
  U3/ZN (OAI22_X2)                         0.03       0.26 f
  signExt (out)                            0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U97/ZN (NOR2_X2)                         0.06       0.16 r
  U80/ZN (INV_X4)                          0.02       0.19 f
  U110/ZN (OAI21_X2)                       0.04       0.23 r
  U76/ZN (INV_X4)                          0.02       0.24 f
  U129/ZN (NAND3_X2)                       0.02       0.26 r
  aluCtrl[2] (out)                         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U4/ZN (NOR4_X2)                          0.08       0.23 r
  U3/ZN (OAI22_X2)                         0.03       0.26 f
  signExt (out)                            0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U17/ZN (NAND4_X2)                        0.03       0.26 f
  not_trap (out)                           0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.19 f
  U4/ZN (NOR4_X2)                          0.04       0.23 r
  U3/ZN (OAI22_X2)                         0.03       0.26 f
  signExt (out)                            0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U96/ZN (OAI33_X1)                        0.17       0.17 r
  U75/ZN (INV_X4)                          0.01       0.17 f
  U126/ZN (OAI21_X2)                       0.04       0.21 r
  U5/ZN (OR3_X2)                           0.05       0.26 r
  setInv (out)                             0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U17/ZN (NAND4_X2)                        0.03       0.26 f
  not_trap (out)                           0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U8/ZN (NOR4_X2)                          0.02       0.21 f
  U5/ZN (OR3_X2)                           0.06       0.26 f
  setInv (out)                             0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U17/ZN (NAND4_X2)                        0.04       0.26 r
  not_trap (out)                           0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U23/ZN (AND2_X2)                         0.05       0.05 f
  U105/ZN (NOR3_X2)                        0.07       0.12 r
  U122/ZN (OAI21_X2)                       0.03       0.15 f
  U10/ZN (OAI211_X2)                       0.06       0.20 r
  U9/ZN (OR4_X2)                           0.06       0.26 r
  regWr (out)                              0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U37/ZN (AND4_X2)                         0.08       0.11 r
  U108/ZN (NOR3_X2)                        0.04       0.15 f
  U29/ZN (NAND4_X2)                        0.05       0.19 r
  U28/ZN (NAND2_X2)                        0.03       0.22 f
  U72/ZN (INV_X4)                          0.02       0.25 r
  U27/ZN (NAND2_X2)                        0.01       0.26 f
  aluSrc (out)                             0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U4/ZN (NOR4_X2)                          0.08       0.23 r
  U3/ZN (OAI22_X2)                         0.03       0.26 f
  signExt (out)                            0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U111/ZN (NOR3_X2)                        0.04       0.15 f
  U130/ZN (AOI211_X2)                      0.08       0.24 r
  U129/ZN (NAND3_X2)                       0.02       0.26 f
  aluCtrl[2] (out)                         0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U130/ZN (AOI211_X2)                      0.03       0.22 f
  U129/ZN (NAND3_X2)                       0.04       0.26 r
  aluCtrl[2] (out)                         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U110/ZN (OAI21_X2)                       0.03       0.21 f
  U76/ZN (INV_X4)                          0.02       0.23 r
  U31/ZN (OAI211_X2)                       0.03       0.26 f
  aluCtrl[3] (out)                         0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U113/ZN (NOR3_X2)                        0.03       0.03 f
  U73/ZN (INV_X4)                          0.03       0.06 r
  U29/ZN (NAND4_X2)                        0.04       0.10 f
  U28/ZN (NAND2_X2)                        0.05       0.14 r
  U72/ZN (INV_X4)                          0.01       0.16 f
  U10/ZN (OAI211_X2)                       0.04       0.20 r
  U9/ZN (OR4_X2)                           0.06       0.26 r
  regWr (out)                              0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U64/ZN (NAND2_X2)                        0.05       0.17 r
  U77/ZN (INV_X4)                          0.01       0.19 f
  U128/ZN (AOI21_X2)                       0.04       0.22 r
  U40/ZN (OAI221_X2)                       0.04       0.26 f
  aluCtrl[1] (out)                         0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U111/ZN (NOR3_X2)                        0.08       0.17 r
  U130/ZN (AOI211_X2)                      0.04       0.22 f
  U129/ZN (NAND3_X2)                       0.04       0.26 r
  aluCtrl[2] (out)                         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U49/ZN (AOI221_X2)                       0.07       0.22 r
  U48/ZN (OAI221_X2)                       0.04       0.26 f
  aluCtrl[0] (out)                         0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U106/ZN (NOR2_X2)                        0.06       0.06 r
  U30/ZN (NAND4_X2)                        0.04       0.10 f
  U28/ZN (NAND2_X2)                        0.05       0.14 r
  U72/ZN (INV_X4)                          0.01       0.16 f
  U10/ZN (OAI211_X2)                       0.04       0.20 r
  U9/ZN (OR4_X2)                           0.06       0.26 r
  regWr (out)                              0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U81/ZN (INV_X4)                          0.01       0.13 f
  U64/ZN (NAND2_X2)                        0.05       0.17 r
  U77/ZN (INV_X4)                          0.01       0.18 f
  U128/ZN (AOI21_X2)                       0.04       0.22 r
  U40/ZN (OAI221_X2)                       0.04       0.26 f
  aluCtrl[1] (out)                         0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U113/ZN (NOR3_X2)                        0.10       0.17 r
  U4/ZN (NOR4_X2)                          0.04       0.21 f
  U3/ZN (OAI22_X2)                         0.05       0.26 r
  signExt (out)                            0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U80/ZN (INV_X4)                          0.02       0.16 f
  U110/ZN (OAI21_X2)                       0.04       0.20 r
  U76/ZN (INV_X4)                          0.02       0.21 f
  U31/ZN (OAI211_X2)                       0.04       0.26 r
  aluCtrl[3] (out)                         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U64/ZN (NAND2_X2)                        0.05       0.22 r
  U48/ZN (OAI221_X2)                       0.04       0.26 f
  aluCtrl[0] (out)                         0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U80/ZN (INV_X4)                          0.02       0.16 f
  U110/ZN (OAI21_X2)                       0.04       0.20 r
  U76/ZN (INV_X4)                          0.02       0.21 f
  U31/ZN (OAI211_X2)                       0.04       0.26 r
  aluCtrl[3] (out)                         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U29/ZN (NAND4_X2)                        0.04       0.22 f
  U17/ZN (NAND4_X2)                        0.04       0.26 r
  not_trap (out)                           0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U64/ZN (NAND2_X2)                        0.05       0.22 r
  U48/ZN (OAI221_X2)                       0.04       0.26 f
  aluCtrl[0] (out)                         0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U62/ZN (NAND2_X2)                        0.06       0.06 r
  U96/ZN (OAI33_X1)                        0.07       0.12 f
  U75/ZN (INV_X4)                          0.03       0.15 r
  U126/ZN (OAI21_X2)                       0.02       0.17 f
  U5/ZN (OR3_X2)                           0.08       0.26 f
  setInv (out)                             0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U4/ZN (NOR4_X2)                          0.08       0.23 r
  U3/ZN (OAI22_X2)                         0.03       0.26 f
  signExt (out)                            0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U110/ZN (OAI21_X2)                       0.03       0.20 f
  U76/ZN (INV_X4)                          0.02       0.23 r
  U31/ZN (OAI211_X2)                       0.03       0.26 f
  aluCtrl[3] (out)                         0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U98/ZN (NOR2_X2)                         0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.04       0.06 r
  U28/ZN (NAND2_X2)                        0.03       0.09 f
  U72/ZN (INV_X4)                          0.02       0.11 r
  U10/ZN (OAI211_X2)                       0.03       0.14 f
  U9/ZN (OR4_X2)                           0.11       0.26 f
  regWr (out)                              0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U96/ZN (OAI33_X1)                        0.16       0.16 r
  U128/ZN (AOI21_X2)                       0.04       0.20 f
  U40/ZN (OAI221_X2)                       0.05       0.26 r
  aluCtrl[1] (out)                         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U49/ZN (AOI221_X2)                       0.03       0.21 f
  U48/ZN (OAI221_X2)                       0.05       0.26 r
  aluCtrl[0] (out)                         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U116/ZN (NOR3_X2)                        0.03       0.19 f
  U37/ZN (AND4_X2)                         0.07       0.26 f
  branch (out)                             0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U49/ZN (AOI221_X2)                       0.07       0.21 r
  U48/ZN (OAI221_X2)                       0.04       0.26 f
  aluCtrl[0] (out)                         0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U113/ZN (NOR3_X2)                        0.02       0.02 f
  U73/ZN (INV_X4)                          0.03       0.06 r
  U29/ZN (NAND4_X2)                        0.04       0.09 f
  U28/ZN (NAND2_X2)                        0.05       0.14 r
  U72/ZN (INV_X4)                          0.01       0.15 f
  U10/ZN (OAI211_X2)                       0.04       0.20 r
  U9/ZN (OR4_X2)                           0.06       0.25 r
  regWr (out)                              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U98/ZN (NOR2_X2)                         0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.04       0.06 r
  U29/ZN (NAND4_X2)                        0.04       0.09 f
  U28/ZN (NAND2_X2)                        0.05       0.14 r
  U72/ZN (INV_X4)                          0.01       0.15 f
  U10/ZN (OAI211_X2)                       0.04       0.20 r
  U9/ZN (OR4_X2)                           0.06       0.25 r
  regWr (out)                              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U111/ZN (NOR3_X2)                        0.06       0.08 r
  U116/ZN (NOR3_X2)                        0.04       0.11 f
  U37/ZN (AND4_X2)                         0.07       0.18 f
  U4/ZN (NOR4_X2)                          0.04       0.22 r
  U3/ZN (OAI22_X2)                         0.03       0.25 f
  signExt (out)                            0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U8/ZN (NOR4_X2)                          0.02       0.20 f
  U5/ZN (OR3_X2)                           0.06       0.25 f
  setInv (out)                             0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U37/ZN (AND4_X2)                         0.08       0.14 r
  U108/ZN (NOR3_X2)                        0.04       0.18 f
  U29/ZN (NAND4_X2)                        0.05       0.23 r
  U17/ZN (NAND4_X2)                        0.03       0.25 f
  not_trap (out)                           0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.19 r
  U110/ZN (OAI21_X2)                       0.03       0.22 f
  U76/ZN (INV_X4)                          0.02       0.24 r
  U129/ZN (NAND3_X2)                       0.01       0.25 f
  aluCtrl[2] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U113/ZN (NOR3_X2)                        0.10       0.17 r
  U130/ZN (AOI211_X2)                      0.04       0.21 f
  U129/ZN (NAND3_X2)                       0.04       0.25 r
  aluCtrl[2] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U64/ZN (NAND2_X2)                        0.04       0.16 f
  U77/ZN (INV_X4)                          0.02       0.18 r
  U128/ZN (AOI21_X2)                       0.02       0.20 f
  U40/ZN (OAI221_X2)                       0.05       0.25 r
  aluCtrl[1] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U96/ZN (OAI33_X1)                        0.16       0.16 r
  U75/ZN (INV_X4)                          0.01       0.16 f
  U126/ZN (OAI21_X2)                       0.04       0.21 r
  U5/ZN (OR3_X2)                           0.05       0.25 r
  setInv (out)                             0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U103/ZN (NOR3_X2)                        0.03       0.03 f
  U117/ZN (AOI211_X2)                      0.09       0.12 r
  U52/ZN (OAI22_X2)                        0.04       0.16 f
  U49/ZN (AOI221_X2)                       0.05       0.21 r
  U48/ZN (OAI221_X2)                       0.04       0.25 f
  aluCtrl[0] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U57/ZN (NAND2_X2)                        0.03       0.03 r
  U97/ZN (NOR2_X2)                         0.03       0.06 f
  U80/ZN (INV_X4)                          0.03       0.09 r
  U50/ZN (NOR4_X2)                         0.03       0.12 f
  U49/ZN (AOI221_X2)                       0.09       0.21 r
  U48/ZN (OAI221_X2)                       0.04       0.25 f
  aluCtrl[0] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U80/ZN (INV_X4)                          0.03       0.17 r
  U110/ZN (OAI21_X2)                       0.03       0.20 f
  U76/ZN (INV_X4)                          0.02       0.23 r
  U31/ZN (OAI211_X2)                       0.03       0.25 f
  aluCtrl[3] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U23/ZN (AND2_X2)                         0.05       0.05 f
  U105/ZN (NOR3_X2)                        0.07       0.11 r
  U122/ZN (OAI21_X2)                       0.03       0.14 f
  U10/ZN (OAI211_X2)                       0.06       0.19 r
  U9/ZN (OR4_X2)                           0.06       0.25 r
  regWr (out)                              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U61/ZN (NAND2_X2)                        0.04       0.06 r
  U113/ZN (NOR3_X2)                        0.04       0.10 f
  U73/ZN (INV_X4)                          0.03       0.14 r
  U29/ZN (NAND4_X2)                        0.04       0.18 f
  U28/ZN (NAND2_X2)                        0.05       0.22 r
  U72/ZN (INV_X4)                          0.01       0.24 f
  U27/ZN (NAND2_X2)                        0.02       0.25 r
  aluSrc (out)                             0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.10       0.10 r
  U122/ZN (OAI21_X2)                       0.04       0.14 f
  U10/ZN (OAI211_X2)                       0.06       0.19 r
  U9/ZN (OR4_X2)                           0.06       0.25 r
  regWr (out)                              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U49/ZN (AOI221_X2)                       0.07       0.21 r
  U48/ZN (OAI221_X2)                       0.04       0.25 f
  aluCtrl[0] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U103/ZN (NOR3_X2)                        0.03       0.03 f
  U117/ZN (AOI211_X2)                      0.09       0.12 r
  U52/ZN (OAI22_X2)                        0.04       0.15 f
  U49/ZN (AOI221_X2)                       0.05       0.21 r
  U48/ZN (OAI221_X2)                       0.04       0.25 f
  aluCtrl[0] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.21 f
  U31/ZN (OAI211_X2)                       0.04       0.25 r
  aluCtrl[3] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U64/ZN (NAND2_X2)                        0.05       0.22 r
  U31/ZN (OAI211_X2)                       0.03       0.25 f
  aluCtrl[3] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U8/ZN (NOR4_X2)                          0.02       0.20 f
  U5/ZN (OR3_X2)                           0.06       0.25 f
  setInv (out)                             0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U110/ZN (OAI21_X2)                       0.03       0.21 f
  U76/ZN (INV_X4)                          0.02       0.24 r
  U129/ZN (NAND3_X2)                       0.01       0.25 f
  aluCtrl[2] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U130/ZN (AOI211_X2)                      0.03       0.21 f
  U129/ZN (NAND3_X2)                       0.04       0.25 r
  aluCtrl[2] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[1] (in)                      0.00       0.00 r
  U42/ZN (NAND2_X2)                        0.01       0.01 f
  U96/ZN (OAI33_X1)                        0.14       0.15 r
  U128/ZN (AOI21_X2)                       0.04       0.20 f
  U40/ZN (OAI221_X2)                       0.05       0.25 r
  aluCtrl[1] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U64/ZN (NAND2_X2)                        0.05       0.22 r
  U31/ZN (OAI211_X2)                       0.03       0.25 f
  aluCtrl[3] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U64/ZN (NAND2_X2)                        0.04       0.16 f
  U77/ZN (INV_X4)                          0.02       0.18 r
  U128/ZN (AOI21_X2)                       0.02       0.20 f
  U40/ZN (OAI221_X2)                       0.05       0.25 r
  aluCtrl[1] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U64/ZN (NAND2_X2)                        0.05       0.21 r
  U48/ZN (OAI221_X2)                       0.04       0.25 f
  aluCtrl[0] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U64/ZN (NAND2_X2)                        0.04       0.17 f
  U48/ZN (OAI221_X2)                       0.08       0.25 r
  aluCtrl[0] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U37/ZN (AND4_X2)                         0.08       0.18 r
  U108/ZN (NOR3_X2)                        0.04       0.22 f
  U129/ZN (NAND3_X2)                       0.03       0.25 r
  aluCtrl[2] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U37/ZN (AND4_X2)                         0.09       0.18 f
  U4/ZN (NOR4_X2)                          0.04       0.22 r
  U3/ZN (OAI22_X2)                         0.03       0.25 f
  signExt (out)                            0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U108/ZN (NOR3_X2)                        0.08       0.14 r
  U29/ZN (NAND4_X2)                        0.04       0.17 f
  U28/ZN (NAND2_X2)                        0.05       0.22 r
  U72/ZN (INV_X4)                          0.01       0.23 f
  U27/ZN (NAND2_X2)                        0.02       0.25 r
  aluSrc (out)                             0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.21 f
  U31/ZN (OAI211_X2)                       0.04       0.25 r
  aluCtrl[3] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U37/ZN (AND4_X2)                         0.08       0.18 r
  U4/ZN (NOR4_X2)                          0.02       0.20 f
  U3/ZN (OAI22_X2)                         0.05       0.25 r
  signExt (out)                            0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U108/ZN (NOR3_X2)                        0.03       0.14 f
  U29/ZN (NAND4_X2)                        0.05       0.18 r
  U28/ZN (NAND2_X2)                        0.03       0.21 f
  U72/ZN (INV_X4)                          0.02       0.24 r
  U27/ZN (NAND2_X2)                        0.01       0.25 f
  aluSrc (out)                             0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U57/ZN (NAND2_X2)                        0.02       0.02 f
  U97/ZN (NOR2_X2)                         0.05       0.07 r
  U80/ZN (INV_X4)                          0.02       0.09 f
  U50/ZN (NOR4_X2)                         0.08       0.16 r
  U49/ZN (AOI221_X2)                       0.04       0.20 f
  U48/ZN (OAI221_X2)                       0.05       0.25 r
  aluCtrl[0] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[1] (in)                      0.00       0.00 r
  U42/ZN (NAND2_X2)                        0.01       0.01 f
  U96/ZN (OAI33_X1)                        0.14       0.15 r
  U75/ZN (INV_X4)                          0.01       0.16 f
  U126/ZN (OAI21_X2)                       0.04       0.20 r
  U5/ZN (OR3_X2)                           0.05       0.25 r
  setInv (out)                             0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U61/ZN (NAND2_X2)                        0.02       0.02 f
  U96/ZN (OAI33_X1)                        0.13       0.15 r
  U128/ZN (AOI21_X2)                       0.04       0.20 f
  U40/ZN (OAI221_X2)                       0.05       0.25 r
  aluCtrl[1] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U80/ZN (INV_X4)                          0.02       0.17 f
  U8/ZN (NOR4_X2)                          0.04       0.21 r
  U5/ZN (OR3_X2)                           0.04       0.25 r
  setInv (out)                             0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.21 f
  U31/ZN (OAI211_X2)                       0.04       0.25 r
  aluCtrl[3] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U80/ZN (INV_X4)                          0.02       0.17 f
  U8/ZN (NOR4_X2)                          0.04       0.21 r
  U5/ZN (OR3_X2)                           0.04       0.25 r
  setInv (out)                             0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U80/ZN (INV_X4)                          0.03       0.17 r
  U8/ZN (NOR4_X2)                          0.02       0.19 f
  U5/ZN (OR3_X2)                           0.06       0.25 f
  setInv (out)                             0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U103/ZN (NOR3_X2)                        0.03       0.03 f
  U117/ZN (AOI211_X2)                      0.09       0.11 r
  U52/ZN (OAI22_X2)                        0.04       0.15 f
  U49/ZN (AOI221_X2)                       0.05       0.21 r
  U48/ZN (OAI221_X2)                       0.04       0.25 f
  aluCtrl[0] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U80/ZN (INV_X4)                          0.02       0.17 f
  U110/ZN (OAI21_X2)                       0.04       0.21 r
  U76/ZN (INV_X4)                          0.02       0.23 f
  U129/ZN (NAND3_X2)                       0.02       0.25 r
  aluCtrl[2] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U98/ZN (NOR2_X2)                         0.02       0.02 f
  U62/ZN (NAND2_X2)                        0.06       0.07 r
  U96/ZN (OAI33_X1)                        0.07       0.14 f
  U128/ZN (AOI21_X2)                       0.07       0.21 r
  U40/ZN (OAI221_X2)                       0.04       0.25 f
  aluCtrl[1] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U97/ZN (NOR2_X2)                         0.06       0.15 r
  U80/ZN (INV_X4)                          0.02       0.17 f
  U110/ZN (OAI21_X2)                       0.04       0.21 r
  U76/ZN (INV_X4)                          0.02       0.23 f
  U129/ZN (NAND3_X2)                       0.02       0.25 r
  aluCtrl[2] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U61/ZN (NAND2_X2)                        0.02       0.02 f
  U96/ZN (OAI33_X1)                        0.13       0.15 r
  U75/ZN (INV_X4)                          0.01       0.16 f
  U126/ZN (OAI21_X2)                       0.04       0.20 r
  U5/ZN (OR3_X2)                           0.05       0.25 r
  setInv (out)                             0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U64/ZN (NAND2_X2)                        0.04       0.20 f
  U31/ZN (OAI211_X2)                       0.04       0.25 r
  aluCtrl[3] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U111/ZN (NOR3_X2)                        0.08       0.16 r
  U130/ZN (AOI211_X2)                      0.04       0.20 f
  U129/ZN (NAND3_X2)                       0.04       0.25 r
  aluCtrl[2] (out)                         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U108/ZN (NOR3_X2)                        0.08       0.17 r
  U29/ZN (NAND4_X2)                        0.04       0.20 f
  U17/ZN (NAND4_X2)                        0.04       0.25 r
  not_trap (out)                           0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U37/ZN (AND4_X2)                         0.08       0.18 r
  U108/ZN (NOR3_X2)                        0.04       0.22 f
  U17/ZN (NAND4_X2)                        0.03       0.25 r
  not_trap (out)                           0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U36/ZN (NAND2_X2)                        0.05       0.05 r
  U74/ZN (INV_X4)                          0.01       0.07 f
  U108/ZN (NOR3_X2)                        0.10       0.17 r
  U29/ZN (NAND4_X2)                        0.04       0.20 f
  U17/ZN (NAND4_X2)                        0.04       0.25 r
  not_trap (out)                           0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.10       0.10 r
  U122/ZN (OAI21_X2)                       0.04       0.13 f
  U10/ZN (OAI211_X2)                       0.06       0.19 r
  U9/ZN (OR4_X2)                           0.06       0.25 r
  regWr (out)                              0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U106/ZN (NOR2_X2)                        0.06       0.08 r
  U30/ZN (NAND4_X2)                        0.04       0.12 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U4/ZN (NOR4_X2)                          0.03       0.20 f
  U3/ZN (OAI22_X2)                         0.05       0.25 r
  signExt (out)                            0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U29/ZN (NAND4_X2)                        0.08       0.18 r
  U28/ZN (NAND2_X2)                        0.03       0.21 f
  U72/ZN (INV_X4)                          0.02       0.23 r
  U27/ZN (NAND2_X2)                        0.01       0.25 f
  aluSrc (out)                             0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U125/ZN (OAI21_X2)                       0.03       0.22 f
  U12/ZN (NAND2_X2)                        0.03       0.25 r
  regDst (out)                             0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U22/ZN (NAND2_X2)                        0.04       0.22 f
  U12/ZN (NAND2_X2)                        0.02       0.25 r
  regDst (out)                             0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U97/ZN (NOR2_X2)                         0.04       0.15 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U110/ZN (OAI21_X2)                       0.03       0.21 f
  U76/ZN (INV_X4)                          0.02       0.23 r
  U129/ZN (NAND3_X2)                       0.01       0.25 f
  aluCtrl[2] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U37/ZN (AND4_X2)                         0.08       0.18 r
  U108/ZN (NOR3_X2)                        0.04       0.22 f
  U27/ZN (NAND2_X2)                        0.03       0.25 r
  aluSrc (out)                             0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U64/ZN (NAND2_X2)                        0.05       0.21 r
  U31/ZN (OAI211_X2)                       0.03       0.25 f
  aluCtrl[3] (out)                         0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U81/ZN (INV_X4)                          0.02       0.12 r
  U64/ZN (NAND2_X2)                        0.03       0.15 f
  U77/ZN (INV_X4)                          0.02       0.17 r
  U128/ZN (AOI21_X2)                       0.02       0.19 f
  U40/ZN (OAI221_X2)                       0.05       0.24 r
  aluCtrl[1] (out)                         0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  branch (out)                             0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U111/ZN (NOR3_X2)                        0.06       0.08 r
  U116/ZN (NOR3_X2)                        0.04       0.11 f
  U64/ZN (NAND2_X2)                        0.05       0.16 r
  U77/ZN (INV_X4)                          0.01       0.17 f
  U128/ZN (AOI21_X2)                       0.04       0.21 r
  U40/ZN (OAI221_X2)                       0.04       0.24 f
  aluCtrl[1] (out)                         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U83/ZN (INV_X4)                          0.02       0.02 r
  U98/ZN (NOR2_X2)                         0.02       0.04 f
  U30/ZN (NAND4_X2)                        0.04       0.08 r
  U29/ZN (NAND4_X2)                        0.04       0.11 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U4/ZN (NOR4_X2)                          0.03       0.19 f
  U3/ZN (OAI22_X2)                         0.05       0.24 r
  signExt (out)                            0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U4/ZN (NOR4_X2)                          0.04       0.19 f
  U3/ZN (OAI22_X2)                         0.05       0.24 r
  signExt (out)                            0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U64/ZN (NAND2_X2)                        0.05       0.20 r
  U48/ZN (OAI221_X2)                       0.04       0.24 f
  aluCtrl[0] (out)                         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.06       0.08 r
  U29/ZN (NAND4_X2)                        0.04       0.11 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U4/ZN (NOR4_X2)                          0.03       0.19 f
  U3/ZN (OAI22_X2)                         0.05       0.24 r
  signExt (out)                            0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U81/ZN (INV_X4)                          0.02       0.12 r
  U64/ZN (NAND2_X2)                        0.03       0.15 f
  U77/ZN (INV_X4)                          0.02       0.17 r
  U128/ZN (AOI21_X2)                       0.02       0.19 f
  U40/ZN (OAI221_X2)                       0.05       0.24 r
  aluCtrl[1] (out)                         0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  branch (out)                             0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U80/ZN (INV_X4)                          0.03       0.18 r
  U110/ZN (OAI21_X2)                       0.03       0.20 f
  U76/ZN (INV_X4)                          0.02       0.23 r
  U129/ZN (NAND3_X2)                       0.01       0.24 f
  aluCtrl[2] (out)                         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U101/ZN (NOR3_X2)                        0.03       0.07 f
  U127/ZN (AOI21_X2)                       0.06       0.13 r
  U126/ZN (OAI21_X2)                       0.03       0.16 f
  U5/ZN (OR3_X2)                           0.08       0.24 f
  setInv (out)                             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U113/ZN (NOR3_X2)                        0.09       0.09 r
  U73/ZN (INV_X4)                          0.03       0.11 f
  U29/ZN (NAND4_X2)                        0.06       0.17 r
  U28/ZN (NAND2_X2)                        0.03       0.21 f
  U72/ZN (INV_X4)                          0.02       0.23 r
  U27/ZN (NAND2_X2)                        0.01       0.24 f
  aluSrc (out)                             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U116/ZN (NOR3_X2)                        0.07       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  branch (out)                             0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U30/ZN (NAND4_X2)                        0.03       0.08 f
  U28/ZN (NAND2_X2)                        0.05       0.13 r
  U72/ZN (INV_X4)                          0.01       0.14 f
  U10/ZN (OAI211_X2)                       0.04       0.18 r
  U9/ZN (OR4_X2)                           0.06       0.24 r
  regWr (out)                              0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U91/ZN (INV_X4)                          0.01       0.01 r
  U102/ZN (NOR2_X2)                        0.02       0.03 f
  U57/ZN (NAND2_X2)                        0.05       0.08 r
  U97/ZN (NOR2_X2)                         0.03       0.10 f
  U80/ZN (INV_X4)                          0.03       0.14 r
  U50/ZN (NOR4_X2)                         0.03       0.16 f
  U5/ZN (OR3_X2)                           0.08       0.24 f
  setInv (out)                             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U64/ZN (NAND2_X2)                        0.04       0.16 f
  U48/ZN (OAI221_X2)                       0.08       0.24 r
  aluCtrl[0] (out)                         0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U108/ZN (NOR3_X2)                        0.03       0.17 f
  U29/ZN (NAND4_X2)                        0.05       0.21 r
  U17/ZN (NAND4_X2)                        0.03       0.24 f
  not_trap (out)                           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  branch (out)                             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.17 f
  U37/ZN (AND4_X2)                         0.07       0.24 f
  branch (out)                             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U62/ZN (NAND2_X2)                        0.03       0.03 f
  U96/ZN (OAI33_X1)                        0.11       0.14 r
  U128/ZN (AOI21_X2)                       0.04       0.19 f
  U40/ZN (OAI221_X2)                       0.05       0.24 r
  aluCtrl[1] (out)                         0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U113/ZN (NOR3_X2)                        0.10       0.17 r
  U73/ZN (INV_X4)                          0.03       0.19 f
  U17/ZN (NAND4_X2)                        0.05       0.24 r
  not_trap (out)                           0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U106/ZN (NOR2_X2)                        0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.05       0.07 r
  U29/ZN (NAND4_X2)                        0.04       0.11 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U4/ZN (NOR4_X2)                          0.03       0.19 f
  U3/ZN (OAI22_X2)                         0.05       0.24 r
  signExt (out)                            0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U30/ZN (NAND4_X2)                        0.06       0.07 r
  U29/ZN (NAND4_X2)                        0.04       0.11 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U4/ZN (NOR4_X2)                          0.03       0.19 f
  U3/ZN (OAI22_X2)                         0.05       0.24 r
  signExt (out)                            0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U116/ZN (NOR3_X2)                        0.06       0.17 r
  U37/ZN (AND4_X2)                         0.07       0.24 r
  branch (out)                             0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U23/ZN (AND2_X2)                         0.05       0.05 f
  U22/ZN (NAND2_X2)                        0.04       0.10 r
  U10/ZN (OAI211_X2)                       0.03       0.12 f
  U9/ZN (OR4_X2)                           0.11       0.24 f
  regWr (out)                              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U97/ZN (NOR2_X2)                         0.04       0.14 f
  U80/ZN (INV_X4)                          0.03       0.17 r
  U110/ZN (OAI21_X2)                       0.03       0.20 f
  U76/ZN (INV_X4)                          0.02       0.23 r
  U129/ZN (NAND3_X2)                       0.01       0.24 f
  aluCtrl[2] (out)                         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U130/ZN (AOI211_X2)                      0.06       0.21 r
  U129/ZN (NAND3_X2)                       0.02       0.24 f
  aluCtrl[2] (out)                         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U106/ZN (NOR2_X2)                        0.03       0.07 f
  U30/ZN (NAND4_X2)                        0.05       0.12 r
  U29/ZN (NAND4_X2)                        0.04       0.16 f
  U28/ZN (NAND2_X2)                        0.05       0.21 r
  U72/ZN (INV_X4)                          0.01       0.22 f
  U27/ZN (NAND2_X2)                        0.02       0.24 r
  aluSrc (out)                             0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U111/ZN (NOR3_X2)                        0.04       0.13 f
  U130/ZN (AOI211_X2)                      0.08       0.21 r
  U129/ZN (NAND3_X2)                       0.02       0.24 f
  aluCtrl[2] (out)                         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: fp (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U79/ZN (INV_X4)                          0.06       0.19 r
  U22/ZN (NAND2_X2)                        0.04       0.22 f
  U78/ZN (INV_X4)                          0.02       0.24 r
  fp (out)                                 0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U64/ZN (NAND2_X2)                        0.04       0.19 f
  U31/ZN (OAI211_X2)                       0.04       0.24 r
  aluCtrl[3] (out)                         0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.10       0.10 r
  U88/ZN (INV_X4)                          0.01       0.11 f
  U46/ZN (NAND2_X2)                        0.03       0.14 r
  U45/ZN (AOI22_X2)                        0.02       0.16 f
  U40/ZN (OAI221_X2)                       0.08       0.24 r
  aluCtrl[1] (out)                         0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U64/ZN (NAND2_X2)                        0.04       0.16 f
  U48/ZN (OAI221_X2)                       0.08       0.24 r
  aluCtrl[0] (out)                         0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U30/ZN (NAND4_X2)                        0.03       0.08 f
  U28/ZN (NAND2_X2)                        0.05       0.12 r
  U72/ZN (INV_X4)                          0.01       0.14 f
  U10/ZN (OAI211_X2)                       0.04       0.18 r
  U9/ZN (OR4_X2)                           0.06       0.24 r
  regWr (out)                              0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U62/ZN (NAND2_X2)                        0.03       0.03 f
  U96/ZN (OAI33_X1)                        0.11       0.14 r
  U75/ZN (INV_X4)                          0.01       0.15 f
  U126/ZN (OAI21_X2)                       0.04       0.19 r
  U5/ZN (OR3_X2)                           0.05       0.24 r
  setInv (out)                             0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U125/ZN (OAI21_X2)                       0.03       0.21 f
  U12/ZN (NAND2_X2)                        0.03       0.24 r
  regDst (out)                             0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U22/ZN (NAND2_X2)                        0.04       0.22 f
  U12/ZN (NAND2_X2)                        0.02       0.24 r
  regDst (out)                             0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U61/ZN (NAND2_X2)                        0.04       0.06 r
  U96/ZN (OAI33_X1)                        0.07       0.13 f
  U128/ZN (AOI21_X2)                       0.07       0.20 r
  U40/ZN (OAI221_X2)                       0.04       0.24 f
  aluCtrl[1] (out)                         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U64/ZN (NAND2_X2)                        0.05       0.20 r
  U31/ZN (OAI211_X2)                       0.03       0.24 f
  aluCtrl[3] (out)                         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U81/ZN (INV_X4)                          0.01       0.10 f
  U64/ZN (NAND2_X2)                        0.05       0.15 r
  U77/ZN (INV_X4)                          0.01       0.16 f
  U128/ZN (AOI21_X2)                       0.04       0.20 r
  U40/ZN (OAI221_X2)                       0.04       0.24 f
  aluCtrl[1] (out)                         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U81/ZN (INV_X4)                          0.02       0.12 r
  U64/ZN (NAND2_X2)                        0.03       0.15 f
  U77/ZN (INV_X4)                          0.02       0.17 r
  U128/ZN (AOI21_X2)                       0.02       0.18 f
  U40/ZN (OAI221_X2)                       0.05       0.24 r
  aluCtrl[1] (out)                         0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U92/ZN (INV_X4)                          0.01       0.01 r
  U109/ZN (NAND3_X2)                       0.03       0.04 f
  U90/ZN (INV_X4)                          0.03       0.07 r
  U117/ZN (AOI211_X2)                      0.03       0.09 f
  U52/ZN (OAI22_X2)                        0.06       0.16 r
  U49/ZN (AOI221_X2)                       0.03       0.19 f
  U48/ZN (OAI221_X2)                       0.05       0.24 r
  aluCtrl[0] (out)                         0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U80/ZN (INV_X4)                          0.02       0.16 f
  U8/ZN (NOR4_X2)                          0.04       0.19 r
  U5/ZN (OR3_X2)                           0.04       0.24 r
  setInv (out)                             0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U80/ZN (INV_X4)                          0.02       0.16 f
  U8/ZN (NOR4_X2)                          0.04       0.19 r
  U5/ZN (OR3_X2)                           0.04       0.24 r
  setInv (out)                             0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U130/ZN (AOI211_X2)                      0.06       0.21 r
  U129/ZN (NAND3_X2)                       0.02       0.24 f
  aluCtrl[2] (out)                         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U30/ZN (NAND4_X2)                        0.04       0.07 f
  U28/ZN (NAND2_X2)                        0.05       0.12 r
  U72/ZN (INV_X4)                          0.01       0.14 f
  U10/ZN (OAI211_X2)                       0.04       0.18 r
  U9/ZN (OR4_X2)                           0.06       0.24 r
  regWr (out)                              0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U106/ZN (NOR2_X2)                        0.06       0.08 r
  U30/ZN (NAND4_X2)                        0.04       0.12 f
  U29/ZN (NAND4_X2)                        0.05       0.17 r
  U28/ZN (NAND2_X2)                        0.03       0.20 f
  U72/ZN (INV_X4)                          0.02       0.22 r
  U27/ZN (NAND2_X2)                        0.01       0.23 f
  aluSrc (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U80/ZN (INV_X4)                          0.02       0.16 f
  U110/ZN (OAI21_X2)                       0.04       0.20 r
  U76/ZN (INV_X4)                          0.02       0.21 f
  U129/ZN (NAND3_X2)                       0.02       0.23 r
  aluCtrl[2] (out)                         0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U57/ZN (NAND2_X2)                        0.03       0.09 f
  U97/ZN (NOR2_X2)                         0.05       0.14 r
  U80/ZN (INV_X4)                          0.02       0.16 f
  U110/ZN (OAI21_X2)                       0.04       0.20 r
  U76/ZN (INV_X4)                          0.02       0.21 f
  U129/ZN (NAND3_X2)                       0.02       0.23 r
  aluCtrl[2] (out)                         0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.16 f
  U28/ZN (NAND2_X2)                        0.05       0.20 r
  U72/ZN (INV_X4)                          0.01       0.22 f
  U27/ZN (NAND2_X2)                        0.02       0.23 r
  aluSrc (out)                             0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U49/ZN (AOI221_X2)                       0.03       0.19 f
  U48/ZN (OAI221_X2)                       0.05       0.23 r
  aluCtrl[0] (out)                         0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  branch (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U29/ZN (NAND4_X2)                        0.08       0.21 r
  U17/ZN (NAND4_X2)                        0.03       0.23 f
  not_trap (out)                           0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U57/ZN (NAND2_X2)                        0.03       0.03 r
  U118/ZN (NOR2_X2)                        0.02       0.06 f
  U117/ZN (AOI211_X2)                      0.04       0.10 r
  U52/ZN (OAI22_X2)                        0.04       0.14 f
  U49/ZN (AOI221_X2)                       0.05       0.19 r
  U48/ZN (OAI221_X2)                       0.04       0.23 f
  aluCtrl[0] (out)                         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U108/ZN (NOR3_X2)                        0.03       0.16 f
  U29/ZN (NAND4_X2)                        0.05       0.21 r
  U17/ZN (NAND4_X2)                        0.03       0.23 f
  not_trap (out)                           0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U61/ZN (NAND2_X2)                        0.03       0.03 r
  U96/ZN (OAI33_X1)                        0.07       0.10 f
  U75/ZN (INV_X4)                          0.03       0.12 r
  U126/ZN (OAI21_X2)                       0.02       0.15 f
  U5/ZN (OR3_X2)                           0.08       0.23 f
  setInv (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U61/ZN (NAND2_X2)                        0.02       0.02 f
  U113/ZN (NOR3_X2)                        0.10       0.12 r
  U73/ZN (INV_X4)                          0.03       0.15 f
  U29/ZN (NAND4_X2)                        0.06       0.21 r
  U17/ZN (NAND4_X2)                        0.03       0.23 f
  not_trap (out)                           0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U49/ZN (AOI221_X2)                       0.09       0.19 r
  U48/ZN (OAI221_X2)                       0.04       0.23 f
  aluCtrl[0] (out)                         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U103/ZN (NOR3_X2)                        0.03       0.03 f
  U122/ZN (OAI21_X2)                       0.05       0.08 r
  U10/ZN (OAI211_X2)                       0.03       0.12 f
  U9/ZN (OR4_X2)                           0.11       0.23 f
  regWr (out)                              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U23/ZN (AND2_X2)                         0.05       0.05 f
  U22/ZN (NAND2_X2)                        0.04       0.09 r
  U10/ZN (OAI211_X2)                       0.03       0.12 f
  U9/ZN (OR4_X2)                           0.11       0.23 f
  regWr (out)                              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.15 f
  U28/ZN (NAND2_X2)                        0.05       0.20 r
  U72/ZN (INV_X4)                          0.01       0.21 f
  U27/ZN (NAND2_X2)                        0.02       0.23 r
  aluSrc (out)                             0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U81/ZN (INV_X4)                          0.02       0.12 r
  U64/ZN (NAND2_X2)                        0.03       0.15 f
  U48/ZN (OAI221_X2)                       0.08       0.23 r
  aluCtrl[0] (out)                         0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.10       0.10 r
  U88/ZN (INV_X4)                          0.01       0.11 f
  U46/ZN (NAND2_X2)                        0.03       0.13 r
  U45/ZN (AOI22_X2)                        0.02       0.15 f
  U40/ZN (OAI221_X2)                       0.08       0.23 r
  aluCtrl[1] (out)                         0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U102/ZN (NOR2_X2)                        0.02       0.02 f
  U57/ZN (NAND2_X2)                        0.05       0.07 r
  U97/ZN (NOR2_X2)                         0.03       0.09 f
  U80/ZN (INV_X4)                          0.03       0.13 r
  U50/ZN (NOR4_X2)                         0.03       0.15 f
  U5/ZN (OR3_X2)                           0.08       0.23 f
  setInv (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U116/ZN (NOR3_X2)                        0.07       0.16 r
  U37/ZN (AND4_X2)                         0.07       0.23 r
  branch (out)                             0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U62/ZN (NAND2_X2)                        0.06       0.06 r
  U96/ZN (OAI33_X1)                        0.07       0.12 f
  U128/ZN (AOI21_X2)                       0.07       0.19 r
  U40/ZN (OAI221_X2)                       0.04       0.23 f
  aluCtrl[1] (out)                         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: fp (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U79/ZN (INV_X4)                          0.06       0.18 r
  U22/ZN (NAND2_X2)                        0.04       0.22 f
  U78/ZN (INV_X4)                          0.02       0.23 r
  fp (out)                                 0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U103/ZN (NOR3_X2)                        0.03       0.03 f
  U122/ZN (OAI21_X2)                       0.05       0.08 r
  U10/ZN (OAI211_X2)                       0.03       0.12 f
  U9/ZN (OR4_X2)                           0.11       0.23 f
  regWr (out)                              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U29/ZN (NAND4_X2)                        0.08       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U72/ZN (INV_X4)                          0.02       0.22 r
  U27/ZN (NAND2_X2)                        0.01       0.23 f
  aluSrc (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U106/ZN (NOR2_X2)                        0.03       0.07 f
  U127/ZN (AOI21_X2)                       0.05       0.12 r
  U126/ZN (OAI21_X2)                       0.03       0.15 f
  U5/ZN (OR3_X2)                           0.08       0.23 f
  setInv (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U37/ZN (AND4_X2)                         0.09       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.21 r
  U129/ZN (NAND3_X2)                       0.02       0.23 f
  aluCtrl[2] (out)                         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U130/ZN (AOI211_X2)                      0.03       0.19 f
  U129/ZN (NAND3_X2)                       0.04       0.23 r
  aluCtrl[2] (out)                         0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: link (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U113/ZN (NOR3_X2)                        0.10       0.17 r
  U73/ZN (INV_X4)                          0.03       0.19 f
  U112/ZN (NOR2_X2)                        0.04       0.23 r
  link (out)                               0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U29/ZN (NAND4_X2)                        0.08       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U72/ZN (INV_X4)                          0.02       0.22 r
  U27/ZN (NAND2_X2)                        0.01       0.23 f
  aluSrc (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U49/ZN (AOI221_X2)                       0.09       0.19 r
  U48/ZN (OAI221_X2)                       0.04       0.23 f
  aluCtrl[0] (out)                         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U130/ZN (AOI211_X2)                      0.06       0.21 r
  U129/ZN (NAND3_X2)                       0.02       0.23 f
  aluCtrl[2] (out)                         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.08       0.08 r
  U122/ZN (OAI21_X2)                       0.04       0.12 f
  U10/ZN (OAI211_X2)                       0.06       0.17 r
  U9/ZN (OR4_X2)                           0.06       0.23 r
  regWr (out)                              0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U57/ZN (NAND2_X2)                        0.02       0.02 f
  U118/ZN (NOR2_X2)                        0.04       0.06 r
  U117/ZN (AOI211_X2)                      0.03       0.09 f
  U52/ZN (OAI22_X2)                        0.06       0.15 r
  U49/ZN (AOI221_X2)                       0.03       0.18 f
  U48/ZN (OAI221_X2)                       0.05       0.23 r
  aluCtrl[0] (out)                         0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U81/ZN (INV_X4)                          0.02       0.12 r
  U64/ZN (NAND2_X2)                        0.03       0.15 f
  U48/ZN (OAI221_X2)                       0.08       0.23 r
  aluCtrl[0] (out)                         0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U22/ZN (NAND2_X2)                        0.06       0.21 r
  U12/ZN (NAND2_X2)                        0.02       0.23 f
  regDst (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U4/ZN (NOR4_X2)                          0.04       0.18 f
  U3/ZN (OAI22_X2)                         0.05       0.23 r
  signExt (out)                            0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U4/ZN (NOR4_X2)                          0.04       0.18 f
  U3/ZN (OAI22_X2)                         0.05       0.23 r
  signExt (out)                            0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U83/ZN (INV_X4)                          0.02       0.02 r
  U98/ZN (NOR2_X2)                         0.02       0.04 f
  U30/ZN (NAND4_X2)                        0.04       0.08 r
  U28/ZN (NAND2_X2)                        0.03       0.11 f
  U4/ZN (NOR4_X2)                          0.09       0.20 r
  U3/ZN (OAI22_X2)                         0.03       0.23 f
  signExt (out)                            0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U113/ZN (NOR3_X2)                        0.03       0.03 f
  U73/ZN (INV_X4)                          0.03       0.06 r
  U29/ZN (NAND4_X2)                        0.04       0.10 f
  U28/ZN (NAND2_X2)                        0.05       0.14 r
  U4/ZN (NOR4_X2)                          0.03       0.18 f
  U3/ZN (OAI22_X2)                         0.05       0.23 r
  signExt (out)                            0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U103/ZN (NOR3_X2)                        0.03       0.03 f
  U105/ZN (NOR3_X2)                        0.05       0.09 r
  U122/ZN (OAI21_X2)                       0.03       0.11 f
  U10/ZN (OAI211_X2)                       0.06       0.17 r
  U9/ZN (OR4_X2)                           0.06       0.23 r
  regWr (out)                              0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U129/ZN (NAND3_X2)                       0.02       0.23 f
  aluCtrl[2] (out)                         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U130/ZN (AOI211_X2)                      0.06       0.20 r
  U129/ZN (NAND3_X2)                       0.02       0.23 f
  aluCtrl[2] (out)                         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U106/ZN (NOR2_X2)                        0.06       0.06 r
  U30/ZN (NAND4_X2)                        0.04       0.10 f
  U28/ZN (NAND2_X2)                        0.05       0.14 r
  U4/ZN (NOR4_X2)                          0.03       0.18 f
  U3/ZN (OAI22_X2)                         0.05       0.23 r
  signExt (out)                            0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U37/ZN (AND4_X2)                         0.09       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.21 r
  U17/ZN (NAND4_X2)                        0.02       0.23 f
  not_trap (out)                           0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U22/ZN (NAND2_X2)                        0.06       0.21 r
  U12/ZN (NAND2_X2)                        0.02       0.23 f
  regDst (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.06       0.08 r
  U28/ZN (NAND2_X2)                        0.03       0.11 f
  U4/ZN (NOR4_X2)                          0.09       0.20 r
  U3/ZN (OAI22_X2)                         0.03       0.23 f
  signExt (out)                            0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U103/ZN (NOR3_X2)                        0.03       0.03 f
  U122/ZN (OAI21_X2)                       0.05       0.08 r
  U10/ZN (OAI211_X2)                       0.03       0.11 f
  U9/ZN (OR4_X2)                           0.11       0.23 f
  regWr (out)                              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U116/ZN (NOR3_X2)                        0.03       0.16 f
  U37/ZN (AND4_X2)                         0.07       0.23 f
  branch (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U29/ZN (NAND4_X2)                        0.08       0.20 r
  U17/ZN (NAND4_X2)                        0.03       0.23 f
  not_trap (out)                           0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U129/ZN (NAND3_X2)                       0.03       0.23 r
  aluCtrl[2] (out)                         0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.15 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U72/ZN (INV_X4)                          0.01       0.21 f
  U27/ZN (NAND2_X2)                        0.02       0.23 r
  aluSrc (out)                             0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U113/ZN (NOR3_X2)                        0.07       0.07 r
  U73/ZN (INV_X4)                          0.03       0.10 f
  U29/ZN (NAND4_X2)                        0.06       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U72/ZN (INV_X4)                          0.02       0.21 r
  U27/ZN (NAND2_X2)                        0.01       0.23 f
  aluSrc (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U103/ZN (NOR3_X2)                        0.03       0.03 f
  U105/ZN (NOR3_X2)                        0.05       0.09 r
  U122/ZN (OAI21_X2)                       0.03       0.11 f
  U10/ZN (OAI211_X2)                       0.06       0.17 r
  U9/ZN (OR4_X2)                           0.06       0.23 r
  regWr (out)                              0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U83/ZN (INV_X4)                          0.02       0.02 r
  U36/ZN (NAND2_X2)                        0.04       0.06 f
  U74/ZN (INV_X4)                          0.02       0.08 r
  U108/ZN (NOR3_X2)                        0.03       0.11 f
  U29/ZN (NAND4_X2)                        0.05       0.16 r
  U28/ZN (NAND2_X2)                        0.03       0.19 f
  U72/ZN (INV_X4)                          0.02       0.21 r
  U27/ZN (NAND2_X2)                        0.01       0.23 f
  aluSrc (out)                             0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U4/ZN (NOR4_X2)                          0.02       0.17 f
  U3/ZN (OAI22_X2)                         0.05       0.23 r
  signExt (out)                            0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[1] (in)                      0.00       0.00 r
  U104/ZN (NOR2_X2)                        0.01       0.01 f
  U15/ZN (AND4_X2)                         0.08       0.09 f
  U105/ZN (NOR3_X2)                        0.08       0.17 r
  U125/ZN (OAI21_X2)                       0.03       0.20 f
  U12/ZN (NAND2_X2)                        0.03       0.23 r
  regDst (out)                             0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U81/ZN (INV_X4)                          0.02       0.11 r
  U64/ZN (NAND2_X2)                        0.03       0.13 f
  U77/ZN (INV_X4)                          0.02       0.15 r
  U128/ZN (AOI21_X2)                       0.02       0.17 f
  U40/ZN (OAI221_X2)                       0.05       0.23 r
  aluCtrl[1] (out)                         0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U91/ZN (INV_X4)                          0.01       0.01 r
  U102/ZN (NOR2_X2)                        0.02       0.03 f
  U57/ZN (NAND2_X2)                        0.05       0.08 r
  U47/ZN (OR3_X2)                          0.05       0.12 r
  U46/ZN (NAND2_X2)                        0.02       0.14 f
  U45/ZN (AOI22_X2)                        0.04       0.18 r
  U40/ZN (OAI221_X2)                       0.04       0.22 f
  aluCtrl[1] (out)                         0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.10 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U129/ZN (NAND3_X2)                       0.02       0.22 f
  aluCtrl[2] (out)                         0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U129/ZN (NAND3_X2)                       0.03       0.22 r
  aluCtrl[2] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U17/ZN (NAND4_X2)                        0.02       0.22 f
  not_trap (out)                           0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U93/ZN (INV_X4)                          0.01       0.01 f
  U47/ZN (OR3_X2)                          0.08       0.09 f
  U46/ZN (NAND2_X2)                        0.03       0.13 r
  U45/ZN (AOI22_X2)                        0.02       0.15 f
  U40/ZN (OAI221_X2)                       0.08       0.22 r
  aluCtrl[1] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U37/ZN (AND4_X2)                         0.09       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.21 r
  U27/ZN (NAND2_X2)                        0.02       0.22 f
  aluSrc (out)                             0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U81/ZN (INV_X4)                          0.02       0.12 r
  U64/ZN (NAND2_X2)                        0.03       0.15 f
  U48/ZN (OAI221_X2)                       0.08       0.22 r
  aluCtrl[0] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U130/ZN (AOI211_X2)                      0.06       0.20 r
  U129/ZN (NAND3_X2)                       0.02       0.22 f
  aluCtrl[2] (out)                         0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U104/ZN (NOR2_X2)                        0.01       0.01 f
  U15/ZN (AND4_X2)                         0.08       0.09 f
  U105/ZN (NOR3_X2)                        0.08       0.17 r
  U125/ZN (OAI21_X2)                       0.03       0.20 f
  U12/ZN (NAND2_X2)                        0.03       0.22 r
  regDst (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U113/ZN (NOR3_X2)                        0.02       0.02 f
  U73/ZN (INV_X4)                          0.03       0.06 r
  U29/ZN (NAND4_X2)                        0.04       0.09 f
  U28/ZN (NAND2_X2)                        0.05       0.14 r
  U4/ZN (NOR4_X2)                          0.03       0.17 f
  U3/ZN (OAI22_X2)                         0.05       0.22 r
  signExt (out)                            0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U4/ZN (NOR4_X2)                          0.02       0.17 f
  U3/ZN (OAI22_X2)                         0.05       0.22 r
  signExt (out)                            0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U98/ZN (NOR2_X2)                         0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.04       0.06 r
  U29/ZN (NAND4_X2)                        0.04       0.09 f
  U28/ZN (NAND2_X2)                        0.05       0.14 r
  U4/ZN (NOR4_X2)                          0.03       0.17 f
  U3/ZN (OAI22_X2)                         0.05       0.22 r
  signExt (out)                            0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U106/ZN (NOR2_X2)                        0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.05       0.07 r
  U28/ZN (NAND2_X2)                        0.03       0.10 f
  U4/ZN (NOR4_X2)                          0.09       0.19 r
  U3/ZN (OAI22_X2)                         0.03       0.22 f
  signExt (out)                            0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U30/ZN (NAND4_X2)                        0.06       0.07 r
  U28/ZN (NAND2_X2)                        0.03       0.10 f
  U4/ZN (NOR4_X2)                          0.09       0.19 r
  U3/ZN (OAI22_X2)                         0.03       0.22 f
  signExt (out)                            0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U129/ZN (NAND3_X2)                       0.03       0.22 r
  aluCtrl[2] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U29/ZN (NAND4_X2)                        0.04       0.15 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U72/ZN (INV_X4)                          0.01       0.21 f
  U27/ZN (NAND2_X2)                        0.02       0.22 r
  aluSrc (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U116/ZN (NOR3_X2)                        0.03       0.08 f
  U37/ZN (AND4_X2)                         0.07       0.15 f
  U4/ZN (NOR4_X2)                          0.04       0.19 r
  U3/ZN (OAI22_X2)                         0.03       0.22 f
  signExt (out)                            0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U61/ZN (NAND2_X2)                        0.02       0.02 f
  U113/ZN (NOR3_X2)                        0.10       0.12 r
  U73/ZN (INV_X4)                          0.03       0.15 f
  U112/ZN (NOR2_X2)                        0.04       0.18 r
  U9/ZN (OR4_X2)                           0.04       0.22 r
  regWr (out)                              0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U4/ZN (NOR4_X2)                          0.02       0.17 f
  U3/ZN (OAI22_X2)                         0.05       0.22 r
  signExt (out)                            0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U17/ZN (NAND4_X2)                        0.03       0.22 r
  not_trap (out)                           0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U109/ZN (NAND3_X2)                       0.03       0.03 f
  U90/ZN (INV_X4)                          0.03       0.05 r
  U117/ZN (AOI211_X2)                      0.03       0.08 f
  U52/ZN (OAI22_X2)                        0.06       0.14 r
  U49/ZN (AOI221_X2)                       0.03       0.18 f
  U48/ZN (OAI221_X2)                       0.05       0.22 r
  aluCtrl[0] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U61/ZN (NAND2_X2)                        0.03       0.03 r
  U113/ZN (NOR3_X2)                        0.04       0.07 f
  U73/ZN (INV_X4)                          0.03       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.14 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U72/ZN (INV_X4)                          0.01       0.20 f
  U27/ZN (NAND2_X2)                        0.02       0.22 r
  aluSrc (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: fp (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U22/ZN (NAND2_X2)                        0.06       0.21 r
  U78/ZN (INV_X4)                          0.01       0.22 f
  fp (out)                                 0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U103/ZN (NOR3_X2)                        0.03       0.03 f
  U105/ZN (NOR3_X2)                        0.05       0.08 r
  U122/ZN (OAI21_X2)                       0.03       0.11 f
  U10/ZN (OAI211_X2)                       0.06       0.16 r
  U9/ZN (OR4_X2)                           0.06       0.22 r
  regWr (out)                              0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.10 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U17/ZN (NAND4_X2)                        0.02       0.22 f
  not_trap (out)                           0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U30/ZN (NAND4_X2)                        0.04       0.06 f
  U28/ZN (NAND2_X2)                        0.05       0.11 r
  U72/ZN (INV_X4)                          0.01       0.12 f
  U10/ZN (OAI211_X2)                       0.04       0.16 r
  U9/ZN (OR4_X2)                           0.06       0.22 r
  regWr (out)                              0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.11 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U27/ZN (NAND2_X2)                        0.02       0.22 f
  aluSrc (out)                             0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U27/ZN (NAND2_X2)                        0.03       0.22 r
  aluSrc (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U17/ZN (NAND4_X2)                        0.03       0.22 r
  not_trap (out)                           0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: jr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U61/ZN (NAND2_X2)                        0.03       0.07 f
  U113/ZN (NOR3_X2)                        0.10       0.17 r
  U73/ZN (INV_X4)                          0.03       0.19 f
  U121/ZN (NOR2_X2)                        0.03       0.22 r
  jr (out)                                 0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U22/ZN (NAND2_X2)                        0.06       0.21 r
  U12/ZN (NAND2_X2)                        0.02       0.22 f
  regDst (out)                             0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U29/ZN (NAND4_X2)                        0.04       0.14 f
  U28/ZN (NAND2_X2)                        0.05       0.19 r
  U72/ZN (INV_X4)                          0.01       0.20 f
  U27/ZN (NAND2_X2)                        0.02       0.22 r
  aluSrc (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U107/ZN (NAND3_X2)                       0.04       0.09 f
  U52/ZN (OAI22_X2)                        0.05       0.14 r
  U49/ZN (AOI221_X2)                       0.03       0.17 f
  U48/ZN (OAI221_X2)                       0.05       0.22 r
  aluCtrl[0] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U17/ZN (NAND4_X2)                        0.03       0.22 r
  not_trap (out)                           0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U107/ZN (NAND3_X2)                       0.04       0.09 f
  U52/ZN (OAI22_X2)                        0.05       0.14 r
  U49/ZN (AOI221_X2)                       0.03       0.17 f
  U48/ZN (OAI221_X2)                       0.05       0.22 r
  aluCtrl[0] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[0] (in)                      0.00       0.00 f
  U15/ZN (AND4_X2)                         0.09       0.09 f
  U105/ZN (NOR3_X2)                        0.08       0.16 r
  U125/ZN (OAI21_X2)                       0.03       0.19 f
  U12/ZN (NAND2_X2)                        0.03       0.22 r
  regDst (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: fp (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U22/ZN (NAND2_X2)                        0.06       0.21 r
  U78/ZN (INV_X4)                          0.01       0.22 f
  fp (out)                                 0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U102/ZN (NOR2_X2)                        0.06       0.06 r
  U109/ZN (NAND3_X2)                       0.03       0.09 f
  U90/ZN (INV_X4)                          0.03       0.12 r
  U45/ZN (AOI22_X2)                        0.03       0.14 f
  U40/ZN (OAI221_X2)                       0.08       0.22 r
  aluCtrl[1] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U37/ZN (AND4_X2)                         0.08       0.11 r
  U108/ZN (NOR3_X2)                        0.04       0.15 f
  U29/ZN (NAND4_X2)                        0.05       0.19 r
  U17/ZN (NAND4_X2)                        0.03       0.22 f
  not_trap (out)                           0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U27/ZN (NAND2_X2)                        0.03       0.22 r
  aluSrc (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U49/ZN (AOI221_X2)                       0.03       0.17 f
  U48/ZN (OAI221_X2)                       0.05       0.22 r
  aluCtrl[0] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[5] (in)                      0.00       0.00 r
  U91/ZN (INV_X4)                          0.01       0.01 f
  U102/ZN (NOR2_X2)                        0.05       0.06 r
  U109/ZN (NAND3_X2)                       0.03       0.09 f
  U90/ZN (INV_X4)                          0.03       0.12 r
  U45/ZN (AOI22_X2)                        0.03       0.14 f
  U40/ZN (OAI221_X2)                       0.08       0.22 r
  aluCtrl[1] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.16 f
  U125/ZN (OAI21_X2)                       0.05       0.20 r
  U12/ZN (NAND2_X2)                        0.02       0.22 f
  regDst (out)                             0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U49/ZN (AOI221_X2)                       0.09       0.18 r
  U48/ZN (OAI221_X2)                       0.04       0.22 f
  aluCtrl[0] (out)                         0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U49/ZN (AOI221_X2)                       0.03       0.17 f
  U48/ZN (OAI221_X2)                       0.05       0.22 r
  aluCtrl[0] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U95/ZN (INV_X4)                          0.01       0.01 f
  U47/ZN (OR3_X2)                          0.08       0.09 f
  U46/ZN (NAND2_X2)                        0.03       0.12 r
  U45/ZN (AOI22_X2)                        0.02       0.14 f
  U40/ZN (OAI221_X2)                       0.08       0.22 r
  aluCtrl[1] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U64/ZN (NAND2_X2)                        0.05       0.18 r
  U48/ZN (OAI221_X2)                       0.04       0.22 f
  aluCtrl[0] (out)                         0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U37/ZN (AND4_X2)                         0.08       0.10 f
  U108/ZN (NOR3_X2)                        0.10       0.20 r
  U27/ZN (NAND2_X2)                        0.02       0.22 f
  aluSrc (out)                             0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U49/ZN (AOI221_X2)                       0.04       0.17 f
  U48/ZN (OAI221_X2)                       0.05       0.22 r
  aluCtrl[0] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U37/ZN (AND4_X2)                         0.08       0.15 r
  U108/ZN (NOR3_X2)                        0.04       0.19 f
  U27/ZN (NAND2_X2)                        0.03       0.22 r
  aluSrc (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U61/ZN (NAND2_X2)                        0.04       0.06 r
  U113/ZN (NOR3_X2)                        0.04       0.10 f
  U73/ZN (INV_X4)                          0.03       0.14 r
  U112/ZN (NOR2_X2)                        0.02       0.16 f
  U9/ZN (OR4_X2)                           0.06       0.22 f
  regWr (out)                              0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U101/ZN (NOR3_X2)                        0.07       0.09 r
  U127/ZN (AOI21_X2)                       0.03       0.12 f
  U126/ZN (OAI21_X2)                       0.05       0.17 r
  U5/ZN (OR3_X2)                           0.05       0.22 r
  setInv (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U61/ZN (NAND2_X2)                        0.04       0.06 r
  U113/ZN (NOR3_X2)                        0.04       0.10 f
  U73/ZN (INV_X4)                          0.03       0.14 r
  U29/ZN (NAND4_X2)                        0.04       0.18 f
  U17/ZN (NAND4_X2)                        0.04       0.22 r
  not_trap (out)                           0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U22/ZN (NAND2_X2)                        0.06       0.20 r
  U12/ZN (NAND2_X2)                        0.02       0.22 f
  regDst (out)                             0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U125/ZN (OAI21_X2)                       0.05       0.20 r
  U12/ZN (NAND2_X2)                        0.02       0.22 f
  regDst (out)                             0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U37/ZN (AND4_X2)                         0.08       0.14 r
  U108/ZN (NOR3_X2)                        0.04       0.18 f
  U129/ZN (NAND3_X2)                       0.03       0.22 r
  aluCtrl[2] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U96/ZN (OAI33_X1)                        0.12       0.12 r
  U128/ZN (AOI21_X2)                       0.04       0.16 f
  U40/ZN (OAI221_X2)                       0.05       0.22 r
  aluCtrl[1] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U106/ZN (NOR2_X2)                        0.06       0.06 r
  U30/ZN (NAND4_X2)                        0.04       0.10 f
  U29/ZN (NAND4_X2)                        0.05       0.15 r
  U28/ZN (NAND2_X2)                        0.03       0.18 f
  U72/ZN (INV_X4)                          0.02       0.20 r
  U27/ZN (NAND2_X2)                        0.01       0.22 f
  aluSrc (out)                             0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U125/ZN (OAI21_X2)                       0.03       0.19 f
  U12/ZN (NAND2_X2)                        0.03       0.22 r
  regDst (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U22/ZN (NAND2_X2)                        0.04       0.19 f
  U12/ZN (NAND2_X2)                        0.02       0.22 r
  regDst (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U37/ZN (AND4_X2)                         0.08       0.14 r
  U4/ZN (NOR4_X2)                          0.02       0.17 f
  U3/ZN (OAI22_X2)                         0.05       0.22 r
  signExt (out)                            0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U64/ZN (NAND2_X2)                        0.04       0.17 f
  U31/ZN (OAI211_X2)                       0.04       0.22 r
  aluCtrl[3] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U57/ZN (NAND2_X2)                        0.02       0.02 f
  U97/ZN (NOR2_X2)                         0.05       0.07 r
  U80/ZN (INV_X4)                          0.02       0.09 f
  U50/ZN (NOR4_X2)                         0.08       0.16 r
  U5/ZN (OR3_X2)                           0.05       0.22 r
  setInv (out)                             0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U91/ZN (INV_X4)                          0.01       0.01 r
  U102/ZN (NOR2_X2)                        0.02       0.03 f
  U57/ZN (NAND2_X2)                        0.05       0.08 r
  U97/ZN (NOR2_X2)                         0.03       0.10 f
  U80/ZN (INV_X4)                          0.03       0.14 r
  U110/ZN (OAI21_X2)                       0.03       0.16 f
  U76/ZN (INV_X4)                          0.02       0.19 r
  U31/ZN (OAI211_X2)                       0.03       0.22 f
  aluCtrl[3] (out)                         0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.08       0.08 r
  U88/ZN (INV_X4)                          0.01       0.09 f
  U46/ZN (NAND2_X2)                        0.03       0.12 r
  U45/ZN (AOI22_X2)                        0.02       0.14 f
  U40/ZN (OAI221_X2)                       0.08       0.22 r
  aluCtrl[1] (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U91/ZN (INV_X4)                          0.01       0.01 r
  U102/ZN (NOR2_X2)                        0.02       0.03 f
  U107/ZN (NAND3_X2)                       0.05       0.08 r
  U52/ZN (OAI22_X2)                        0.03       0.12 f
  U49/ZN (AOI221_X2)                       0.05       0.17 r
  U48/ZN (OAI221_X2)                       0.04       0.22 f
  aluCtrl[0] (out)                         0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U130/ZN (AOI211_X2)                      0.03       0.17 f
  U129/ZN (NAND3_X2)                       0.04       0.21 r
  aluCtrl[2] (out)                         0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U102/ZN (NOR2_X2)                        0.02       0.02 f
  U57/ZN (NAND2_X2)                        0.05       0.07 r
  U47/ZN (OR3_X2)                          0.05       0.11 r
  U46/ZN (NAND2_X2)                        0.02       0.13 f
  U45/ZN (AOI22_X2)                        0.04       0.17 r
  U40/ZN (OAI221_X2)                       0.04       0.21 f
  aluCtrl[1] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U130/ZN (AOI211_X2)                      0.03       0.17 f
  U129/ZN (NAND3_X2)                       0.04       0.21 r
  aluCtrl[2] (out)                         0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U108/ZN (NOR3_X2)                        0.08       0.14 r
  U29/ZN (NAND4_X2)                        0.04       0.17 f
  U17/ZN (NAND4_X2)                        0.04       0.21 r
  not_trap (out)                           0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.11 f
  U130/ZN (AOI211_X2)                      0.08       0.19 r
  U129/ZN (NAND3_X2)                       0.02       0.21 f
  aluCtrl[2] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U22/ZN (NAND2_X2)                        0.06       0.20 r
  U12/ZN (NAND2_X2)                        0.02       0.21 f
  regDst (out)                             0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U96/ZN (OAI33_X1)                        0.12       0.12 r
  U75/ZN (INV_X4)                          0.01       0.12 f
  U126/ZN (OAI21_X2)                       0.04       0.17 r
  U5/ZN (OR3_X2)                           0.05       0.21 r
  setInv (out)                             0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U42/ZN (NAND2_X2)                        0.02       0.02 r
  U96/ZN (OAI33_X1)                        0.06       0.08 f
  U75/ZN (INV_X4)                          0.03       0.11 r
  U126/ZN (OAI21_X2)                       0.02       0.13 f
  U5/ZN (OR3_X2)                           0.08       0.21 f
  setInv (out)                             0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U64/ZN (NAND2_X2)                        0.05       0.17 r
  U48/ZN (OAI221_X2)                       0.04       0.21 f
  aluCtrl[0] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U37/ZN (AND4_X2)                         0.08       0.14 r
  U108/ZN (NOR3_X2)                        0.04       0.18 f
  U17/ZN (NAND4_X2)                        0.03       0.21 r
  not_trap (out)                           0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U64/ZN (NAND2_X2)                        0.05       0.18 r
  U31/ZN (OAI211_X2)                       0.03       0.21 f
  aluCtrl[3] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: fp (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U22/ZN (NAND2_X2)                        0.06       0.21 r
  U78/ZN (INV_X4)                          0.01       0.21 f
  fp (out)                                 0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U81/ZN (INV_X4)                          0.01       0.08 f
  U64/ZN (NAND2_X2)                        0.05       0.13 r
  U77/ZN (INV_X4)                          0.01       0.14 f
  U128/ZN (AOI21_X2)                       0.04       0.17 r
  U40/ZN (OAI221_X2)                       0.04       0.21 f
  aluCtrl[1] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U81/ZN (INV_X4)                          0.01       0.13 f
  U64/ZN (NAND2_X2)                        0.05       0.17 r
  U48/ZN (OAI221_X2)                       0.04       0.21 f
  aluCtrl[0] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U116/ZN (NOR3_X2)                        0.03       0.08 f
  U64/ZN (NAND2_X2)                        0.05       0.13 r
  U77/ZN (INV_X4)                          0.01       0.14 f
  U128/ZN (AOI21_X2)                       0.04       0.17 r
  U40/ZN (OAI221_X2)                       0.04       0.21 f
  aluCtrl[1] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U114/ZN (NOR2_X2)                        0.04       0.05 r
  U68/ZN (NAND2_X2)                        0.03       0.09 f
  U81/ZN (INV_X4)                          0.02       0.11 r
  U64/ZN (NAND2_X2)                        0.03       0.13 f
  U48/ZN (OAI221_X2)                       0.08       0.21 r
  aluCtrl[0] (out)                         0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U111/ZN (NOR3_X2)                        0.04       0.10 f
  U130/ZN (AOI211_X2)                      0.08       0.19 r
  U129/ZN (NAND3_X2)                       0.02       0.21 f
  aluCtrl[2] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U37/ZN (AND4_X2)                         0.08       0.14 r
  U108/ZN (NOR3_X2)                        0.04       0.18 f
  U27/ZN (NAND2_X2)                        0.03       0.21 r
  aluSrc (out)                             0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U91/ZN (INV_X4)                          0.01       0.01 r
  U102/ZN (NOR2_X2)                        0.02       0.03 f
  U57/ZN (NAND2_X2)                        0.05       0.08 r
  U97/ZN (NOR2_X2)                         0.03       0.10 f
  U80/ZN (INV_X4)                          0.03       0.14 r
  U8/ZN (NOR4_X2)                          0.02       0.16 f
  U5/ZN (OR3_X2)                           0.06       0.21 f
  setInv (out)                             0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[3] (in)                      0.00       0.00 r
  U57/ZN (NAND2_X2)                        0.02       0.02 f
  U47/ZN (OR3_X2)                          0.06       0.08 f
  U46/ZN (NAND2_X2)                        0.03       0.11 r
  U45/ZN (AOI22_X2)                        0.02       0.13 f
  U40/ZN (OAI221_X2)                       0.08       0.21 r
  aluCtrl[1] (out)                         0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U30/ZN (NAND4_X2)                        0.03       0.08 f
  U28/ZN (NAND2_X2)                        0.05       0.13 r
  U4/ZN (NOR4_X2)                          0.03       0.16 f
  U3/ZN (OAI22_X2)                         0.05       0.21 r
  signExt (out)                            0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U49/ZN (AOI221_X2)                       0.04       0.16 f
  U48/ZN (OAI221_X2)                       0.05       0.21 r
  aluCtrl[0] (out)                         0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U79/ZN (INV_X4)                          0.04       0.15 f
  U125/ZN (OAI21_X2)                       0.05       0.19 r
  U12/ZN (NAND2_X2)                        0.02       0.21 f
  regDst (out)                             0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: fp (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U22/ZN (NAND2_X2)                        0.06       0.20 r
  U78/ZN (INV_X4)                          0.01       0.21 f
  fp (out)                                 0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U68/ZN (NAND2_X2)                        0.05       0.07 r
  U81/ZN (INV_X4)                          0.01       0.08 f
  U64/ZN (NAND2_X2)                        0.05       0.13 r
  U77/ZN (INV_X4)                          0.01       0.14 f
  U128/ZN (AOI21_X2)                       0.04       0.17 r
  U40/ZN (OAI221_X2)                       0.04       0.21 f
  aluCtrl[1] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: fp (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U79/ZN (INV_X4)                          0.06       0.16 r
  U22/ZN (NAND2_X2)                        0.04       0.19 f
  U78/ZN (INV_X4)                          0.02       0.21 r
  fp (out)                                 0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U108/ZN (NOR3_X2)                        0.03       0.14 f
  U29/ZN (NAND4_X2)                        0.05       0.18 r
  U17/ZN (NAND4_X2)                        0.03       0.21 f
  not_trap (out)                           0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U61/ZN (NAND2_X2)                        0.02       0.02 f
  U113/ZN (NOR3_X2)                        0.10       0.12 r
  U4/ZN (NOR4_X2)                          0.04       0.16 f
  U3/ZN (OAI22_X2)                         0.05       0.21 r
  signExt (out)                            0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U61/ZN (NAND2_X2)                        0.04       0.06 r
  U113/ZN (NOR3_X2)                        0.04       0.10 f
  U130/ZN (AOI211_X2)                      0.08       0.19 r
  U129/ZN (NAND3_X2)                       0.02       0.21 f
  aluCtrl[2] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U36/ZN (NAND2_X2)                        0.06       0.07 r
  U74/ZN (INV_X4)                          0.01       0.08 f
  U108/ZN (NOR3_X2)                        0.10       0.18 r
  U129/ZN (NAND3_X2)                       0.02       0.21 f
  aluCtrl[2] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U40/ZN (OAI221_X2)                       0.08       0.21 r
  aluCtrl[1] (out)                         0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U111/ZN (NOR3_X2)                        0.03       0.07 f
  U116/ZN (NOR3_X2)                        0.06       0.14 r
  U37/ZN (AND4_X2)                         0.07       0.21 r
  branch (out)                             0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U9/ZN (OR4_X2)                           0.11       0.21 f
  regWr (out)                              0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U64/ZN (NAND2_X2)                        0.05       0.17 r
  U31/ZN (OAI211_X2)                       0.03       0.21 f
  aluCtrl[3] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U125/ZN (OAI21_X2)                       0.05       0.19 r
  U12/ZN (NAND2_X2)                        0.02       0.21 f
  regDst (out)                             0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U98/ZN (NOR2_X2)                         0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.04       0.06 r
  U28/ZN (NAND2_X2)                        0.03       0.09 f
  U4/ZN (NOR4_X2)                          0.09       0.18 r
  U3/ZN (OAI22_X2)                         0.03       0.21 f
  signExt (out)                            0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U81/ZN (INV_X4)                          0.01       0.13 f
  U64/ZN (NAND2_X2)                        0.05       0.17 r
  U31/ZN (OAI211_X2)                       0.03       0.21 f
  aluCtrl[3] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U61/ZN (NAND2_X2)                        0.03       0.03 r
  U96/ZN (OAI33_X1)                        0.07       0.10 f
  U128/ZN (AOI21_X2)                       0.07       0.17 r
  U40/ZN (OAI221_X2)                       0.04       0.21 f
  aluCtrl[1] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: fp (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U22/ZN (NAND2_X2)                        0.06       0.20 r
  U78/ZN (INV_X4)                          0.01       0.21 f
  fp (out)                                 0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U30/ZN (NAND4_X2)                        0.03       0.08 f
  U28/ZN (NAND2_X2)                        0.05       0.12 r
  U4/ZN (NOR4_X2)                          0.03       0.16 f
  U3/ZN (OAI22_X2)                         0.05       0.21 r
  signExt (out)                            0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U64/ZN (NAND2_X2)                        0.04       0.16 f
  U31/ZN (OAI211_X2)                       0.04       0.21 r
  aluCtrl[3] (out)                         0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U129/ZN (NAND3_X2)                       0.02       0.21 f
  aluCtrl[2] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U62/ZN (NAND2_X2)                        0.04       0.09 f
  U110/ZN (OAI21_X2)                       0.05       0.15 r
  U76/ZN (INV_X4)                          0.02       0.16 f
  U31/ZN (OAI211_X2)                       0.04       0.21 r
  aluCtrl[3] (out)                         0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U9/ZN (OR4_X2)                           0.11       0.21 f
  regWr (out)                              0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U102/ZN (NOR2_X2)                        0.02       0.02 f
  U57/ZN (NAND2_X2)                        0.05       0.07 r
  U97/ZN (NOR2_X2)                         0.03       0.09 f
  U80/ZN (INV_X4)                          0.03       0.13 r
  U110/ZN (OAI21_X2)                       0.03       0.15 f
  U76/ZN (INV_X4)                          0.02       0.18 r
  U31/ZN (OAI211_X2)                       0.03       0.21 f
  aluCtrl[3] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U36/ZN (NAND2_X2)                        0.06       0.07 r
  U74/ZN (INV_X4)                          0.01       0.08 f
  U108/ZN (NOR3_X2)                        0.10       0.18 r
  U17/ZN (NAND4_X2)                        0.02       0.21 f
  not_trap (out)                           0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U61/ZN (NAND2_X2)                        0.02       0.02 f
  U113/ZN (NOR3_X2)                        0.10       0.12 r
  U130/ZN (AOI211_X2)                      0.04       0.16 f
  U129/ZN (NAND3_X2)                       0.04       0.21 r
  aluCtrl[2] (out)                         0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U102/ZN (NOR2_X2)                        0.02       0.02 f
  U107/ZN (NAND3_X2)                       0.05       0.07 r
  U52/ZN (OAI22_X2)                        0.03       0.11 f
  U49/ZN (AOI221_X2)                       0.05       0.16 r
  U48/ZN (OAI221_X2)                       0.04       0.21 f
  aluCtrl[0] (out)                         0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U30/ZN (NAND4_X2)                        0.04       0.07 f
  U28/ZN (NAND2_X2)                        0.05       0.12 r
  U4/ZN (NOR4_X2)                          0.03       0.15 f
  U3/ZN (OAI22_X2)                         0.05       0.21 r
  signExt (out)                            0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U70/ZN (NAND4_X2)                        0.06       0.10 f
  U29/ZN (NAND4_X2)                        0.08       0.18 r
  U17/ZN (NAND4_X2)                        0.03       0.20 f
  not_trap (out)                           0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.09       0.10 r
  U79/ZN (INV_X4)                          0.04       0.14 f
  U125/ZN (OAI21_X2)                       0.05       0.19 r
  U12/ZN (NAND2_X2)                        0.02       0.20 f
  regDst (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.10       0.10 r
  U105/ZN (NOR3_X2)                        0.04       0.14 f
  U125/ZN (OAI21_X2)                       0.05       0.19 r
  U12/ZN (NAND2_X2)                        0.02       0.20 f
  regDst (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U106/ZN (NOR2_X2)                        0.03       0.07 f
  U30/ZN (NAND4_X2)                        0.05       0.12 r
  U29/ZN (NAND4_X2)                        0.04       0.16 f
  U17/ZN (NAND4_X2)                        0.04       0.20 r
  not_trap (out)                           0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U64/ZN (NAND2_X2)                        0.04       0.16 f
  U31/ZN (OAI211_X2)                       0.04       0.20 r
  aluCtrl[3] (out)                         0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U108/ZN (NOR3_X2)                        0.03       0.17 f
  U129/ZN (NAND3_X2)                       0.03       0.20 r
  aluCtrl[2] (out)                         0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U61/ZN (NAND2_X2)                        0.04       0.06 r
  U113/ZN (NOR3_X2)                        0.04       0.10 f
  U4/ZN (NOR4_X2)                          0.07       0.17 r
  U3/ZN (OAI22_X2)                         0.03       0.20 f
  signExt (out)                            0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U83/ZN (INV_X4)                          0.02       0.02 r
  U98/ZN (NOR2_X2)                         0.02       0.04 f
  U62/ZN (NAND2_X2)                        0.06       0.09 r
  U126/ZN (OAI21_X2)                       0.02       0.12 f
  U5/ZN (OR3_X2)                           0.08       0.20 f
  setInv (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U129/ZN (NAND3_X2)                       0.02       0.20 f
  aluCtrl[2] (out)                         0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U36/ZN (NAND2_X2)                        0.06       0.07 r
  U74/ZN (INV_X4)                          0.01       0.08 f
  U108/ZN (NOR3_X2)                        0.10       0.18 r
  U27/ZN (NAND2_X2)                        0.02       0.20 f
  aluSrc (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U17/ZN (NAND4_X2)                        0.02       0.20 f
  not_trap (out)                           0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U62/ZN (NAND2_X2)                        0.04       0.09 f
  U110/ZN (OAI21_X2)                       0.05       0.14 r
  U76/ZN (INV_X4)                          0.02       0.16 f
  U31/ZN (OAI211_X2)                       0.04       0.20 r
  aluCtrl[3] (out)                         0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U15/ZN (AND4_X2)                         0.07       0.07 f
  U105/ZN (NOR3_X2)                        0.08       0.14 r
  U125/ZN (OAI21_X2)                       0.03       0.18 f
  U12/ZN (NAND2_X2)                        0.03       0.20 r
  regDst (out)                             0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U99/ZN (NAND3_X2)                        0.03       0.07 f
  U82/ZN (INV_X4)                          0.03       0.10 r
  U116/ZN (NOR3_X2)                        0.03       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  branch (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U91/ZN (INV_X4)                          0.01       0.01 r
  U102/ZN (NOR2_X2)                        0.02       0.03 f
  U57/ZN (NAND2_X2)                        0.05       0.08 r
  U97/ZN (NOR2_X2)                         0.03       0.10 f
  U80/ZN (INV_X4)                          0.03       0.14 r
  U110/ZN (OAI21_X2)                       0.03       0.16 f
  U76/ZN (INV_X4)                          0.02       0.19 r
  U129/ZN (NAND3_X2)                       0.01       0.20 f
  aluCtrl[2] (out)                         0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U113/ZN (NOR3_X2)                        0.09       0.09 r
  U73/ZN (INV_X4)                          0.03       0.11 f
  U29/ZN (NAND4_X2)                        0.06       0.17 r
  U17/ZN (NAND4_X2)                        0.03       0.20 f
  not_trap (out)                           0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U125/ZN (OAI21_X2)                       0.03       0.17 f
  U12/ZN (NAND2_X2)                        0.03       0.20 r
  regDst (out)                             0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U22/ZN (NAND2_X2)                        0.04       0.18 f
  U12/ZN (NAND2_X2)                        0.02       0.20 r
  regDst (out)                             0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U70/ZN (NAND4_X2)                        0.06       0.12 f
  U40/ZN (OAI221_X2)                       0.08       0.20 r
  aluCtrl[1] (out)                         0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U102/ZN (NOR2_X2)                        0.02       0.02 f
  U57/ZN (NAND2_X2)                        0.05       0.07 r
  U97/ZN (NOR2_X2)                         0.03       0.09 f
  U80/ZN (INV_X4)                          0.03       0.13 r
  U8/ZN (NOR4_X2)                          0.02       0.15 f
  U5/ZN (OR3_X2)                           0.06       0.20 f
  setInv (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U36/ZN (NAND2_X2)                        0.03       0.03 f
  U74/ZN (INV_X4)                          0.02       0.05 r
  U108/ZN (NOR3_X2)                        0.03       0.09 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.17 f
  U72/ZN (INV_X4)                          0.02       0.19 r
  U27/ZN (NAND2_X2)                        0.01       0.20 f
  aluSrc (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[1]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[1] (in)                      0.00       0.00 f
  U104/ZN (NOR2_X2)                        0.03       0.03 r
  U15/ZN (AND4_X2)                         0.07       0.10 r
  U105/ZN (NOR3_X2)                        0.03       0.13 f
  U125/ZN (OAI21_X2)                       0.05       0.18 r
  U12/ZN (NAND2_X2)                        0.02       0.20 f
  regDst (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U125/ZN (OAI21_X2)                       0.03       0.17 f
  U12/ZN (NAND2_X2)                        0.03       0.20 r
  regDst (out)                             0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U22/ZN (NAND2_X2)                        0.04       0.18 f
  U12/ZN (NAND2_X2)                        0.02       0.20 r
  regDst (out)                             0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[0]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[0] (in)                      0.00       0.00 r
  U96/ZN (OAI33_X1)                        0.07       0.07 f
  U75/ZN (INV_X4)                          0.03       0.09 r
  U126/ZN (OAI21_X2)                       0.02       0.12 f
  U5/ZN (OR3_X2)                           0.08       0.20 f
  setInv (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U17/ZN (NAND4_X2)                        0.02       0.20 f
  not_trap (out)                           0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U83/ZN (INV_X4)                          0.01       0.01 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U30/ZN (NAND4_X2)                        0.03       0.08 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U72/ZN (INV_X4)                          0.02       0.19 r
  U27/ZN (NAND2_X2)                        0.01       0.20 f
  aluSrc (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U108/ZN (NOR3_X2)                        0.03       0.17 f
  U17/ZN (NAND4_X2)                        0.03       0.20 r
  not_trap (out)                           0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U111/ZN (NOR3_X2)                        0.06       0.08 r
  U116/ZN (NOR3_X2)                        0.04       0.11 f
  U64/ZN (NAND2_X2)                        0.05       0.16 r
  U48/ZN (OAI221_X2)                       0.04       0.20 f
  aluCtrl[0] (out)                         0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U27/ZN (NAND2_X2)                        0.02       0.20 f
  aluSrc (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.16 f
  U17/ZN (NAND4_X2)                        0.04       0.20 r
  not_trap (out)                           0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U99/ZN (NAND3_X2)                        0.03       0.03 r
  U82/ZN (INV_X4)                          0.02       0.06 f
  U116/ZN (NOR3_X2)                        0.07       0.13 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  branch (out)                             0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U99/ZN (NAND3_X2)                        0.02       0.02 f
  U82/ZN (INV_X4)                          0.03       0.05 r
  U108/ZN (NOR3_X2)                        0.03       0.09 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U72/ZN (INV_X4)                          0.02       0.19 r
  U27/ZN (NAND2_X2)                        0.01       0.20 f
  aluSrc (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U57/ZN (NAND2_X2)                        0.03       0.03 r
  U97/ZN (NOR2_X2)                         0.03       0.06 f
  U80/ZN (INV_X4)                          0.03       0.09 r
  U50/ZN (NOR4_X2)                         0.03       0.12 f
  U5/ZN (OR3_X2)                           0.08       0.20 f
  setInv (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.14 r
  U108/ZN (NOR3_X2)                        0.03       0.17 f
  U27/ZN (NAND2_X2)                        0.03       0.20 r
  aluSrc (out)                             0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  branch (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[5]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[5] (in)                      0.00       0.00 f
  U103/ZN (NOR3_X2)                        0.10       0.10 r
  U105/ZN (NOR3_X2)                        0.04       0.13 f
  U125/ZN (OAI21_X2)                       0.05       0.18 r
  U12/ZN (NAND2_X2)                        0.02       0.20 f
  regDst (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U106/ZN (NOR2_X2)                        0.06       0.08 r
  U127/ZN (AOI21_X2)                       0.03       0.10 f
  U126/ZN (OAI21_X2)                       0.05       0.15 r
  U5/ZN (OR3_X2)                           0.05       0.20 r
  setInv (out)                             0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U86/ZN (INV_X4)                          0.01       0.01 f
  U111/ZN (NOR3_X2)                        0.08       0.09 r
  U116/ZN (NOR3_X2)                        0.04       0.13 f
  U37/ZN (AND4_X2)                         0.07       0.20 f
  branch (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[29] (in)                     0.00       0.00 r
  U84/ZN (INV_X4)                          0.01       0.01 f
  U70/ZN (NAND4_X2)                        0.10       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.15 f
  U17/ZN (NAND4_X2)                        0.04       0.20 r
  not_trap (out)                           0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U81/ZN (INV_X4)                          0.02       0.12 r
  U64/ZN (NAND2_X2)                        0.03       0.15 f
  U31/ZN (OAI211_X2)                       0.04       0.20 r
  aluCtrl[3] (out)                         0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[31] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.08 r
  U82/ZN (INV_X4)                          0.02       0.10 f
  U108/ZN (NOR3_X2)                        0.08       0.18 r
  U27/ZN (NAND2_X2)                        0.02       0.20 f
  aluSrc (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[2] (in)                      0.00       0.00 r
  U96/ZN (OAI33_X1)                        0.06       0.06 f
  U75/ZN (INV_X4)                          0.03       0.09 r
  U126/ZN (OAI21_X2)                       0.02       0.11 f
  U5/ZN (OR3_X2)                           0.08       0.20 f
  setInv (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U111/ZN (NOR3_X2)                        0.03       0.06 f
  U116/ZN (NOR3_X2)                        0.06       0.12 r
  U37/ZN (AND4_X2)                         0.07       0.20 r
  branch (out)                             0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U98/ZN (NOR2_X2)                         0.04       0.05 r
  U30/ZN (NAND4_X2)                        0.03       0.08 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U72/ZN (INV_X4)                          0.02       0.18 r
  U27/ZN (NAND2_X2)                        0.01       0.20 f
  aluSrc (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.20 f
  branch (out)                             0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U114/ZN (NOR2_X2)                        0.03       0.07 f
  U68/ZN (NAND2_X2)                        0.05       0.11 r
  U37/ZN (AND4_X2)                         0.08       0.20 r
  branch (out)                             0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U108/ZN (NOR3_X2)                        0.03       0.16 f
  U129/ZN (NAND3_X2)                       0.03       0.20 r
  aluCtrl[2] (out)                         0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U9/ZN (OR4_X2)                           0.11       0.20 f
  regWr (out)                              0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U114/ZN (NOR2_X2)                        0.05       0.07 r
  U68/ZN (NAND2_X2)                        0.03       0.10 f
  U81/ZN (INV_X4)                          0.02       0.12 r
  U64/ZN (NAND2_X2)                        0.03       0.15 f
  U31/ZN (OAI211_X2)                       0.04       0.19 r
  aluCtrl[3] (out)                         0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[2]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[2] (in)                      0.00       0.00 f
  U118/ZN (NOR2_X2)                        0.03       0.03 r
  U117/ZN (AOI211_X2)                      0.03       0.05 f
  U52/ZN (OAI22_X2)                        0.06       0.12 r
  U49/ZN (AOI221_X2)                       0.03       0.15 f
  U48/ZN (OAI221_X2)                       0.05       0.19 r
  aluCtrl[0] (out)                         0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U106/ZN (NOR2_X2)                        0.06       0.08 r
  U30/ZN (NAND4_X2)                        0.04       0.12 f
  U29/ZN (NAND4_X2)                        0.05       0.17 r
  U17/ZN (NAND4_X2)                        0.03       0.19 f
  not_trap (out)                           0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[28] (in)                     0.00       0.00 f
  U85/ZN (INV_X4)                          0.04       0.04 r
  U30/ZN (NAND4_X2)                        0.04       0.07 f
  U29/ZN (NAND4_X2)                        0.05       0.13 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U72/ZN (INV_X4)                          0.02       0.18 r
  U27/ZN (NAND2_X2)                        0.01       0.19 f
  aluSrc (out)                             0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: fp (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U22/ZN (NAND2_X2)                        0.04       0.18 f
  U78/ZN (INV_X4)                          0.02       0.19 r
  fp (out)                                 0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluCtrl[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U111/ZN (NOR3_X2)                        0.06       0.08 r
  U116/ZN (NOR3_X2)                        0.04       0.11 f
  U64/ZN (NAND2_X2)                        0.05       0.16 r
  U31/ZN (OAI211_X2)                       0.03       0.19 f
  aluCtrl[3] (out)                         0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: fp (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U79/ZN (INV_X4)                          0.06       0.14 r
  U22/ZN (NAND2_X2)                        0.04       0.18 f
  U78/ZN (INV_X4)                          0.02       0.19 r
  fp (out)                                 0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[26] (in)                     0.00       0.00 r
  U87/ZN (INV_X4)                          0.02       0.02 f
  U106/ZN (NOR2_X2)                        0.06       0.08 r
  U30/ZN (NAND4_X2)                        0.04       0.12 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U72/ZN (INV_X4)                          0.01       0.18 f
  U27/ZN (NAND2_X2)                        0.02       0.19 r
  aluSrc (out)                             0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[3]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[3] (in)                      0.00       0.00 f
  U104/ZN (NOR2_X2)                        0.02       0.02 r
  U15/ZN (AND4_X2)                         0.07       0.10 r
  U105/ZN (NOR3_X2)                        0.03       0.13 f
  U125/ZN (OAI21_X2)                       0.05       0.18 r
  U12/ZN (NAND2_X2)                        0.02       0.19 f
  regDst (out)                             0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U99/ZN (NAND3_X2)                        0.05       0.07 r
  U82/ZN (INV_X4)                          0.02       0.09 f
  U108/ZN (NOR3_X2)                        0.08       0.17 r
  U129/ZN (NAND3_X2)                       0.02       0.19 f
  aluCtrl[2] (out)                         0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U83/ZN (INV_X4)                          0.02       0.02 r
  U98/ZN (NOR2_X2)                         0.02       0.04 f
  U30/ZN (NAND4_X2)                        0.04       0.08 r
  U29/ZN (NAND4_X2)                        0.04       0.11 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U72/ZN (INV_X4)                          0.01       0.17 f
  U27/ZN (NAND2_X2)                        0.02       0.19 r
  aluSrc (out)                             0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: aluCtrl[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U114/ZN (NOR2_X2)                        0.02       0.04 f
  U68/ZN (NAND2_X2)                        0.05       0.09 r
  U81/ZN (INV_X4)                          0.01       0.10 f
  U64/ZN (NAND2_X2)                        0.05       0.15 r
  U48/ZN (OAI221_X2)                       0.04       0.19 f
  aluCtrl[0] (out)                         0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[30] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.07       0.07 r
  U70/ZN (NAND4_X2)                        0.06       0.13 f
  U17/ZN (NAND4_X2)                        0.06       0.19 r
  not_trap (out)                           0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U108/ZN (NOR3_X2)                        0.03       0.16 f
  U17/ZN (NAND4_X2)                        0.03       0.19 r
  not_trap (out)                           0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[4] (in)                      0.00       0.00 r
  U102/ZN (NOR2_X2)                        0.02       0.02 f
  U57/ZN (NAND2_X2)                        0.05       0.07 r
  U97/ZN (NOR2_X2)                         0.03       0.09 f
  U80/ZN (INV_X4)                          0.03       0.13 r
  U110/ZN (OAI21_X2)                       0.03       0.15 f
  U76/ZN (INV_X4)                          0.02       0.18 r
  U129/ZN (NAND3_X2)                       0.01       0.19 f
  aluCtrl[2] (out)                         0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluCtrl[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U36/ZN (NAND2_X2)                        0.05       0.05 r
  U74/ZN (INV_X4)                          0.01       0.07 f
  U108/ZN (NOR3_X2)                        0.10       0.17 r
  U129/ZN (NAND3_X2)                       0.02       0.19 f
  aluCtrl[2] (out)                         0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U61/ZN (NAND2_X2)                        0.02       0.02 f
  U113/ZN (NOR3_X2)                        0.10       0.12 r
  U73/ZN (INV_X4)                          0.03       0.15 f
  U17/ZN (NAND4_X2)                        0.05       0.19 r
  not_trap (out)                           0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[4]
              (input port clocked by clk)
  Endpoint: regDst (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[4] (in)                      0.00       0.00 f
  U15/ZN (AND4_X2)                         0.06       0.06 f
  U105/ZN (NOR3_X2)                        0.08       0.13 r
  U125/ZN (OAI21_X2)                       0.03       0.16 f
  U12/ZN (NAND2_X2)                        0.03       0.19 r
  regDst (out)                             0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[26]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[26] (in)                     0.00       0.00 f
  U87/ZN (INV_X4)                          0.04       0.04 r
  U106/ZN (NOR2_X2)                        0.03       0.07 f
  U30/ZN (NAND4_X2)                        0.05       0.12 r
  U28/ZN (NAND2_X2)                        0.03       0.16 f
  U72/ZN (INV_X4)                          0.02       0.18 r
  U27/ZN (NAND2_X2)                        0.01       0.19 f
  aluSrc (out)                             0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: regWr (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U113/ZN (NOR3_X2)                        0.09       0.09 r
  U73/ZN (INV_X4)                          0.03       0.11 f
  U112/ZN (NOR2_X2)                        0.04       0.15 r
  U9/ZN (OR4_X2)                           0.04       0.19 r
  regWr (out)                              0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[28]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[28] (in)                     0.00       0.00 r
  U85/ZN (INV_X4)                          0.02       0.02 f
  U30/ZN (NAND4_X2)                        0.06       0.08 r
  U29/ZN (NAND4_X2)                        0.04       0.11 f
  U28/ZN (NAND2_X2)                        0.05       0.16 r
  U72/ZN (INV_X4)                          0.01       0.17 f
  U27/ZN (NAND2_X2)                        0.02       0.19 r
  aluSrc (out)                             0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: aluSrc (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U99/ZN (NAND3_X2)                        0.04       0.10 f
  U82/ZN (INV_X4)                          0.03       0.13 r
  U108/ZN (NOR3_X2)                        0.03       0.16 f
  U27/ZN (NAND2_X2)                        0.03       0.19 r
  aluSrc (out)                             0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[30]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[30] (in)                     0.00       0.00 r
  U100/ZN (NOR2_X2)                        0.02       0.02 f
  U70/ZN (NAND4_X2)                        0.08       0.11 r
  U29/ZN (NAND4_X2)                        0.04       0.15 f
  U17/ZN (NAND4_X2)                        0.04       0.19 r
  not_trap (out)                           0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: setInv (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  instruction[27] (in)                     0.00       0.00 r
  U101/ZN (NOR3_X2)                        0.02       0.02 f
  U127/ZN (AOI21_X2)                       0.06       0.08 r
  U126/ZN (OAI21_X2)                       0.03       0.11 f
  U5/ZN (OR3_X2)                           0.08       0.19 f
  setInv (out)                             0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[31]
              (input port clocked by clk)
  Endpoint: branch (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[31] (in)                     0.00       0.00 f
  U100/ZN (NOR2_X2)                        0.06       0.06 r
  U68/ZN (NAND2_X2)                        0.04       0.10 f
  U37/ZN (AND4_X2)                         0.09       0.19 f
  branch (out)                             0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: signExt (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U30/ZN (NAND4_X2)                        0.04       0.06 f
  U28/ZN (NAND2_X2)                        0.05       0.11 r
  U4/ZN (NOR4_X2)                          0.03       0.14 f
  U3/ZN (OAI22_X2)                         0.05       0.19 r
  signExt (out)                            0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[27]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[27] (in)                     0.00       0.00 f
  U86/ZN (INV_X4)                          0.03       0.03 r
  U70/ZN (NAND4_X2)                        0.06       0.09 f
  U29/ZN (NAND4_X2)                        0.08       0.16 r
  U17/ZN (NAND4_X2)                        0.03       0.19 f
  not_trap (out)                           0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: instruction[29]
              (input port clocked by clk)
  Endpoint: not_trap (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  control            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  instruction[29] (in)                     0.00       0.00 f
  U84/ZN (INV_X4)                          0.02       0.02 r
  U70/ZN (NAND4_X2)                        0.06       0.08 f
  U29/ZN (NAND4_X2)                        0.08       0.16 r
  U17/ZN (NAND4_X2)                        0.03       0.19 f
  not_trap (out)                           0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


1
