
---------- Begin Simulation Statistics ----------
final_tick                                 1110123500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5306492                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742776                       # Number of bytes of host memory used
host_op_rate                                  9949102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.14                       # Real time elapsed on the host
host_tick_rate                               87618529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      725633                       # Number of instructions simulated
sim_ops                                       1361168                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000012                       # Number of seconds simulated
sim_ticks                                    11988500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           122                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect          791                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted         9244                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits         1500                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups         3709                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         2209                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups         10529                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS           553                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          497                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads           28468                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes          14827                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts          793                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches             4836                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events         2806                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts        21084                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts        21296                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps        40066                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples        20440                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.960176                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.915292                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        11944     58.43%     58.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1         1382      6.76%     65.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2          868      4.25%     69.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3         1653      8.09%     77.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4          506      2.48%     80.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5          458      2.24%     82.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6          534      2.61%     84.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          289      1.41%     86.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8         2806     13.73%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total        20440                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts              525                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          212                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts           39736                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                4333                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass           70      0.17%      0.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu        31876     79.56%     79.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          120      0.30%     80.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           47      0.12%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     80.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           50      0.12%     80.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          211      0.53%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     80.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         4211     10.51%     91.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite         3287      8.20%     99.52% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          122      0.30%     99.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite           72      0.18%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total        40066                       # Class of committed instruction
system.switch_cpus_1.commit.refs                 7692                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts             21296                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps               40066                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.125892                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.125892                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles         9625                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts        75123                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles           2792                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles            8938                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles          807                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles         1516                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses              5848                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                  54                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses              4095                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                  57                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches             10529                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines            5626                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles               21345                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           56                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts                46031                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           70                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          1614                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles              119                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.439129                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles         1254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches         2053                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.919798                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples        23682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.750443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.647436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0          10038     42.39%     42.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1            598      2.53%     44.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2            688      2.91%     47.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3           1025      4.33%     52.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4            665      2.81%     54.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5            750      3.17%     58.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6            606      2.56%     60.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7            773      3.26%     63.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8           8539     36.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total        23682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads             693                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes            460                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts         1035                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches           5746                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.165033                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs               9932                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores             4095                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles          2435                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts         7065                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           34                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           48                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts         5057                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts        61166                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts         5837                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         2042                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts        51911                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents            0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1478                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles          807                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         1471                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          791                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads         2716                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         1670                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1019                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect           16                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers           57598                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count               51259                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.625421                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers           36023                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.137840                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                51789                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads          74390                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes         41202                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.888185                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.888185                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          459      0.85%      0.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu        42438     78.65%     79.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          146      0.27%     79.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           49      0.09%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     79.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           61      0.11%     79.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          222      0.41%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     80.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead         6020     11.16%     91.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite         4258      7.89%     99.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          180      0.33%     99.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          127      0.24%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total        53960                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses           690                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         1370                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses          622                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes          997                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt              2225                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.041234                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu          1982     89.08%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            2      0.09%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead          153      6.88%     96.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           62      2.79%     98.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           12      0.54%     99.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           14      0.63%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses        55036                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads       133076                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses        50637                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes        81193                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded            61066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued           53960                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          100                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined        21009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          626                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined        28213                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples        23682                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.278524                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.891247                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        13108     55.35%     55.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1          726      3.07%     58.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2          930      3.93%     62.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3          911      3.85%     66.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4         1078      4.55%     70.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5         1547      6.53%     77.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6         2410     10.18%     87.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7         1642      6.93%     94.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8         1330      5.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total        23682                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.250490                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses              5641                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  31                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads          186                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores          117                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads         7065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores         5057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads         22482                       # number of misc regfile reads
system.switch_cpus_1.numCycles                  23977                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles          3862                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps        44313                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents           38                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles           3494                       # Number of cycles rename is idle
system.switch_cpus_1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups       175145                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts        70164                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands        76061                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles            9688                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents         5743                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles          807                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles         5827                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps          31656                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups          855                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups       104011                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts            2128                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads              78758                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes            125706                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           24                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          268                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             24                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests          121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests          244                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                 75                       # Transaction distribution
system.membus.trans_dist::ReadExReq                47                       # Transaction distribution
system.membus.trans_dist::ReadExResp               47                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            75                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port          244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total          244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port         7808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total         7808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    7808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 122                       # Request fanout histogram
system.membus.reqLayer2.occupancy              150500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             642500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF   1110123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1110123500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                87                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           95                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           51                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             132                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               47                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              47                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            52                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           36                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        10240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  16832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             145                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              280                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085714                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.280443                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    256     91.43%     91.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     24      8.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                280                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             263000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            123000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             78000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::total                       11                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data            3                       # number of overall hits
system.l2.overall_hits::total                      11                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data           80                       # number of demand (read+write) misses
system.l2.demand_misses::total                    124                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data           80                       # number of overall misses
system.l2.overall_misses::total                   124                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      3745500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data      6632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         10377500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      3745500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data      6632000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        10377500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data           83                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  135                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data           83                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 135                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.846154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.963855                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.918519                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.846154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.963855                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.918519                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        85125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data        82900                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83689.516129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        85125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data        82900                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83689.516129                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  17                       # number of writebacks
system.l2.writebacks::total                        17                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data           80                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               124                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data           80                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              124                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      3525500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data      6237000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      9762500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      3525500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data      6237000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      9762500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.846154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.963855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.918519                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.846154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.963855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.918519                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        80125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77962.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78729.838710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        80125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77962.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78729.838710                       # average overall mshr miss latency
system.l2.replacements                            145                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           78                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               78                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           78                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           78                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           51                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               51                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           51                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           51                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus_1.data           47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  47                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data      3894500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3894500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82861.702128                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82861.702128                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      3659500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3659500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77861.702128                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77861.702128                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      3745500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3745500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.846154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.846154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        85125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        85125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      3525500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3525500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.846154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        80125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        80125                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data      2737500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2737500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            36                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.916667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.916667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 82954.545455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82954.545455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      2577500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      2577500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.916667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 78106.060606                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78106.060606                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4090.755724                       # Cycle average of tags in use
system.l2.tags.total_refs                        8719                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4237                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.057824                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.852192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   581.013720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3384.975682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    37.280311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data    35.633819                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.141849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.826410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.009102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.008700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998720                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2293                       # Number of tag accesses
system.l2.tags.data_accesses                     2293                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                       267                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims               149                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                            268                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data            1                       # number of demand (read+write) hits
system.l3.demand_hits::total                        1                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data            1                       # number of overall hits
system.l3.overall_hits::total                       1                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           44                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data           78                       # number of demand (read+write) misses
system.l3.demand_misses::total                    122                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           44                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data           78                       # number of overall misses
system.l3.overall_misses::total                   122                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      3260500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data      5752500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total          9013000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      3260500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data      5752500                       # number of overall miss cycles
system.l3.overall_miss_latency::total         9013000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           44                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data           79                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  123                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           44                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data           79                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 123                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.987342                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.991870                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.987342                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.991870                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 74102.272727                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data        73750                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 73877.049180                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 74102.272727                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data        73750                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 73877.049180                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus_1.inst           44                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data           78                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               122                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           44                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data           78                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              122                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      2820500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data      4972500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total      7793000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      2820500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data      4972500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total      7793000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.987342                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.991870                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.987342                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.991870                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 64102.272727                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data        63750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 63877.049180                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 64102.272727                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data        63750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 63877.049180                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks           17                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total               17                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks           17                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total           17                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_misses::.switch_cpus_1.data           47                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  47                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data      3377500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total       3377500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data           47                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                47                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 71861.702128                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 71861.702128                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data           47                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             47                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      2907500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total      2907500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 61861.702128                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 61861.702128                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data            1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           44                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data           31                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total              75                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      3260500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data      2375000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total      5635500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           44                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total            76                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.968750                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.986842                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 74102.272727                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 76612.903226                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total        75140                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           44                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data           31                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total           75                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      2820500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      2065000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total      4885500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.968750                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.986842                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 64102.272727                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 66612.903226                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total        65140                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5682.061230                       # Cycle average of tags in use
system.l3.tags.total_refs                        7182                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      5732                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.252966                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.inst                1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst         1041                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data         4568                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    37.318848                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data    34.742382                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.031769                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.139404                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001139                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.001060                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.173403                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          5732                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4313                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1026                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.174927                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                      4026                       # Number of tag accesses
system.l3.tags.data_accesses                     4026                       # Number of data accesses
system.l3.tags.cache_friendly                     244                       # Number of cache friendly accesses
system.l3.tags.cache_averse                         0                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims               122                       # Number of cache averse victims
system.l3.tags.OPT_hits                           122                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                            122                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp                76                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty           17                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             104                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               47                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              47                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq           76                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side          367                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              123                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    123    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                123                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             139000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy            184500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               7808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 122                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst    234891771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    416399049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             651290820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst    234891771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        234891771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst    234891771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    416399049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            651290820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000054250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 245                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         122                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       122                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       493750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2781250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4047.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22797.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      100                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   122                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           17                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   248.891935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.184158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            5     29.41%     29.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            2     11.76%     41.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            3     17.65%     58.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      5.88%     64.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2     11.76%     76.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2     11.76%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2     11.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           17                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   7808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    7808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       651.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    651.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      12654000                       # Total gap between requests
system.mem_ctrls.avgGap                     103721.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data         4992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 234891771.280810773373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 416399049.088710010052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data           78                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1012250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      1769000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     23005.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     22679.49                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                42840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                15180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               99960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          4920810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           459840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            6153270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.264378                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1168750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     10559750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               114240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                49335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              771120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          5378520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            74400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            7002255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.080994                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       165250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     11563250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst       946751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst         5566                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           952317                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst       946751                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst         5566                       # number of overall hits
system.cpu.icache.overall_hits::total          952317                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1071                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           60                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1132                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1071                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           60                       # number of overall misses
system.cpu.icache.overall_misses::total          1132                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     93351000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      4255000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     97606000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     93351000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      4255000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     97606000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       947822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst         5626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       953449                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       947822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst         5626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       953449                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001130                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.010665                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001187                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001130                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.010665                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001187                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87162.464986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 70916.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86224.381625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87162.464986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 70916.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86224.381625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          424                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          614                       # number of writebacks
system.cpu.icache.writebacks::total               614                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1071                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1123                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1071                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           52                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1123                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     92815500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      3842000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96657500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     92815500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      3842000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96657500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001130                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.009243                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001178                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001130                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.009243                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001178                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86662.464986                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73884.615385                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86070.792520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86662.464986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73884.615385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86070.792520                       # average overall mshr miss latency
system.cpu.icache.replacements                    614                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       946751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst         5566                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          952317                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1071                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           60                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1132                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     93351000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      4255000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     97606000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       947822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst         5626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       953449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.010665                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001187                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87162.464986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 70916.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86224.381625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1071                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     92815500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      3842000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96657500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.009243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86662.464986                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73884.615385                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86070.792520                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           467.980809                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              953441                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1124                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            848.257117                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            1                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   466.549975                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.430835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.911230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.000841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.914025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3814920                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3814920                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse            953441                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         1124                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan                 953449                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data       244679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data         8240                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           252919                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data       244679                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data         8240                       # number of overall hits
system.cpu.dcache.overall_hits::total          252919                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data         5203                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data          137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5340                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data         5203                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data          137                       # number of overall misses
system.cpu.dcache.overall_misses::total          5340                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    407514500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data     10347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    417861500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    407514500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data     10347000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    417861500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data       249882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data         8377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       258259                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       249882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data         8377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       258259                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.020822                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.016354                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020677                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.020822                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.016354                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020677                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78322.986738                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 75525.547445                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78251.217228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78322.986738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 75525.547445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78251.217228                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2369                       # number of writebacks
system.cpu.dcache.writebacks::total              2369                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data           54                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         5203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data           83                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         5203                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data           83                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5286                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    404913000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data      6732500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    411645500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    404913000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data      6732500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    411645500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.020822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.009908                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.020822                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.009908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77822.986738                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81114.457831                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77874.668937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77822.986738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81114.457831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77874.668937                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       149827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data         4944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          154771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         2945                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data           76                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3021                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    216574500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data      5651500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    222226000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       152772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data         5020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       157792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.015139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73539.728353                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 74361.842105                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73560.410460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         2945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data           36                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2981                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    215102000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data      2789000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    217891000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019277                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73039.728353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 77472.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73093.257296                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        94852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data         3296                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          98148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data           61                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2319                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    190940000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data      4695500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    195635500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        97110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data         3357                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       100467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.023252                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023082                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84561.558902                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 76975.409836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84362.009487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data           47                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    189811000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data      3943500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    193754500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.023252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.014001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84061.558902                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 83904.255319                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84058.351410                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           485.119094                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              258204                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.856008                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   484.709488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data     0.409606                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.946698                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.000800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.947498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1038321                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1038321                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse            258204                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims         5285                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan                 258259                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1110123500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::OFF   1110123500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
