Analysis & Synthesis report for RAM
Tue Nov 27 15:19:46 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Added for RAM Pass-Through Logic
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for SRAM:SRAM_1|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated
 14. Source assignments for SRAM:SRAM_2|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated
 15. Source assignments for SRAM:SRAM_3|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated
 16. Parameter Settings for Inferred Entity Instance: SRAM:SRAM_1|altsyncram:mem_rtl_0
 17. Parameter Settings for Inferred Entity Instance: SRAM:SRAM_2|altsyncram:mem_rtl_0
 18. Parameter Settings for Inferred Entity Instance: SRAM:SRAM_3|altsyncram:mem_rtl_0
 19. altsyncram Parameter Settings by Entity Instance
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Nov 27 15:19:46 2018            ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; RAM                                              ;
; Top-level Entity Name       ; RAM                                              ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 166                                              ;
; Total pins                  ; 48                                               ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 49,152                                           ;
; Total PLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C12Q240C8       ;                    ;
; Top-level entity name                                                      ; RAM                ; RAM                ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+
; SRAM.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/Project/RAM/SRAM.v                 ;         ;
; RAM.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/Project/RAM/RAM.v                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/quartus2/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_i9c1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/Project/RAM/db/altsyncram_i9c1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 166   ;
;     -- Combinational with no register       ; 41    ;
;     -- Register only                        ; 58    ;
;     -- Combinational with a register        ; 67    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 68    ;
;     -- 3 input functions                    ; 17    ;
;     -- 2 input functions                    ; 23    ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 155   ;
;     -- arithmetic mode                      ; 11    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 16    ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 125   ;
; Total logic cells in carry chains           ; 12    ;
; I/O pins                                    ; 48    ;
; Total memory bits                           ; 49152 ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 174   ;
; Total fan-out                               ; 1800  ;
; Average fan-out                             ; 6.87  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                  ; Library Name ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------+--------------+
; |RAM                                      ; 166 (76)    ; 125          ; 49152       ; 48   ; 0            ; 41 (28)      ; 58 (29)           ; 67 (19)          ; 12 (12)         ; 0 (0)      ; |RAM                                                                 ; work         ;
;    |SRAM:SRAM_1|                          ; 45 (45)     ; 43           ; 16384       ; 0    ; 0            ; 2 (2)        ; 27 (27)           ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |RAM|SRAM:SRAM_1                                                     ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |RAM|SRAM:SRAM_1|altsyncram:mem_rtl_0                                ; work         ;
;          |altsyncram_i9c1:auto_generated| ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |RAM|SRAM:SRAM_1|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated ; work         ;
;    |SRAM:SRAM_2|                          ; 19 (19)     ; 17           ; 16384       ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |RAM|SRAM:SRAM_2                                                     ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |RAM|SRAM:SRAM_2|altsyncram:mem_rtl_0                                ; work         ;
;          |altsyncram_i9c1:auto_generated| ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |RAM|SRAM:SRAM_2|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated ; work         ;
;    |SRAM:SRAM_3|                          ; 26 (26)     ; 17           ; 16384       ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |RAM|SRAM:SRAM_3                                                     ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |RAM|SRAM:SRAM_3|altsyncram:mem_rtl_0                                ; work         ;
;          |altsyncram_i9c1:auto_generated| ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |RAM|SRAM:SRAM_3|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated ; work         ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; SRAM:SRAM_1|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; SRAM:SRAM_2|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; SRAM:SRAM_3|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------+----------------------------------------------+
; Register name                           ; Reason for Removal                           ;
+-----------------------------------------+----------------------------------------------+
; SRAM:SRAM_1|mem_rtl_0_bypass[0..9]      ; Lost fanout                                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[0..9]      ; Lost fanout                                  ;
; SRAM:SRAM_3|mem_rtl_0_bypass[0..9]      ; Lost fanout                                  ;
; SRAM:SRAM_1|mem_rtl_0_bypass[12]        ; Merged with address[0]~reg0                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[12]        ; Merged with address[0]~reg0                  ;
; SRAM:SRAM_3|mem_rtl_0_bypass[12]        ; Merged with address[0]~reg0                  ;
; SRAM:SRAM_1|mem_rtl_0_bypass[14]        ; Merged with address[1]~reg0                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[14]        ; Merged with address[1]~reg0                  ;
; SRAM:SRAM_3|mem_rtl_0_bypass[14]        ; Merged with address[1]~reg0                  ;
; SRAM:SRAM_1|mem_rtl_0_bypass[16]        ; Merged with address[2]~reg0                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[16]        ; Merged with address[2]~reg0                  ;
; SRAM:SRAM_3|mem_rtl_0_bypass[16]        ; Merged with address[2]~reg0                  ;
; SRAM:SRAM_1|mem_rtl_0_bypass[18]        ; Merged with address[3]~reg0                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[18]        ; Merged with address[3]~reg0                  ;
; SRAM:SRAM_3|mem_rtl_0_bypass[18]        ; Merged with address[3]~reg0                  ;
; SRAM:SRAM_1|mem_rtl_0_bypass[20]        ; Merged with address[4]~reg0                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[20]        ; Merged with address[4]~reg0                  ;
; SRAM:SRAM_3|mem_rtl_0_bypass[20]        ; Merged with address[4]~reg0                  ;
; SRAM:SRAM_1|mem_rtl_0_bypass[22]        ; Merged with address[5]~reg0                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[22]        ; Merged with address[5]~reg0                  ;
; SRAM:SRAM_3|mem_rtl_0_bypass[22]        ; Merged with address[5]~reg0                  ;
; SRAM:SRAM_1|mem_rtl_0_bypass[24]        ; Merged with address[6]~reg0                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[24]        ; Merged with address[6]~reg0                  ;
; SRAM:SRAM_3|mem_rtl_0_bypass[24]        ; Merged with address[6]~reg0                  ;
; SRAM:SRAM_1|mem_rtl_0_bypass[26]        ; Merged with address[7]~reg0                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[26]        ; Merged with address[7]~reg0                  ;
; SRAM:SRAM_3|mem_rtl_0_bypass[26]        ; Merged with address[7]~reg0                  ;
; SRAM:SRAM_1|mem_rtl_0_bypass[28]        ; Merged with address[8]~reg0                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[28]        ; Merged with address[8]~reg0                  ;
; SRAM:SRAM_3|mem_rtl_0_bypass[28]        ; Merged with address[8]~reg0                  ;
; SRAM:SRAM_1|mem_rtl_0_bypass[30]        ; Merged with address[9]~reg0                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[30]        ; Merged with address[9]~reg0                  ;
; SRAM:SRAM_3|mem_rtl_0_bypass[30]        ; Merged with address[9]~reg0                  ;
; SRAM:SRAM_2|mem_rtl_0_bypass[31]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[31] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[31]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[31] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[11]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[11] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[11]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[11] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[13]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[13] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[13]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[13] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[15]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[15] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[15]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[15] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[17]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[17] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[17]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[17] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[19]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[19] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[19]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[19] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[21]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[21] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[21]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[21] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[23]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[23] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[23]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[23] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[25]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[25] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[25]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[25] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[27]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[27] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[27]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[27] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[29]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[29] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[29]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[29] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[32]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[32] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[32]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[32] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[33]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[33] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[33]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[33] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[34]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[34] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[34]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[34] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[35]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[35] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[35]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[35] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[36]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[36] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[36]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[36] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[37]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[37] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[37]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[37] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[38]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[38] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[38]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[38] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[39]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[39] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[39]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[39] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[40]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[40] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[40]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[40] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[41]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[41] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[41]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[41] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[42]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[42] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[42]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[42] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[43]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[43] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[43]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[43] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[44]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[44] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[44]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[44] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[45]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[45] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[45]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[45] ;
; SRAM:SRAM_2|mem_rtl_0_bypass[46]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[46] ;
; SRAM:SRAM_3|mem_rtl_0_bypass[46]        ; Merged with SRAM:SRAM_1|mem_rtl_0_bypass[46] ;
; Total Number of Removed Registers = 112 ;                                              ;
+-----------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 125   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 83    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic               ;
+----------------------------------+-----------------------+
; Register Name                    ; RAM Name              ;
+----------------------------------+-----------------------+
; SRAM:SRAM_1|mem_rtl_0_bypass[0]  ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[1]  ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[2]  ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[3]  ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[4]  ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[5]  ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[6]  ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[7]  ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[8]  ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[9]  ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[10] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[11] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[12] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[13] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[14] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[15] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[16] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[17] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[18] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[19] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[20] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[21] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[22] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[23] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[24] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[25] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[26] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[27] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[28] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[29] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[30] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[31] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[32] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[33] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[34] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[35] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[36] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[37] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[38] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[39] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[40] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[41] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[42] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[43] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[44] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[45] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_1|mem_rtl_0_bypass[46] ; SRAM:SRAM_1|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[0]  ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[1]  ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[2]  ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[3]  ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[4]  ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[5]  ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[6]  ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[7]  ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[8]  ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[9]  ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[10] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[11] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[12] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[13] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[14] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[15] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[16] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[17] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[18] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[19] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[20] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[21] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[22] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[23] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[24] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[25] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[26] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[27] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[28] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[29] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[30] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[31] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[32] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[33] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[34] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[35] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[36] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[37] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[38] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[39] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[40] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[41] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[42] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[43] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[44] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[45] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_2|mem_rtl_0_bypass[46] ; SRAM:SRAM_2|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[0]  ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[1]  ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[2]  ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[3]  ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[4]  ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[5]  ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[6]  ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[7]  ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[8]  ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[9]  ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[10] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[11] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[12] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[13] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[14] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[15] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[16] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[17] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[18] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[19] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[20] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[21] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[22] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[23] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[24] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[25] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[26] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[27] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[28] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[29] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[30] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[31] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[32] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[33] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[34] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[35] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[36] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[37] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[38] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[39] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[40] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[41] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[42] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[43] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[44] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[45] ; SRAM:SRAM_3|mem_rtl_0 ;
; SRAM:SRAM_3|mem_rtl_0_bypass[46] ; SRAM:SRAM_3|mem_rtl_0 ;
+----------------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |RAM|e[0]                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RAM|dataout[9]~reg0        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |RAM|datain[5]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RAM|SRAM:SRAM_1|dataout[5] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RAM|SRAM:SRAM_2|dataout[3] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RAM|SRAM:SRAM_3|dataout[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for SRAM:SRAM_1|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for SRAM:SRAM_2|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for SRAM:SRAM_3|altsyncram:mem_rtl_0|altsyncram_i9c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SRAM:SRAM_1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 16                   ; Untyped               ;
; WIDTHAD_A                          ; 10                   ; Untyped               ;
; NUMWORDS_A                         ; 1024                 ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 16                   ; Untyped               ;
; WIDTHAD_B                          ; 10                   ; Untyped               ;
; NUMWORDS_B                         ; 1024                 ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_i9c1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SRAM:SRAM_2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 16                   ; Untyped               ;
; WIDTHAD_A                          ; 10                   ; Untyped               ;
; NUMWORDS_A                         ; 1024                 ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 16                   ; Untyped               ;
; WIDTHAD_B                          ; 10                   ; Untyped               ;
; NUMWORDS_B                         ; 1024                 ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_i9c1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SRAM:SRAM_3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 16                   ; Untyped               ;
; WIDTHAD_A                          ; 10                   ; Untyped               ;
; NUMWORDS_A                         ; 1024                 ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 16                   ; Untyped               ;
; WIDTHAD_B                          ; 10                   ; Untyped               ;
; NUMWORDS_B                         ; 1024                 ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_i9c1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 3                                ;
; Entity Instance                           ; SRAM:SRAM_1|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                        ;
;     -- WIDTH_A                            ; 16                               ;
;     -- NUMWORDS_A                         ; 1024                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 16                               ;
;     -- NUMWORDS_B                         ; 1024                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
; Entity Instance                           ; SRAM:SRAM_2|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                        ;
;     -- WIDTH_A                            ; 16                               ;
;     -- NUMWORDS_A                         ; 1024                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 16                               ;
;     -- NUMWORDS_B                         ; 1024                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
; Entity Instance                           ; SRAM:SRAM_3|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                        ;
;     -- WIDTH_A                            ; 16                               ;
;     -- NUMWORDS_A                         ; 1024                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 16                               ;
;     -- NUMWORDS_B                         ; 1024                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Nov 27 15:19:43 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file sram.v
    Info (12023): Found entity 1: SRAM
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM
Info (12127): Elaborating entity "RAM" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at RAM.v(31): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "SRAM" for hierarchy "SRAM:SRAM_1"
Warning (276020): Inferred RAM node "SRAM:SRAM_1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "SRAM:SRAM_2|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "SRAM:SRAM_3|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SRAM:SRAM_1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SRAM:SRAM_2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SRAM:SRAM_3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "SRAM:SRAM_1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "SRAM:SRAM_1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i9c1.tdf
    Info (12023): Found entity 1: altsyncram_i9c1
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 262 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 166 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4610 megabytes
    Info: Processing ended: Tue Nov 27 15:19:46 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


