# Practical lesson 2
## 1. Do not use negedge when you check sequential logic (sdf constraints delay can be bigger than PERIOD/2)

## 2. Do not use `<=` and `=` assignments simultaneusly
```
              __   |__   |__    __    __    __    __
         
    clk     _|  |__|  |__|  |__|  |__|  |__|  |__|  |__|      

                   |_____|_____|_____|_____|_____|_____|

    a       _______|     |     |     |     |     |     |
```
```systemverilog
initial begin
    a = 0;
    @(posedge clk);
    a = 1;
    b <= a;
end
```

 Regions:

Active  | NBA
----|-----
a = 1   |  b <= a (a = 0(old) or 1(new), result is not determined)
