{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "78abb326_b38091ad",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 3
      },
      "lineNbr": 0,
      "author": {
        "id": 1000162
      },
      "writtenOn": "2021-06-04T08:56:14Z",
      "side": 1,
      "message": "@Madhukar @ManishP can you please respond to the question in patch #1?",
      "revId": "4fc3df88d4e03600278d4ef81e5fafa77912e195",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "8889225c_6de40195",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 3
      },
      "lineNbr": 0,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2021-06-04T17:39:41Z",
      "side": 1,
      "message": "Sorry, I am not sure if a dsb would be required during GIC cpu interface enablement sequence.",
      "parentUuid": "78abb326_b38091ad",
      "revId": "4fc3df88d4e03600278d4ef81e5fafa77912e195",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}