Info: constrained 'hwclk' to bel 'X24/Y0/io1'
Info: constrained 'pir_in' to bel 'X0/Y27/io0'
Info: constrained 'led_out' to bel 'X0/Y28/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       13 LCs used as LUT4 only
Info:        7 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        1 LCs used as DFF only
Info: Packing carries..
Info:       15 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        8 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting hwclk$SB_IO_IN (fanout 8)
Info: Constraining chains...
Info:        4 LCs used to legalise carry chains.
Info: Checksum: 0xd6feafcd

Info: Device utilisation:
Info: 	         ICESTORM_LC:    34/ 7680     0%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     3/  256     1%
Info: 	               SB_GB:     1/    8    12%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 3 cells based on constraints.
Info: Creating initial analytic placement for 11 cells, random placement wirelen = 915.
Info:     at initial placer iter 0, wirelen = 7
Info:     at initial placer iter 1, wirelen = 12
Info:     at initial placer iter 2, wirelen = 12
Info:     at initial placer iter 3, wirelen = 12
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 12, spread = 90, legal = 90; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 90, spread = 90, legal = 97; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 16, spread = 48, legal = 82; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 19, spread = 80, legal = 80; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 74, spread = 74, legal = 80; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 13, spread = 68, legal = 92; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 32, spread = 92, legal = 92; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 67, spread = 67, legal = 74; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 7, spread = 67, legal = 74; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 14, spread = 74, legal = 74; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 68, spread = 68, legal = 74; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 8, spread = 68, legal = 74; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 18, spread = 69, legal = 76; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 70, spread = 70, legal = 77; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 12, spread = 63, legal = 76; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 24, spread = 37, legal = 62; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 56, spread = 56, legal = 62; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 14, spread = 31, legal = 70; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 31, spread = 46, legal = 81; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 74, spread = 74, legal = 81; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 24, spread = 39, legal = 59; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 20, spread = 43, legal = 65; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 59, spread = 59, legal = 65; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 11, spread = 74, legal = 80; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 23, spread = 79, legal = 79; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 74, spread = 74, legal = 80; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 18, spread = 74, legal = 79; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 26, spread = 74, legal = 74; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 73, spread = 73, legal = 74; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 27, spread = 55, legal = 77; time = 0.00s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 25, spread = 58, legal = 88; time = 0.00s
Info:     at iteration #11, type SB_GB: wirelen solved = 87, spread = 87, legal = 88; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 27, spread = 58, legal = 73; time = 0.00s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 17, spread = 80, legal = 80; time = 0.00s
Info:     at iteration #12, type SB_GB: wirelen solved = 79, spread = 79, legal = 80; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 22, spread = 79, legal = 80; time = 0.00s
Info: HeAP Placer Time: 0.02s
Info:   of which solving equations: 0.01s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 12, wirelen = 59
Info:   at iteration #3: temp = 0.000000, timing cost = 11, wirelen = 59 
Info: SA placement time 0.00s

Info: Max frequency for clock 'hwclk$SB_IO_IN_$glb_clk': 200.72 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> <async>: 1.49 ns
Info: Max delay posedge hwclk$SB_IO_IN_$glb_clk -> <async>: 5.91 ns

Info: Checksum: 0x110b4aea

Info: Routing..
Info: Setting up routing queue.
Info: Routing 94 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         97 |        3         74 |    3    74 |         0|       0.01       0.01|
Info: Routing complete.
Info: Router1 time 0.01s
Info: Checksum: 0x63b3235c

Info: Critical path report for clock 'hwclk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source counter_SB_DFFSR_Q_7_DFFLC.O
Info:  0.6  1.1    Net counter[0] (2,24) -> (2,24)
Info:                Sink counter_SB_DFFSR_Q_7_D_SB_LUT4_O_5_LC.I3
Info:                Defined in:
Info:                  top.v:18.20-18.29
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  1.4  Source counter_SB_DFFSR_Q_7_D_SB_LUT4_O_5_LC.O
Info:  0.6  2.0    Net counter_SB_DFFSR_Q_7_D[0] (2,24) -> (2,25)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  top.v:26.32-26.44
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  2.3  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  2.3    Net $nextpnr_ICESTORM_LC_0$O (2,25) -> (2,25)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.CIN
Info:  0.1  2.4  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  2.4    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[1] (2,25) -> (2,25)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  top.v:17.9-17.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.5  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  2.5    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[2] (2,25) -> (2,25)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  top.v:17.9-17.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.7  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  2.7    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[3] (2,25) -> (2,25)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  top.v:17.9-17.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.8  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  2.8    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[4] (2,25) -> (2,25)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  top.v:17.9-17.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  2.9  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  2.9    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[5] (2,25) -> (2,25)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:17.9-17.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.0  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  3.0    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[6] (2,25) -> (2,25)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:17.9-17.22
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.2  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.5  3.6    Net counter_SB_DFFSR_Q_R_SB_LUT4_O_I3[7] (2,25) -> (2,26)
Info:                Sink counter_SB_DFFSR_Q_R_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  3.9  Source counter_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  1.5  5.4    Net counter_SB_DFFSR_Q_R (2,26) -> (2,26)
Info:                Sink counter_SB_DFFSR_Q_D_SB_LUT4_O_6_LC.SR
Info:  0.1  5.5  Setup counter_SB_DFFSR_Q_D_SB_LUT4_O_6_LC.SR
Info: 2.4 ns logic, 3.1 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source pir_in$sb_io.D_IN_0
Info:  0.6  0.6    Net pir_in$SB_IO_IN (0,27) -> (1,27)
Info:                Sink led_out_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  top.v:5.16-5.22
Info:  0.3  0.9  Source led_out_SB_LUT4_O_LC.O
Info:  0.6  1.5    Net led_out$SB_IO_OUT (1,27) -> (0,28)
Info:                Sink led_out$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:6.17-6.24
Info: 0.3 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path 'posedge hwclk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source counter_SB_DFFSR_Q_7_DFFLC.O
Info:  0.6  1.1    Net counter[0] (2,24) -> (2,24)
Info:                Sink counter_SB_DFFSR_Q_7_D_SB_LUT4_O_5_LC.I3
Info:                Defined in:
Info:                  top.v:18.20-18.29
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  1.4  Source counter_SB_DFFSR_Q_7_D_SB_LUT4_O_5_LC.O
Info:  1.3  2.8    Net counter_SB_DFFSR_Q_7_D[0] (2,24) -> (1,26)
Info:                Sink $nextpnr_ICESTORM_LC_2.I1
Info:                Defined in:
Info:                  top.v:26.32-26.44
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  3.0  Source $nextpnr_ICESTORM_LC_2.COUT
Info:  0.0  3.0    Net $nextpnr_ICESTORM_LC_2$O (1,26) -> (1,26)
Info:                Sink led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.CIN
Info:  0.1  3.2  Source led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  3.2    Net led_out_SB_LUT4_O_I2[1] (1,26) -> (1,26)
Info:                Sink led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  top.v:26.32-26.44
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.3  Source led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  3.3    Net led_out_SB_LUT4_O_I2[2] (1,26) -> (1,26)
Info:                Sink led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  top.v:26.32-26.44
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.4  Source led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  3.4    Net led_out_SB_LUT4_O_I2[3] (1,26) -> (1,26)
Info:                Sink led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  top.v:26.32-26.44
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.5  Source led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  3.5    Net led_out_SB_LUT4_O_I2[4] (1,26) -> (1,26)
Info:                Sink led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  top.v:26.32-26.44
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.7  Source led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  3.7    Net led_out_SB_LUT4_O_I2[5] (1,26) -> (1,26)
Info:                Sink led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:26.32-26.44
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.8  Source led_out_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  3.8    Net led_out_SB_LUT4_O_I2[6] (1,26) -> (1,26)
Info:                Sink led_out_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.v:26.32-26.44
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  3.9  Source led_out_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.5  4.4    Net $nextpnr_ICESTORM_LC_3$I3 (1,26) -> (1,27)
Info:                Sink $nextpnr_ICESTORM_LC_3.I3
Info:  0.3  4.7  Source $nextpnr_ICESTORM_LC_3.O
Info:  0.6  5.3    Net led_out_SB_LUT4_O_I0[2] (1,27) -> (1,27)
Info:                Sink led_out_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  top.v:26.32-26.44
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.4  5.7  Source led_out_SB_LUT4_O_LC.O
Info:  0.6  6.2    Net led_out$SB_IO_OUT (1,27) -> (0,28)
Info:                Sink led_out$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.v:6.17-6.24
Info: 2.7 ns logic, 3.5 ns routing

Info: Max frequency for clock 'hwclk$SB_IO_IN_$glb_clk': 181.19 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> <async>: 1.49 ns
Info: Max delay posedge hwclk$SB_IO_IN_$glb_clk -> <async>: 6.24 ns

Info: Program finished normally.
