Analysis & Synthesis report for ULA
Thu Oct 27 18:15:34 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Oct 27 18:15:34 2016          ;
; Quartus II 64-Bit Version   ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name               ; ULA                                        ;
; Top-level Entity Name       ; placa_ULA                                  ;
; Family                      ; MAX V                                      ;
+-----------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; placa_ULA          ; ULA                ;
; Family name                                                                ; MAX V              ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                     ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------+---------+
; placa_ULA.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/CIN/phts/Desktop/ULA-Quartus/placa_ULA.bdf ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Oct 27 18:15:34 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file menor_sinal.bdf
    Info (12023): Found entity 1: menor_sinal
Info (12021): Found 1 design units, including 1 entities, in source file BCD_demux.bdf
    Info (12023): Found entity 1: BCD_demux
Info (12021): Found 1 design units, including 1 entities, in source file BCD_2D.bdf
    Info (12023): Found entity 1: BCD_2D
Info (12021): Found 1 design units, including 1 entities, in source file display_encoder.bdf
    Info (12023): Found entity 1: display_encoder
Info (12021): Found 1 design units, including 1 entities, in source file somador_bit.bdf
    Info (12023): Found entity 1: somador_bit
Info (12021): Found 1 design units, including 1 entities, in source file equals_bit.bdf
    Info (12023): Found entity 1: equals_bit
Info (12021): Found 1 design units, including 1 entities, in source file AND30.bdf
    Info (12023): Found entity 1: AND30
Info (12021): Found 1 design units, including 1 entities, in source file XOR30.bdf
    Info (12023): Found entity 1: XOR30
Warning (12019): Can't analyze file -- file complementador.bdf is missing
Warning (12019): Can't analyze file -- file bitequals.bdf is missing
Warning (12019): Can't analyze file -- file subtrator.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file ULA.bdf
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file somador.bdf
    Info (12023): Found entity 1: somador
Warning (12090): Entity "MUX" obtained from "MUX.bdf" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file MUX.bdf
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file menor_bit.bdf
    Info (12023): Found entity 1: menor_bit
Warning (12019): Can't analyze file -- file maior_bit.bdf is missing
Warning (12019): Can't analyze file -- file inversor.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file DEMUX.bdf
    Info (12023): Found entity 1: DEMUX
Info (12021): Found 1 design units, including 1 entities, in source file compare_less.bdf
    Info (12023): Found entity 1: compare_less
Info (12021): Found 1 design units, including 1 entities, in source file compare_greater.bdf
    Info (12023): Found entity 1: compare_greater
Info (12021): Found 1 design units, including 1 entities, in source file compare_equals.bdf
    Info (12023): Found entity 1: compare_equals
Info (12021): Found 1 design units, including 1 entities, in source file BCD.bdf
    Info (12023): Found entity 1: BCD
Info (12021): Found 1 design units, including 1 entities, in source file b2d.bdf
    Info (12023): Found entity 1: b2d
Info (12021): Found 1 design units, including 1 entities, in source file placa_ULA.bdf
    Info (12023): Found entity 1: placa_ULA
Info (12127): Elaborating entity "placa_ULA" for the top level hierarchy
Error (275046): Illegal name "DP" -- pin name already exists
Error (275046): Illegal name "A" -- pin name already exists
Error (275046): Illegal name "B" -- pin name already exists
Error (275046): Illegal name "C" -- pin name already exists
Error (275046): Illegal name "D" -- pin name already exists
Error (275046): Illegal name "E" -- pin name already exists
Error (275046): Illegal name "F" -- pin name already exists
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 7 warnings
    Error: Peak virtual memory: 601 megabytes
    Error: Processing ended: Thu Oct 27 18:15:34 2016
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:01


