// Seed: 747048860
module module_0;
  wor id_1 = 1'h0;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  reg id_3;
  final begin : LABEL_0
    if (id_3) id_3 = #1 1;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  assign id_7[1] = 1'b0;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1
  );
endmodule
