
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000222  00800200  00001502  00001596  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001502  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001d  00800422  00800422  000017b8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000017b8  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000258  00000000  00000000  00001814  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ac2  00000000  00000000  00001a6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000c91  00000000  00000000  0000352e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000023c8  00000000  00000000  000041bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005bc  00000000  00000000  00006588  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00012905  00000000  00000000  00006b44  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e8a  00000000  00000000  00019449  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e8  00000000  00000000  0001a2d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00004776  00000000  00000000  0001a4bb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	19 c1       	rjmp	.+562    	; 0x24c <__vector_6>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c0 c2       	rjmp	.+1408   	; 0x61e <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	2a 03       	fmul	r18, r18
      e6:	7c 03       	fmul	r23, r20
      e8:	7c 03       	fmul	r23, r20
      ea:	7c 03       	fmul	r23, r20
      ec:	7c 03       	fmul	r23, r20
      ee:	7c 03       	fmul	r23, r20
      f0:	7c 03       	fmul	r23, r20
      f2:	7c 03       	fmul	r23, r20
      f4:	2a 03       	fmul	r18, r18
      f6:	7c 03       	fmul	r23, r20
      f8:	7c 03       	fmul	r23, r20
      fa:	7c 03       	fmul	r23, r20
      fc:	7c 03       	fmul	r23, r20
      fe:	7c 03       	fmul	r23, r20
     100:	7c 03       	fmul	r23, r20
     102:	7c 03       	fmul	r23, r20
     104:	2c 03       	fmul	r18, r20
     106:	7c 03       	fmul	r23, r20
     108:	7c 03       	fmul	r23, r20
     10a:	7c 03       	fmul	r23, r20
     10c:	7c 03       	fmul	r23, r20
     10e:	7c 03       	fmul	r23, r20
     110:	7c 03       	fmul	r23, r20
     112:	7c 03       	fmul	r23, r20
     114:	7c 03       	fmul	r23, r20
     116:	7c 03       	fmul	r23, r20
     118:	7c 03       	fmul	r23, r20
     11a:	7c 03       	fmul	r23, r20
     11c:	7c 03       	fmul	r23, r20
     11e:	7c 03       	fmul	r23, r20
     120:	7c 03       	fmul	r23, r20
     122:	7c 03       	fmul	r23, r20
     124:	2c 03       	fmul	r18, r20
     126:	7c 03       	fmul	r23, r20
     128:	7c 03       	fmul	r23, r20
     12a:	7c 03       	fmul	r23, r20
     12c:	7c 03       	fmul	r23, r20
     12e:	7c 03       	fmul	r23, r20
     130:	7c 03       	fmul	r23, r20
     132:	7c 03       	fmul	r23, r20
     134:	7c 03       	fmul	r23, r20
     136:	7c 03       	fmul	r23, r20
     138:	7c 03       	fmul	r23, r20
     13a:	7c 03       	fmul	r23, r20
     13c:	7c 03       	fmul	r23, r20
     13e:	7c 03       	fmul	r23, r20
     140:	7c 03       	fmul	r23, r20
     142:	7c 03       	fmul	r23, r20
     144:	78 03       	fmul	r23, r16
     146:	7c 03       	fmul	r23, r20
     148:	7c 03       	fmul	r23, r20
     14a:	7c 03       	fmul	r23, r20
     14c:	7c 03       	fmul	r23, r20
     14e:	7c 03       	fmul	r23, r20
     150:	7c 03       	fmul	r23, r20
     152:	7c 03       	fmul	r23, r20
     154:	55 03       	mulsu	r21, r21
     156:	7c 03       	fmul	r23, r20
     158:	7c 03       	fmul	r23, r20
     15a:	7c 03       	fmul	r23, r20
     15c:	7c 03       	fmul	r23, r20
     15e:	7c 03       	fmul	r23, r20
     160:	7c 03       	fmul	r23, r20
     162:	7c 03       	fmul	r23, r20
     164:	7c 03       	fmul	r23, r20
     166:	7c 03       	fmul	r23, r20
     168:	7c 03       	fmul	r23, r20
     16a:	7c 03       	fmul	r23, r20
     16c:	7c 03       	fmul	r23, r20
     16e:	7c 03       	fmul	r23, r20
     170:	7c 03       	fmul	r23, r20
     172:	7c 03       	fmul	r23, r20
     174:	49 03       	fmul	r20, r17
     176:	7c 03       	fmul	r23, r20
     178:	7c 03       	fmul	r23, r20
     17a:	7c 03       	fmul	r23, r20
     17c:	7c 03       	fmul	r23, r20
     17e:	7c 03       	fmul	r23, r20
     180:	7c 03       	fmul	r23, r20
     182:	7c 03       	fmul	r23, r20
     184:	67 03       	mulsu	r22, r23

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	14 e0       	ldi	r17, 0x04	; 4
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 e0       	ldi	r30, 0x02	; 2
     19e:	f5 e1       	ldi	r31, 0x15	; 21
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 32       	cpi	r26, 0x22	; 34
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	24 e0       	ldi	r18, 0x04	; 4
     1b2:	a2 e2       	ldi	r26, 0x22	; 34
     1b4:	b4 e0       	ldi	r27, 0x04	; 4
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 33       	cpi	r26, 0x3F	; 63
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	1c d3       	rcall	.+1592   	; 0x7fa <main>
     1c2:	0c 94 7f 0a 	jmp	0x14fe	; 0x14fe <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
#include "defines.h"
#include "ADC.h"


void ADC_init(void){
	set_bit(ADCSRA, ADEN); //Enables the ADC
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 68       	ori	r24, 0x80	; 128
     1d0:	80 83       	st	Z, r24
	//Use a prescaler to determine the frequency of successive approximation (ADPS bit in ADCSRA) (we used 128)
	set_bit(ADCSRA, ADPS2);
     1d2:	80 81       	ld	r24, Z
     1d4:	84 60       	ori	r24, 0x04	; 4
     1d6:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);	
     1d8:	80 81       	ld	r24, Z
     1da:	82 60       	ori	r24, 0x02	; 2
     1dc:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);					
     1de:	80 81       	ld	r24, Z
     1e0:	81 60       	ori	r24, 0x01	; 1
     1e2:	80 83       	st	Z, r24
	set_bit(ADMUX, REFS0); //Voltage reference: AVCC with external capacitor at AREF pin (Table 26-3)
     1e4:	ec e7       	ldi	r30, 0x7C	; 124
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
     1ee:	08 95       	ret

000001f0 <ADC_read>:
//dont change ADMUX until one ADC clock cycle after ADSC is written (should be met by using a wait loop in this function)
uint16_t ADC_read(int channel){
	// Set bit 7 to 0, bit 6 to 1, bit 5 to 0, and let the rest be decided by the channel.
	// 010X XXXX
	
	ADMUX = 0x40 + channel;
     1f0:	80 5c       	subi	r24, 0xC0	; 192
     1f2:	80 93 7c 00 	sts	0x007C, r24

	set_bit(ADCSRA, ADSC); //Start a conversion
     1f6:	ea e7       	ldi	r30, 0x7A	; 122
     1f8:	f0 e0       	ldi	r31, 0x00	; 0
     1fa:	80 81       	ld	r24, Z
     1fc:	80 64       	ori	r24, 0x40	; 64
     1fe:	80 83       	st	Z, r24

	//wait til conversion is complete
	while(test_bit(ADCSRA, ADSC))
     200:	80 81       	ld	r24, Z
     202:	86 fd       	sbrc	r24, 6
     204:	fd cf       	rjmp	.-6      	; 0x200 <ADC_read+0x10>
		;

	//uint16_t adc_result = (ADCH << 8) + ADCL; //ADC could possibly be accessed directly
	uint16_t adc_result = ADC;
     206:	80 91 78 00 	lds	r24, 0x0078
     20a:	90 91 79 00 	lds	r25, 0x0079
	//check <avr/io.h> for details
	return adc_result;
}
     20e:	08 95       	ret

00000210 <CAN_int_vect>:
	}
	
	uint8_t buffer_states = (uint8_t)(1 << buffer_numb);
	MCP2515_request_to_send(buffer_states);
	
}
     210:	cf 93       	push	r28
     212:	8c e2       	ldi	r24, 0x2C	; 44
     214:	29 d1       	rcall	.+594    	; 0x468 <MCP2515_read>
     216:	c8 2f       	mov	r28, r24
     218:	80 ff       	sbrs	r24, 0
     21a:	0a c0       	rjmp	.+20     	; 0x230 <CAN_int_vect+0x20>
     21c:	40 e0       	ldi	r20, 0x00	; 0
     21e:	61 e0       	ldi	r22, 0x01	; 1
     220:	8c e2       	ldi	r24, 0x2C	; 44
     222:	2f d1       	rcall	.+606    	; 0x482 <MCP2515_bit_modify>
     224:	21 e0       	ldi	r18, 0x01	; 1
     226:	30 e0       	ldi	r19, 0x00	; 0
     228:	30 93 25 04 	sts	0x0425, r19
     22c:	20 93 24 04 	sts	0x0424, r18
     230:	c1 ff       	sbrs	r28, 1
     232:	0a c0       	rjmp	.+20     	; 0x248 <CAN_int_vect+0x38>
     234:	40 e0       	ldi	r20, 0x00	; 0
     236:	62 e0       	ldi	r22, 0x02	; 2
     238:	8c e2       	ldi	r24, 0x2C	; 44
     23a:	23 d1       	rcall	.+582    	; 0x482 <MCP2515_bit_modify>
     23c:	81 e0       	ldi	r24, 0x01	; 1
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	90 93 23 04 	sts	0x0423, r25
     244:	80 93 22 04 	sts	0x0422, r24
     248:	cf 91       	pop	r28
     24a:	08 95       	ret

0000024c <__vector_6>:
     24c:	1f 92       	push	r1
     24e:	0f 92       	push	r0
     250:	0f b6       	in	r0, 0x3f	; 63
     252:	0f 92       	push	r0
     254:	11 24       	eor	r1, r1
     256:	0b b6       	in	r0, 0x3b	; 59
     258:	0f 92       	push	r0
     25a:	2f 93       	push	r18
     25c:	3f 93       	push	r19
     25e:	4f 93       	push	r20
     260:	5f 93       	push	r21
     262:	6f 93       	push	r22
     264:	7f 93       	push	r23
     266:	8f 93       	push	r24
     268:	9f 93       	push	r25
     26a:	af 93       	push	r26
     26c:	bf 93       	push	r27
     26e:	ef 93       	push	r30
     270:	ff 93       	push	r31
     272:	ce df       	rcall	.-100    	; 0x210 <CAN_int_vect>
     274:	ff 91       	pop	r31
     276:	ef 91       	pop	r30
     278:	bf 91       	pop	r27
     27a:	af 91       	pop	r26
     27c:	9f 91       	pop	r25
     27e:	8f 91       	pop	r24
     280:	7f 91       	pop	r23
     282:	6f 91       	pop	r22
     284:	5f 91       	pop	r21
     286:	4f 91       	pop	r20
     288:	3f 91       	pop	r19
     28a:	2f 91       	pop	r18
     28c:	0f 90       	pop	r0
     28e:	0b be       	out	0x3b, r0	; 59
     290:	0f 90       	pop	r0
     292:	0f be       	out	0x3f, r0	; 63
     294:	0f 90       	pop	r0
     296:	1f 90       	pop	r1
     298:	18 95       	reti

0000029a <CAN_init>:
     29a:	ed 98       	cbi	0x1d, 5	; 29
     29c:	ea e6       	ldi	r30, 0x6A	; 106
     29e:	f0 e0       	ldi	r31, 0x00	; 0
     2a0:	80 81       	ld	r24, Z
     2a2:	87 7f       	andi	r24, 0xF7	; 247
     2a4:	80 83       	st	Z, r24
     2a6:	80 81       	ld	r24, Z
     2a8:	8b 7f       	andi	r24, 0xFB	; 251
     2aa:	80 83       	st	Z, r24
     2ac:	ed 9a       	sbi	0x1d, 5	; 29
     2ae:	02 d1       	rcall	.+516    	; 0x4b4 <MCP2515_init>
     2b0:	8e e0       	ldi	r24, 0x0E	; 14
     2b2:	da d0       	rcall	.+436    	; 0x468 <MCP2515_read>
     2b4:	1f 92       	push	r1
     2b6:	8f 93       	push	r24
     2b8:	87 e0       	ldi	r24, 0x07	; 7
     2ba:	92 e0       	ldi	r25, 0x02	; 2
     2bc:	9f 93       	push	r25
     2be:	8f 93       	push	r24
     2c0:	04 d5       	rcall	.+2568   	; 0xcca <printf>
     2c2:	4f ef       	ldi	r20, 0xFF	; 255
     2c4:	64 e6       	ldi	r22, 0x64	; 100
     2c6:	80 e6       	ldi	r24, 0x60	; 96
     2c8:	dc d0       	rcall	.+440    	; 0x482 <MCP2515_bit_modify>
     2ca:	4f ef       	ldi	r20, 0xFF	; 255
     2cc:	60 e6       	ldi	r22, 0x60	; 96
     2ce:	80 e7       	ldi	r24, 0x70	; 112
     2d0:	d8 d0       	rcall	.+432    	; 0x482 <MCP2515_bit_modify>
     2d2:	43 e0       	ldi	r20, 0x03	; 3
     2d4:	63 e0       	ldi	r22, 0x03	; 3
     2d6:	8b e2       	ldi	r24, 0x2B	; 43
     2d8:	d4 d0       	rcall	.+424    	; 0x482 <MCP2515_bit_modify>
     2da:	8b e2       	ldi	r24, 0x2B	; 43
     2dc:	c5 d0       	rcall	.+394    	; 0x468 <MCP2515_read>
     2de:	1f 92       	push	r1
     2e0:	8f 93       	push	r24
     2e2:	80 e2       	ldi	r24, 0x20	; 32
     2e4:	92 e0       	ldi	r25, 0x02	; 2
     2e6:	9f 93       	push	r25
     2e8:	8f 93       	push	r24
     2ea:	ef d4       	rcall	.+2526   	; 0xcca <printf>
     2ec:	40 e0       	ldi	r20, 0x00	; 0
     2ee:	60 ee       	ldi	r22, 0xE0	; 224
     2f0:	8f e0       	ldi	r24, 0x0F	; 15
     2f2:	c7 d0       	rcall	.+398    	; 0x482 <MCP2515_bit_modify>
     2f4:	8e e0       	ldi	r24, 0x0E	; 14
     2f6:	b8 d0       	rcall	.+368    	; 0x468 <MCP2515_read>
     2f8:	1f 92       	push	r1
     2fa:	8f 93       	push	r24
     2fc:	81 e3       	ldi	r24, 0x31	; 49
     2fe:	92 e0       	ldi	r25, 0x02	; 2
     300:	9f 93       	push	r25
     302:	8f 93       	push	r24
     304:	e2 d4       	rcall	.+2500   	; 0xcca <printf>
     306:	8d b7       	in	r24, 0x3d	; 61
     308:	9e b7       	in	r25, 0x3e	; 62
     30a:	0c 96       	adiw	r24, 0x0c	; 12
     30c:	0f b6       	in	r0, 0x3f	; 63
     30e:	f8 94       	cli
     310:	9e bf       	out	0x3e, r25	; 62
     312:	0f be       	out	0x3f, r0	; 63
     314:	8d bf       	out	0x3d, r24	; 61
     316:	08 95       	ret

00000318 <CAN_data_receive>:


}


void CAN_data_receive(can_message* received_msg){
     318:	df 92       	push	r13
     31a:	ef 92       	push	r14
     31c:	ff 92       	push	r15
     31e:	0f 93       	push	r16
     320:	1f 93       	push	r17
     322:	cf 93       	push	r28
     324:	df 93       	push	r29
     326:	8c 01       	movw	r16, r24
	cli();
     328:	f8 94       	cli
	int receive_buffer_numb = 0;
	if(flag_RX0){
     32a:	80 91 24 04 	lds	r24, 0x0424
     32e:	90 91 25 04 	lds	r25, 0x0425
     332:	89 2b       	or	r24, r25
     334:	39 f0       	breq	.+14     	; 0x344 <CAN_data_receive+0x2c>
		receive_buffer_numb = 0;
		flag_RX0 = 0;
     336:	10 92 25 04 	sts	0x0425, r1
     33a:	10 92 24 04 	sts	0x0424, r1

void CAN_data_receive(can_message* received_msg){
	cli();
	int receive_buffer_numb = 0;
	if(flag_RX0){
		receive_buffer_numb = 0;
     33e:	c0 e0       	ldi	r28, 0x00	; 0
     340:	d0 e0       	ldi	r29, 0x00	; 0
     342:	11 c0       	rjmp	.+34     	; 0x366 <CAN_data_receive+0x4e>
		flag_RX0 = 0;
	}
	else if(flag_RX1){
     344:	80 91 22 04 	lds	r24, 0x0422
     348:	90 91 23 04 	lds	r25, 0x0423
     34c:	89 2b       	or	r24, r25
     34e:	39 f0       	breq	.+14     	; 0x35e <CAN_data_receive+0x46>
		receive_buffer_numb = 1;
		flag_RX1 = 0;
     350:	10 92 23 04 	sts	0x0423, r1
     354:	10 92 22 04 	sts	0x0422, r1
	if(flag_RX0){
		receive_buffer_numb = 0;
		flag_RX0 = 0;
	}
	else if(flag_RX1){
		receive_buffer_numb = 1;
     358:	c1 e0       	ldi	r28, 0x01	; 1
     35a:	d0 e0       	ldi	r29, 0x00	; 0
     35c:	04 c0       	rjmp	.+8      	; 0x366 <CAN_data_receive+0x4e>
		flag_RX1 = 0;
	}
	else{
		received_msg->length = 0;
     35e:	f8 01       	movw	r30, r16
     360:	12 82       	std	Z+2, r1	; 0x02
		sei();
     362:	78 94       	sei
		return;
     364:	3e c0       	rjmp	.+124    	; 0x3e2 <CAN_data_receive+0xca>
	}
	uint8_t id_high = MCP2515_read(MCP_RXB0SIDH + BUFFER_LENGTH * receive_buffer_numb);
     366:	fc 2e       	mov	r15, r28
     368:	ff 0c       	add	r15, r15
     36a:	ff 0c       	add	r15, r15
     36c:	ff 0c       	add	r15, r15
     36e:	ff 0c       	add	r15, r15
     370:	81 e6       	ldi	r24, 0x61	; 97
     372:	8f 0d       	add	r24, r15
     374:	79 d0       	rcall	.+242    	; 0x468 <MCP2515_read>
     376:	e8 2e       	mov	r14, r24
	uint8_t id_low = MCP2515_read(MCP_RXB0SIDL + BUFFER_LENGTH * receive_buffer_numb);
     378:	82 e6       	ldi	r24, 0x62	; 98
     37a:	8f 0d       	add	r24, r15
     37c:	75 d0       	rcall	.+234    	; 0x468 <MCP2515_read>
	/*
		id_low:	    X XXXX LLL
		id_high: HHHH HHHH
		id:		 HHHH HHHH LLL
	*/
	received_msg->id = (id_high << 3) + id_low; 
     37e:	2e 2d       	mov	r18, r14
     380:	30 e0       	ldi	r19, 0x00	; 0
     382:	22 0f       	add	r18, r18
     384:	33 1f       	adc	r19, r19
     386:	22 0f       	add	r18, r18
     388:	33 1f       	adc	r19, r19
     38a:	22 0f       	add	r18, r18
     38c:	33 1f       	adc	r19, r19
	}
	uint8_t id_high = MCP2515_read(MCP_RXB0SIDH + BUFFER_LENGTH * receive_buffer_numb);
	uint8_t id_low = MCP2515_read(MCP_RXB0SIDL + BUFFER_LENGTH * receive_buffer_numb);
	
	//only want the last 3 bits
	id_low = id_low >> 5;
     38e:	82 95       	swap	r24
     390:	86 95       	lsr	r24
     392:	87 70       	andi	r24, 0x07	; 7
	/*
		id_low:	    X XXXX LLL
		id_high: HHHH HHHH
		id:		 HHHH HHHH LLL
	*/
	received_msg->id = (id_high << 3) + id_low; 
     394:	28 0f       	add	r18, r24
     396:	31 1d       	adc	r19, r1
     398:	f8 01       	movw	r30, r16
     39a:	31 83       	std	Z+1, r19	; 0x01
     39c:	20 83       	st	Z, r18
	
	//read the data length contained in the last 3 bits of the RXBnDLC register
	received_msg->length = (MCP2515_read(MCP_RXB0DLC + BUFFER_LENGTH * receive_buffer_numb) % (1<<3));
     39e:	85 e6       	ldi	r24, 0x65	; 101
     3a0:	8f 0d       	add	r24, r15
     3a2:	62 d0       	rcall	.+196    	; 0x468 <MCP2515_read>
     3a4:	87 70       	andi	r24, 0x07	; 7
     3a6:	f8 01       	movw	r30, r16
     3a8:	82 83       	std	Z+2, r24	; 0x02
	
	//read the data
	for (uint8_t byte = 0; byte < received_msg->length; byte++){
     3aa:	88 23       	and	r24, r24
     3ac:	c9 f0       	breq	.+50     	; 0x3e0 <CAN_data_receive+0xc8>
		int address = (MCP_RXB0D0 + byte) + BUFFER_LENGTH * receive_buffer_numb;
     3ae:	7e 01       	movw	r14, r28
     3b0:	ee 0c       	add	r14, r14
     3b2:	ff 1c       	adc	r15, r15
     3b4:	ee 0c       	add	r14, r14
     3b6:	ff 1c       	adc	r15, r15
     3b8:	ee 0c       	add	r14, r14
     3ba:	ff 1c       	adc	r15, r15
     3bc:	ee 0c       	add	r14, r14
     3be:	ff 1c       	adc	r15, r15
	
	//read the data length contained in the last 3 bits of the RXBnDLC register
	received_msg->length = (MCP2515_read(MCP_RXB0DLC + BUFFER_LENGTH * receive_buffer_numb) % (1<<3));
	
	//read the data
	for (uint8_t byte = 0; byte < received_msg->length; byte++){
     3c0:	d1 2c       	mov	r13, r1
		int address = (MCP_RXB0D0 + byte) + BUFFER_LENGTH * receive_buffer_numb;
     3c2:	cd 2d       	mov	r28, r13
     3c4:	d0 e0       	ldi	r29, 0x00	; 0
     3c6:	ce 01       	movw	r24, r28
     3c8:	8a 59       	subi	r24, 0x9A	; 154
     3ca:	9f 4f       	sbci	r25, 0xFF	; 255
		received_msg->data[byte] = MCP2515_read(address);
     3cc:	8e 0d       	add	r24, r14
     3ce:	4c d0       	rcall	.+152    	; 0x468 <MCP2515_read>
     3d0:	c0 0f       	add	r28, r16
     3d2:	d1 1f       	adc	r29, r17
     3d4:	8b 83       	std	Y+3, r24	; 0x03
	
	//read the data length contained in the last 3 bits of the RXBnDLC register
	received_msg->length = (MCP2515_read(MCP_RXB0DLC + BUFFER_LENGTH * receive_buffer_numb) % (1<<3));
	
	//read the data
	for (uint8_t byte = 0; byte < received_msg->length; byte++){
     3d6:	d3 94       	inc	r13
     3d8:	f8 01       	movw	r30, r16
     3da:	82 81       	ldd	r24, Z+2	; 0x02
     3dc:	d8 16       	cp	r13, r24
     3de:	88 f3       	brcs	.-30     	; 0x3c2 <CAN_data_receive+0xaa>
		int address = (MCP_RXB0D0 + byte) + BUFFER_LENGTH * receive_buffer_numb;
		received_msg->data[byte] = MCP2515_read(address);
	}
	sei();
     3e0:	78 94       	sei
	
}
     3e2:	df 91       	pop	r29
     3e4:	cf 91       	pop	r28
     3e6:	1f 91       	pop	r17
     3e8:	0f 91       	pop	r16
     3ea:	ff 90       	pop	r15
     3ec:	ef 90       	pop	r14
     3ee:	df 90       	pop	r13
     3f0:	08 95       	ret

000003f2 <IR_init>:

#define DISRUPTION_THRESHOLD 10
#define MOVING_AVERAGE_SIZE 4

void IR_init(void) {
	ADC_init();
     3f2:	ea ce       	rjmp	.-556    	; 0x1c8 <ADC_init>
     3f4:	08 95       	ret

000003f6 <IR_is_disrupted>:
}


bool IR_is_disrupted(void) {
     3f6:	cf 93       	push	r28
     3f8:	df 93       	push	r29
	uint16_t photodiode_brightness = ADC_read(0);
     3fa:	80 e0       	ldi	r24, 0x00	; 0
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	f8 de       	rcall	.-528    	; 0x1f0 <ADC_read>
	
	// Shift previous measurements to make room for a new one.
	static int measurements[MOVING_AVERAGE_SIZE] = {0};
	for (int i = MOVING_AVERAGE_SIZE-1; i > 0; i--) {
		measurements[i] = measurements[i-1];
     400:	ea e2       	ldi	r30, 0x2A	; 42
     402:	f4 e0       	ldi	r31, 0x04	; 4
     404:	20 81       	ld	r18, Z
     406:	31 81       	ldd	r19, Z+1	; 0x01
     408:	30 93 2d 04 	sts	0x042D, r19
     40c:	20 93 2c 04 	sts	0x042C, r18
     410:	a8 e2       	ldi	r26, 0x28	; 40
     412:	b4 e0       	ldi	r27, 0x04	; 4
     414:	4d 91       	ld	r20, X+
     416:	5c 91       	ld	r21, X
     418:	11 97       	sbiw	r26, 0x01	; 1
     41a:	51 83       	std	Z+1, r21	; 0x01
     41c:	40 83       	st	Z, r20
     41e:	e6 e2       	ldi	r30, 0x26	; 38
     420:	f4 e0       	ldi	r31, 0x04	; 4
     422:	60 81       	ld	r22, Z
     424:	71 81       	ldd	r23, Z+1	; 0x01
     426:	6d 93       	st	X+, r22
     428:	7c 93       	st	X, r23
	}
	measurements[0] = photodiode_brightness;
     42a:	91 83       	std	Z+1, r25	; 0x01
     42c:	80 83       	st	Z, r24
	 *
	 * k: MOVING_AVERAGE_SIZE
	 */
	uint16_t brightness_sum = 0;
	for (int i = 0; i < MOVING_AVERAGE_SIZE; i++) {
		brightness_sum += measurements[i];
     42e:	68 0f       	add	r22, r24
     430:	79 1f       	adc	r23, r25
     432:	46 0f       	add	r20, r22
     434:	57 1f       	adc	r21, r23
     436:	24 0f       	add	r18, r20
     438:	35 1f       	adc	r19, r21
	}
	uint16_t filtered_brightness = brightness_sum / MOVING_AVERAGE_SIZE;
     43a:	e9 01       	movw	r28, r18
     43c:	d6 95       	lsr	r29
     43e:	c7 95       	ror	r28
     440:	d6 95       	lsr	r29
     442:	c7 95       	ror	r28
	
	// Return whether the IR signal is disrupted or not
	printf("Filtered brightness: %d\n", filtered_brightness);
     444:	df 93       	push	r29
     446:	cf 93       	push	r28
     448:	81 ea       	ldi	r24, 0xA1	; 161
     44a:	93 e0       	ldi	r25, 0x03	; 3
     44c:	9f 93       	push	r25
     44e:	8f 93       	push	r24
     450:	3c d4       	rcall	.+2168   	; 0xcca <printf>
	return filtered_brightness < DISRUPTION_THRESHOLD;
     452:	81 e0       	ldi	r24, 0x01	; 1
     454:	0f 90       	pop	r0
     456:	0f 90       	pop	r0
     458:	0f 90       	pop	r0
     45a:	0f 90       	pop	r0
     45c:	2a 97       	sbiw	r28, 0x0a	; 10
     45e:	08 f0       	brcs	.+2      	; 0x462 <IR_is_disrupted+0x6c>
     460:	80 e0       	ldi	r24, 0x00	; 0
}
     462:	df 91       	pop	r29
     464:	cf 91       	pop	r28
     466:	08 95       	ret

00000468 <MCP2515_read>:
//Buffer states: three bit, setting a 1 on the buffer initiates transmitting from it 
void MCP2515_request_to_send(uint8_t buffer_states) {
	SPI_select();
	SPI_send(RTS_BASE+buffer_states);
	SPI_deselect();
}
     468:	cf 93       	push	r28
     46a:	c8 2f       	mov	r28, r24
     46c:	9b d0       	rcall	.+310    	; 0x5a4 <SPI_select>
     46e:	83 e0       	ldi	r24, 0x03	; 3
     470:	8d d0       	rcall	.+282    	; 0x58c <SPI_send>
     472:	8c 2f       	mov	r24, r28
     474:	8b d0       	rcall	.+278    	; 0x58c <SPI_send>
     476:	8f d0       	rcall	.+286    	; 0x596 <SPI_read>
     478:	c8 2f       	mov	r28, r24
     47a:	96 d0       	rcall	.+300    	; 0x5a8 <SPI_deselect>
     47c:	8c 2f       	mov	r24, r28
     47e:	cf 91       	pop	r28
     480:	08 95       	ret

00000482 <MCP2515_bit_modify>:

//puts new_data in the selected reg_adress. the function assumes that you are allowed to change every bit in the register
void MCP2515_bit_modify(uint8_t reg_address, uint8_t masked_bits, uint8_t new_data) {
     482:	1f 93       	push	r17
     484:	cf 93       	push	r28
     486:	df 93       	push	r29
     488:	18 2f       	mov	r17, r24
     48a:	d6 2f       	mov	r29, r22
     48c:	c4 2f       	mov	r28, r20
	SPI_select();
     48e:	8a d0       	rcall	.+276    	; 0x5a4 <SPI_select>
	SPI_send(BIT_MODIFY);
     490:	85 e0       	ldi	r24, 0x05	; 5
     492:	7c d0       	rcall	.+248    	; 0x58c <SPI_send>
	SPI_send(reg_address);
     494:	81 2f       	mov	r24, r17
     496:	7a d0       	rcall	.+244    	; 0x58c <SPI_send>
	SPI_send(masked_bits);
     498:	8d 2f       	mov	r24, r29
     49a:	78 d0       	rcall	.+240    	; 0x58c <SPI_send>
	SPI_send(new_data);
     49c:	8c 2f       	mov	r24, r28
     49e:	76 d0       	rcall	.+236    	; 0x58c <SPI_send>
	SPI_deselect();
     4a0:	83 d0       	rcall	.+262    	; 0x5a8 <SPI_deselect>
}
     4a2:	df 91       	pop	r29
     4a4:	cf 91       	pop	r28
     4a6:	1f 91       	pop	r17
     4a8:	08 95       	ret

000004aa <MCP2515_reset>:

void MCP2515_reset(void) {
	SPI_select();
     4aa:	7c d0       	rcall	.+248    	; 0x5a4 <SPI_select>
	SPI_send(RESET);
     4ac:	80 ec       	ldi	r24, 0xC0	; 192
     4ae:	6e d0       	rcall	.+220    	; 0x58c <SPI_send>
	SPI_deselect();
     4b0:	7b c0       	rjmp	.+246    	; 0x5a8 <SPI_deselect>
     4b2:	08 95       	ret

000004b4 <MCP2515_init>:
#define BIT_MODIFY 0x05
#define RTS_BASE 0x80


uint8_t MCP2515_init(void) {
	SPI_init();
     4b4:	5d d0       	rcall	.+186    	; 0x570 <SPI_init>
	MCP2515_reset();
     4b6:	f9 df       	rcall	.-14     	; 0x4aa <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4b8:	8f e8       	ldi	r24, 0x8F	; 143
     4ba:	91 e0       	ldi	r25, 0x01	; 1
     4bc:	01 97       	sbiw	r24, 0x01	; 1
     4be:	f1 f7       	brne	.-4      	; 0x4bc <MCP2515_init+0x8>
     4c0:	00 c0       	rjmp	.+0      	; 0x4c2 <MCP2515_init+0xe>
     4c2:	00 00       	nop
	
	_delay_us(100); //why oh why
	//check bit 7-5 of MCP_CANSTAT which signify the operation mode
	const uint8_t device_mode = MCP2515_read(MCP_CANSTAT) & MODE_MASK;
     4c4:	8e e0       	ldi	r24, 0x0E	; 14
     4c6:	d0 df       	rcall	.-96     	; 0x468 <MCP2515_read>
     4c8:	80 7e       	andi	r24, 0xE0	; 224

	if (device_mode != MODE_CONFIG) {
     4ca:	80 38       	cpi	r24, 0x80	; 128
     4cc:	29 f0       	breq	.+10     	; 0x4d8 <MCP2515_init+0x24>
		printf("MCP2515 is NOT in configuration mode after reset!\n");
     4ce:	8a eb       	ldi	r24, 0xBA	; 186
     4d0:	93 e0       	ldi	r25, 0x03	; 3
     4d2:	0c d4       	rcall	.+2072   	; 0xcec <puts>
		return 1;
     4d4:	81 e0       	ldi	r24, 0x01	; 1
     4d6:	08 95       	ret
	}
	
	return 0;
     4d8:	80 e0       	ldi	r24, 0x00	; 0
}
     4da:	08 95       	ret

000004dc <servo_init>:
#define WIDTH_MIDPOINT (MAX_WIDTH + MIN_WIDTH) / 2
#define WIDTH_RADIUS   (MAX_WIDTH - MIN_WIDTH) / 2


void servo_init(void){
	PWM_init();
     4dc:	67 d0       	rcall	.+206    	; 0x5ac <PWM_init>
	PWM_set_width(WIDTH_MIDPOINT);
     4de:	60 e0       	ldi	r22, 0x00	; 0
     4e0:	70 e0       	ldi	r23, 0x00	; 0
     4e2:	80 ec       	ldi	r24, 0xC0	; 192
     4e4:	9f e3       	ldi	r25, 0x3F	; 63
     4e6:	86 c0       	rjmp	.+268    	; 0x5f4 <PWM_set_width>
     4e8:	08 95       	ret

000004ea <servo_set>:
}

void servo_set(int8_t x){
     4ea:	cf 92       	push	r12
     4ec:	df 92       	push	r13
     4ee:	ef 92       	push	r14
     4f0:	ff 92       	push	r15
	// Calculate the width for the PWM.
	float width = WIDTH_MIDPOINT + x * WIDTH_RADIUS / 100.0;
     4f2:	68 2f       	mov	r22, r24
     4f4:	77 27       	eor	r23, r23
     4f6:	67 fd       	sbrc	r22, 7
     4f8:	70 95       	com	r23
     4fa:	87 2f       	mov	r24, r23
     4fc:	97 2f       	mov	r25, r23
     4fe:	7e d2       	rcall	.+1276   	; 0x9fc <__floatsisf>
     500:	20 e0       	ldi	r18, 0x00	; 0
     502:	30 e0       	ldi	r19, 0x00	; 0
     504:	40 e0       	ldi	r20, 0x00	; 0
     506:	5f e3       	ldi	r21, 0x3F	; 63
     508:	2d d3       	rcall	.+1626   	; 0xb64 <__mulsf3>
     50a:	20 e0       	ldi	r18, 0x00	; 0
     50c:	30 e0       	ldi	r19, 0x00	; 0
     50e:	48 ec       	ldi	r20, 0xC8	; 200
     510:	52 e4       	ldi	r21, 0x42	; 66
     512:	de d1       	rcall	.+956    	; 0x8d0 <__divsf3>
     514:	20 e0       	ldi	r18, 0x00	; 0
     516:	30 e0       	ldi	r19, 0x00	; 0
     518:	40 ec       	ldi	r20, 0xC0	; 192
     51a:	5f e3       	ldi	r21, 0x3F	; 63
     51c:	71 d1       	rcall	.+738    	; 0x800 <__addsf3>
     51e:	6b 01       	movw	r12, r22
     520:	7c 01       	movw	r14, r24
	
	// Make sure width is within range.
	if      (width < MIN_WIDTH) width = MIN_WIDTH;
     522:	20 e0       	ldi	r18, 0x00	; 0
     524:	30 e0       	ldi	r19, 0x00	; 0
     526:	40 e8       	ldi	r20, 0x80	; 128
     528:	5f e3       	ldi	r21, 0x3F	; 63
     52a:	ce d1       	rcall	.+924    	; 0x8c8 <__cmpsf2>
     52c:	88 23       	and	r24, r24
     52e:	54 f0       	brlt	.+20     	; 0x544 <servo_set+0x5a>
	else if (width > MAX_WIDTH) width = MAX_WIDTH;
     530:	20 e0       	ldi	r18, 0x00	; 0
     532:	30 e0       	ldi	r19, 0x00	; 0
     534:	40 e0       	ldi	r20, 0x00	; 0
     536:	50 e4       	ldi	r21, 0x40	; 64
     538:	c7 01       	movw	r24, r14
     53a:	b6 01       	movw	r22, r12
     53c:	0f d3       	rcall	.+1566   	; 0xb5c <__gesf2>
     53e:	18 16       	cp	r1, r24
     540:	54 f0       	brlt	.+20     	; 0x556 <servo_set+0x6c>
     542:	0e c0       	rjmp	.+28     	; 0x560 <servo_set+0x76>
void servo_set(int8_t x){
	// Calculate the width for the PWM.
	float width = WIDTH_MIDPOINT + x * WIDTH_RADIUS / 100.0;
	
	// Make sure width is within range.
	if      (width < MIN_WIDTH) width = MIN_WIDTH;
     544:	0f 2e       	mov	r0, r31
     546:	c1 2c       	mov	r12, r1
     548:	d1 2c       	mov	r13, r1
     54a:	f0 e8       	ldi	r31, 0x80	; 128
     54c:	ef 2e       	mov	r14, r31
     54e:	ff e3       	ldi	r31, 0x3F	; 63
     550:	ff 2e       	mov	r15, r31
     552:	f0 2d       	mov	r31, r0
     554:	05 c0       	rjmp	.+10     	; 0x560 <servo_set+0x76>
	else if (width > MAX_WIDTH) width = MAX_WIDTH;
     556:	c1 2c       	mov	r12, r1
     558:	d1 2c       	mov	r13, r1
     55a:	76 01       	movw	r14, r12
     55c:	68 94       	set
     55e:	f6 f8       	bld	r15, 6
	
	PWM_set_width(width);
     560:	c7 01       	movw	r24, r14
     562:	b6 01       	movw	r22, r12
     564:	47 d0       	rcall	.+142    	; 0x5f4 <PWM_set_width>
     566:	ff 90       	pop	r15
     568:	ef 90       	pop	r14
     56a:	df 90       	pop	r13
     56c:	cf 90       	pop	r12
     56e:	08 95       	ret

00000570 <SPI_init>:

void SPI_test(void) {
	SPI_send(0x00);
	uint8_t spi_read_result = SPI_read();
	
	printf("SPI_TEST: %x\n\n", spi_read_result);
     570:	22 9a       	sbi	0x04, 2	; 4
     572:	21 9a       	sbi	0x04, 1	; 4
     574:	27 9a       	sbi	0x04, 7	; 4
     576:	20 9a       	sbi	0x04, 0	; 4
     578:	8c b5       	in	r24, 0x2c	; 44
     57a:	80 61       	ori	r24, 0x10	; 16
     57c:	8c bd       	out	0x2c, r24	; 44
     57e:	8c b5       	in	r24, 0x2c	; 44
     580:	81 60       	ori	r24, 0x01	; 1
     582:	8c bd       	out	0x2c, r24	; 44
     584:	8c b5       	in	r24, 0x2c	; 44
     586:	80 64       	ori	r24, 0x40	; 64
     588:	8c bd       	out	0x2c, r24	; 44
     58a:	08 95       	ret

0000058c <SPI_send>:
     58c:	8e bd       	out	0x2e, r24	; 46
     58e:	0d b4       	in	r0, 0x2d	; 45
     590:	07 fe       	sbrs	r0, 7
     592:	fd cf       	rjmp	.-6      	; 0x58e <SPI_send+0x2>
     594:	08 95       	ret

00000596 <SPI_read>:
     596:	80 e0       	ldi	r24, 0x00	; 0
     598:	f9 df       	rcall	.-14     	; 0x58c <SPI_send>
     59a:	0d b4       	in	r0, 0x2d	; 45
     59c:	07 fe       	sbrs	r0, 7
     59e:	fd cf       	rjmp	.-6      	; 0x59a <SPI_read+0x4>
     5a0:	8e b5       	in	r24, 0x2e	; 46
     5a2:	08 95       	ret

000005a4 <SPI_select>:
	
}

void SPI_select(void){
	clear_bit(PORTB, SS);
     5a4:	2f 98       	cbi	0x05, 7	; 5
     5a6:	08 95       	ret

000005a8 <SPI_deselect>:
}

void SPI_deselect(void){
	set_bit(PORTB, SS);
     5a8:	2f 9a       	sbi	0x05, 7	; 5
     5aa:	08 95       	ret

000005ac <PWM_init>:

void PWM_init(void){
	//if clk_io = 1 / F_CPU: prescalar = 8, TOP = 39 999

	//select source of clock signal and set prescaler = 8
	clear_bit(TCCR1B, CS12);
     5ac:	e1 e8       	ldi	r30, 0x81	; 129
     5ae:	f0 e0       	ldi	r31, 0x00	; 0
     5b0:	80 81       	ld	r24, Z
     5b2:	8b 7f       	andi	r24, 0xFB	; 251
     5b4:	80 83       	st	Z, r24
	set_bit(TCCR1B, CS11);
     5b6:	80 81       	ld	r24, Z
     5b8:	82 60       	ori	r24, 0x02	; 2
     5ba:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     5bc:	80 81       	ld	r24, Z
     5be:	8e 7f       	andi	r24, 0xFE	; 254
     5c0:	80 83       	st	Z, r24
	
	
	//fast PWM (16 bit, TOP in ICR1) page 145 (mode 14 table 17-2)
	set_bit(TCCR1B, WGM13);
     5c2:	80 81       	ld	r24, Z
     5c4:	80 61       	ori	r24, 0x10	; 16
     5c6:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     5c8:	80 81       	ld	r24, Z
     5ca:	88 60       	ori	r24, 0x08	; 8
     5cc:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     5ce:	e0 e8       	ldi	r30, 0x80	; 128
     5d0:	f0 e0       	ldi	r31, 0x00	; 0
     5d2:	80 81       	ld	r24, Z
     5d4:	82 60       	ori	r24, 0x02	; 2
     5d6:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     5d8:	80 81       	ld	r24, Z
     5da:	8e 7f       	andi	r24, 0xFE	; 254
     5dc:	80 83       	st	Z, r24
	
	//set TOP so that we have a period of 20 ms
	ICR1 = F_CPU/PRESCALER*PERIOD_MS/1000 - 1; 
     5de:	8f e3       	ldi	r24, 0x3F	; 63
     5e0:	9c e9       	ldi	r25, 0x9C	; 156
     5e2:	90 93 87 00 	sts	0x0087, r25
     5e6:	80 93 86 00 	sts	0x0086, r24
	
	//compare output mode (Normal mode)
	set_bit(TCCR1A, COM1A1);
     5ea:	80 81       	ld	r24, Z
     5ec:	80 68       	ori	r24, 0x80	; 128
     5ee:	80 83       	st	Z, r24
	
	//set output pin PB5(OC1A: output clock 1 A)
	set_bit(DDRB, DDB5);
     5f0:	25 9a       	sbi	0x04, 5	; 4
     5f2:	08 95       	ret

000005f4 <PWM_set_width>:

	//compares TCTn and OCRnx - cleared when match -> TCTn = BOTTOM
}

void PWM_set_width(float on_time_ms){
	OCR1A = F_CPU/PRESCALER*on_time_ms/1000-1; 
     5f4:	20 e0       	ldi	r18, 0x00	; 0
     5f6:	34 e2       	ldi	r19, 0x24	; 36
     5f8:	44 ef       	ldi	r20, 0xF4	; 244
     5fa:	59 e4       	ldi	r21, 0x49	; 73
     5fc:	b3 d2       	rcall	.+1382   	; 0xb64 <__mulsf3>
     5fe:	20 e0       	ldi	r18, 0x00	; 0
     600:	30 e0       	ldi	r19, 0x00	; 0
     602:	4a e7       	ldi	r20, 0x7A	; 122
     604:	54 e4       	ldi	r21, 0x44	; 68
     606:	64 d1       	rcall	.+712    	; 0x8d0 <__divsf3>
     608:	20 e0       	ldi	r18, 0x00	; 0
     60a:	30 e0       	ldi	r19, 0x00	; 0
     60c:	40 e8       	ldi	r20, 0x80	; 128
     60e:	5f e3       	ldi	r21, 0x3F	; 63
     610:	f6 d0       	rcall	.+492    	; 0x7fe <__subsf3>
     612:	c6 d1       	rcall	.+908    	; 0x9a0 <__fixunssfsi>
     614:	70 93 89 00 	sts	0x0089, r23
     618:	60 93 88 00 	sts	0x0088, r22
     61c:	08 95       	ret

0000061e <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     61e:	1f 92       	push	r1
     620:	0f 92       	push	r0
     622:	0f b6       	in	r0, 0x3f	; 63
     624:	0f 92       	push	r0
     626:	11 24       	eor	r1, r1
     628:	0b b6       	in	r0, 0x3b	; 59
     62a:	0f 92       	push	r0
     62c:	2f 93       	push	r18
     62e:	3f 93       	push	r19
     630:	8f 93       	push	r24
     632:	9f 93       	push	r25
     634:	af 93       	push	r26
     636:	bf 93       	push	r27
     638:	ef 93       	push	r30
     63a:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     63c:	80 91 b9 00 	lds	r24, 0x00B9
     640:	90 e0       	ldi	r25, 0x00	; 0
     642:	fc 01       	movw	r30, r24
     644:	38 97       	sbiw	r30, 0x08	; 8
     646:	e1 35       	cpi	r30, 0x51	; 81
     648:	f1 05       	cpc	r31, r1
     64a:	08 f0       	brcs	.+2      	; 0x64e <__vector_39+0x30>
     64c:	55 c0       	rjmp	.+170    	; 0x6f8 <__vector_39+0xda>
     64e:	ee 58       	subi	r30, 0x8E	; 142
     650:	ff 4f       	sbci	r31, 0xFF	; 255
     652:	eb c2       	rjmp	.+1494   	; 0xc2a <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     654:	10 92 2e 04 	sts	0x042E, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     658:	e0 91 2e 04 	lds	r30, 0x042E
     65c:	80 91 30 04 	lds	r24, 0x0430
     660:	e8 17       	cp	r30, r24
     662:	70 f4       	brcc	.+28     	; 0x680 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     664:	81 e0       	ldi	r24, 0x01	; 1
     666:	8e 0f       	add	r24, r30
     668:	80 93 2e 04 	sts	0x042E, r24
     66c:	f0 e0       	ldi	r31, 0x00	; 0
     66e:	ef 5c       	subi	r30, 0xCF	; 207
     670:	fb 4f       	sbci	r31, 0xFB	; 251
     672:	80 81       	ld	r24, Z
     674:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     678:	85 e8       	ldi	r24, 0x85	; 133
     67a:	80 93 bc 00 	sts	0x00BC, r24
     67e:	43 c0       	rjmp	.+134    	; 0x706 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     680:	80 91 2f 04 	lds	r24, 0x042F
     684:	81 60       	ori	r24, 0x01	; 1
     686:	80 93 2f 04 	sts	0x042F, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     68a:	84 e9       	ldi	r24, 0x94	; 148
     68c:	80 93 bc 00 	sts	0x00BC, r24
     690:	3a c0       	rjmp	.+116    	; 0x706 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     692:	e0 91 2e 04 	lds	r30, 0x042E
     696:	81 e0       	ldi	r24, 0x01	; 1
     698:	8e 0f       	add	r24, r30
     69a:	80 93 2e 04 	sts	0x042E, r24
     69e:	80 91 bb 00 	lds	r24, 0x00BB
     6a2:	f0 e0       	ldi	r31, 0x00	; 0
     6a4:	ef 5c       	subi	r30, 0xCF	; 207
     6a6:	fb 4f       	sbci	r31, 0xFB	; 251
     6a8:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     6aa:	20 91 2e 04 	lds	r18, 0x042E
     6ae:	30 e0       	ldi	r19, 0x00	; 0
     6b0:	80 91 30 04 	lds	r24, 0x0430
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	01 97       	sbiw	r24, 0x01	; 1
     6b8:	28 17       	cp	r18, r24
     6ba:	39 07       	cpc	r19, r25
     6bc:	24 f4       	brge	.+8      	; 0x6c6 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6be:	85 ec       	ldi	r24, 0xC5	; 197
     6c0:	80 93 bc 00 	sts	0x00BC, r24
     6c4:	20 c0       	rjmp	.+64     	; 0x706 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6c6:	85 e8       	ldi	r24, 0x85	; 133
     6c8:	80 93 bc 00 	sts	0x00BC, r24
     6cc:	1c c0       	rjmp	.+56     	; 0x706 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     6ce:	80 91 bb 00 	lds	r24, 0x00BB
     6d2:	e0 91 2e 04 	lds	r30, 0x042E
     6d6:	f0 e0       	ldi	r31, 0x00	; 0
     6d8:	ef 5c       	subi	r30, 0xCF	; 207
     6da:	fb 4f       	sbci	r31, 0xFB	; 251
     6dc:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     6de:	80 91 2f 04 	lds	r24, 0x042F
     6e2:	81 60       	ori	r24, 0x01	; 1
     6e4:	80 93 2f 04 	sts	0x042F, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6e8:	84 e9       	ldi	r24, 0x94	; 148
     6ea:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     6ee:	0b c0       	rjmp	.+22     	; 0x706 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6f0:	85 ea       	ldi	r24, 0xA5	; 165
     6f2:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     6f6:	07 c0       	rjmp	.+14     	; 0x706 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     6f8:	80 91 b9 00 	lds	r24, 0x00B9
     6fc:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     700:	84 e0       	ldi	r24, 0x04	; 4
     702:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     706:	ff 91       	pop	r31
     708:	ef 91       	pop	r30
     70a:	bf 91       	pop	r27
     70c:	af 91       	pop	r26
     70e:	9f 91       	pop	r25
     710:	8f 91       	pop	r24
     712:	3f 91       	pop	r19
     714:	2f 91       	pop	r18
     716:	0f 90       	pop	r0
     718:	0b be       	out	0x3b, r0	; 59
     71a:	0f 90       	pop	r0
     71c:	0f be       	out	0x3f, r0	; 63
     71e:	0f 90       	pop	r0
     720:	1f 90       	pop	r1
     722:	18 95       	reti

00000724 <usart_transmit_to_computer>:
}


void usart_transmit_to_computer(unsigned int data) {
	/* Wait for empty transmit buffer */
	while (!(UCSR0A & (1<<UDRE0)))
     724:	e0 ec       	ldi	r30, 0xC0	; 192
     726:	f0 e0       	ldi	r31, 0x00	; 0
     728:	90 81       	ld	r25, Z
     72a:	95 ff       	sbrs	r25, 5
     72c:	fd cf       	rjmp	.-6      	; 0x728 <usart_transmit_to_computer+0x4>
	;
	/* Put data into buffer (sends the data) */
	UDR0 = data;
     72e:	80 93 c6 00 	sts	0x00C6, r24
     732:	08 95       	ret

00000734 <usart_receive_from_computer>:
}


uint8_t usart_receive_from_computer(void) {
	/* Wait for data to be received */
	while (!(UCSR0A & (1<<RXC0)))
     734:	e0 ec       	ldi	r30, 0xC0	; 192
     736:	f0 e0       	ldi	r31, 0x00	; 0
     738:	80 81       	ld	r24, Z
     73a:	88 23       	and	r24, r24
     73c:	ec f7       	brge	.-6      	; 0x738 <usart_receive_from_computer+0x4>
	;
	
	/* Get and return data from buffer */
	return UDR0;
     73e:	80 91 c6 00 	lds	r24, 0x00C6
}
     742:	08 95       	ret

00000744 <usart_init>:
#include <stdio.h>


void usart_init(unsigned int ubbr) {
	/* Set baud rate */
	UBRR0H = (unsigned char)(ubbr>>8);
     744:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)(ubbr);
     748:	80 93 c4 00 	sts	0x00C4, r24
	
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
     74c:	88 e1       	ldi	r24, 0x18	; 24
     74e:	80 93 c1 00 	sts	0x00C1, r24
	
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     752:	8e e0       	ldi	r24, 0x0E	; 14
     754:	80 93 c2 00 	sts	0x00C2, r24
	
	
	/* Enable printf-thing */
	fdevopen(usart_transmit_to_computer, usart_receive_from_computer);
     758:	6a e9       	ldi	r22, 0x9A	; 154
     75a:	73 e0       	ldi	r23, 0x03	; 3
     75c:	82 e9       	ldi	r24, 0x92	; 146
     75e:	93 e0       	ldi	r25, 0x03	; 3
     760:	6a c2       	rjmp	.+1236   	; 0xc36 <fdevopen>
     762:	08 95       	ret

00000764 <initialize>:
	while(1){
		
		CAN_data_receive(&received_message);
		if(received_message.length){
			printf("\n\nRECEIVED:\n\nlength: %d\nid: %d\n", received_message.length, received_message.id);
			for (uint8_t byte = 0; byte < received_message.length;byte++){
     764:	f8 94       	cli
     766:	87 e6       	ldi	r24, 0x67	; 103
     768:	90 e0       	ldi	r25, 0x00	; 0
     76a:	ec df       	rcall	.-40     	; 0x744 <usart_init>
     76c:	96 dd       	rcall	.-1236   	; 0x29a <CAN_init>
     76e:	b6 de       	rcall	.-660    	; 0x4dc <servo_init>
     770:	40 de       	rcall	.-896    	; 0x3f2 <IR_init>
     772:	78 94       	sei
     774:	08 95       	ret

00000776 <receive_joystick_pos>:
			}
		}
	}
}

can_message receive_joystick_pos(void){
     776:	0f 93       	push	r16
     778:	1f 93       	push	r17
     77a:	cf 93       	push	r28
     77c:	df 93       	push	r29
     77e:	cd b7       	in	r28, 0x3d	; 61
     780:	de b7       	in	r29, 0x3e	; 62
     782:	2b 97       	sbiw	r28, 0x0b	; 11
     784:	0f b6       	in	r0, 0x3f	; 63
     786:	f8 94       	cli
     788:	de bf       	out	0x3e, r29	; 62
     78a:	0f be       	out	0x3f, r0	; 63
     78c:	cd bf       	out	0x3d, r28	; 61
     78e:	8c 01       	movw	r16, r24
	can_message msg;
	msg.length = 0;
     790:	1b 82       	std	Y+3, r1	; 0x03
	
	while (!msg.length) {
		CAN_data_receive(&msg);
     792:	ce 01       	movw	r24, r28
     794:	01 96       	adiw	r24, 0x01	; 1
     796:	c0 dd       	rcall	.-1152   	; 0x318 <CAN_data_receive>

can_message receive_joystick_pos(void){
	can_message msg;
	msg.length = 0;
	
	while (!msg.length) {
     798:	8b 81       	ldd	r24, Y+3	; 0x03
     79a:	88 23       	and	r24, r24
     79c:	d1 f3       	breq	.-12     	; 0x792 <receive_joystick_pos+0x1c>
		CAN_data_receive(&msg);
	}
	
	return msg;
     79e:	8b e0       	ldi	r24, 0x0B	; 11
     7a0:	fe 01       	movw	r30, r28
     7a2:	31 96       	adiw	r30, 0x01	; 1
     7a4:	d8 01       	movw	r26, r16
     7a6:	01 90       	ld	r0, Z+
     7a8:	0d 92       	st	X+, r0
     7aa:	8a 95       	dec	r24
     7ac:	e1 f7       	brne	.-8      	; 0x7a6 <receive_joystick_pos+0x30>
}
     7ae:	c8 01       	movw	r24, r16
     7b0:	2b 96       	adiw	r28, 0x0b	; 11
     7b2:	0f b6       	in	r0, 0x3f	; 63
     7b4:	f8 94       	cli
     7b6:	de bf       	out	0x3e, r29	; 62
     7b8:	0f be       	out	0x3f, r0	; 63
     7ba:	cd bf       	out	0x3d, r28	; 61
     7bc:	df 91       	pop	r29
     7be:	cf 91       	pop	r28
     7c0:	1f 91       	pop	r17
     7c2:	0f 91       	pop	r16
     7c4:	08 95       	ret

000007c6 <test_servo_and_ir>:

void test_servo_and_ir(void){
     7c6:	cf 93       	push	r28
     7c8:	df 93       	push	r29
     7ca:	cd b7       	in	r28, 0x3d	; 61
     7cc:	de b7       	in	r29, 0x3e	; 62
     7ce:	2b 97       	sbiw	r28, 0x0b	; 11
     7d0:	0f b6       	in	r0, 0x3f	; 63
     7d2:	f8 94       	cli
     7d4:	de bf       	out	0x3e, r29	; 62
     7d6:	0f be       	out	0x3f, r0	; 63
     7d8:	cd bf       	out	0x3d, r28	; 61
	can_message message;
	int8_t x = 0;
	//int8_t y = 0;
		
	while(1){
		message = receive_joystick_pos();
     7da:	ce 01       	movw	r24, r28
     7dc:	01 96       	adiw	r24, 0x01	; 1
     7de:	cb df       	rcall	.-106    	; 0x776 <receive_joystick_pos>
		x = message.data[0];
		//y = message.data[1];
		//printf("[NODE2][main] x = %d\n", x);
		servo_set(x);
     7e0:	8c 81       	ldd	r24, Y+4	; 0x04
     7e2:	83 de       	rcall	.-762    	; 0x4ea <servo_set>
		if (IR_is_disrupted()) {
     7e4:	08 de       	rcall	.-1008   	; 0x3f6 <IR_is_disrupted>
     7e6:	88 23       	and	r24, r24
     7e8:	21 f0       	breq	.+8      	; 0x7f2 <test_servo_and_ir+0x2c>
			printf("[NODE 2][main] IR disrupted!\n");
     7ea:	8c ee       	ldi	r24, 0xEC	; 236
     7ec:	93 e0       	ldi	r25, 0x03	; 3
     7ee:	7e d2       	rcall	.+1276   	; 0xcec <puts>
     7f0:	f4 cf       	rjmp	.-24     	; 0x7da <test_servo_and_ir+0x14>
			} else {
			printf("[NODE 2][main] IR clear\n");
     7f2:	89 e0       	ldi	r24, 0x09	; 9
     7f4:	94 e0       	ldi	r25, 0x04	; 4
     7f6:	7a d2       	rcall	.+1268   	; 0xcec <puts>
     7f8:	f0 cf       	rjmp	.-32     	; 0x7da <test_servo_and_ir+0x14>

000007fa <main>:
		}
	}
}

int main(void){
	initialize();
     7fa:	b4 df       	rcall	.-152    	; 0x764 <initialize>
	//while(1){
		//printf("CANCTRL: 0x%02x\n", MCP2515_read(MCP_CANCTRL));
		//printf("Usart funker.\n");
	//}
	
	test_servo_and_ir();
     7fc:	e4 df       	rcall	.-56     	; 0x7c6 <test_servo_and_ir>

000007fe <__subsf3>:
     7fe:	50 58       	subi	r21, 0x80	; 128

00000800 <__addsf3>:
     800:	bb 27       	eor	r27, r27
     802:	aa 27       	eor	r26, r26
     804:	0e d0       	rcall	.+28     	; 0x822 <__addsf3x>
     806:	70 c1       	rjmp	.+736    	; 0xae8 <__fp_round>
     808:	61 d1       	rcall	.+706    	; 0xacc <__fp_pscA>
     80a:	30 f0       	brcs	.+12     	; 0x818 <__addsf3+0x18>
     80c:	66 d1       	rcall	.+716    	; 0xada <__fp_pscB>
     80e:	20 f0       	brcs	.+8      	; 0x818 <__addsf3+0x18>
     810:	31 f4       	brne	.+12     	; 0x81e <__addsf3+0x1e>
     812:	9f 3f       	cpi	r25, 0xFF	; 255
     814:	11 f4       	brne	.+4      	; 0x81a <__addsf3+0x1a>
     816:	1e f4       	brtc	.+6      	; 0x81e <__addsf3+0x1e>
     818:	56 c1       	rjmp	.+684    	; 0xac6 <__fp_nan>
     81a:	0e f4       	brtc	.+2      	; 0x81e <__addsf3+0x1e>
     81c:	e0 95       	com	r30
     81e:	e7 fb       	bst	r30, 7
     820:	4c c1       	rjmp	.+664    	; 0xaba <__fp_inf>

00000822 <__addsf3x>:
     822:	e9 2f       	mov	r30, r25
     824:	72 d1       	rcall	.+740    	; 0xb0a <__fp_split3>
     826:	80 f3       	brcs	.-32     	; 0x808 <__addsf3+0x8>
     828:	ba 17       	cp	r27, r26
     82a:	62 07       	cpc	r22, r18
     82c:	73 07       	cpc	r23, r19
     82e:	84 07       	cpc	r24, r20
     830:	95 07       	cpc	r25, r21
     832:	18 f0       	brcs	.+6      	; 0x83a <__addsf3x+0x18>
     834:	71 f4       	brne	.+28     	; 0x852 <__addsf3x+0x30>
     836:	9e f5       	brtc	.+102    	; 0x89e <__addsf3x+0x7c>
     838:	8a c1       	rjmp	.+788    	; 0xb4e <__fp_zero>
     83a:	0e f4       	brtc	.+2      	; 0x83e <__addsf3x+0x1c>
     83c:	e0 95       	com	r30
     83e:	0b 2e       	mov	r0, r27
     840:	ba 2f       	mov	r27, r26
     842:	a0 2d       	mov	r26, r0
     844:	0b 01       	movw	r0, r22
     846:	b9 01       	movw	r22, r18
     848:	90 01       	movw	r18, r0
     84a:	0c 01       	movw	r0, r24
     84c:	ca 01       	movw	r24, r20
     84e:	a0 01       	movw	r20, r0
     850:	11 24       	eor	r1, r1
     852:	ff 27       	eor	r31, r31
     854:	59 1b       	sub	r21, r25
     856:	99 f0       	breq	.+38     	; 0x87e <__addsf3x+0x5c>
     858:	59 3f       	cpi	r21, 0xF9	; 249
     85a:	50 f4       	brcc	.+20     	; 0x870 <__addsf3x+0x4e>
     85c:	50 3e       	cpi	r21, 0xE0	; 224
     85e:	68 f1       	brcs	.+90     	; 0x8ba <__addsf3x+0x98>
     860:	1a 16       	cp	r1, r26
     862:	f0 40       	sbci	r31, 0x00	; 0
     864:	a2 2f       	mov	r26, r18
     866:	23 2f       	mov	r18, r19
     868:	34 2f       	mov	r19, r20
     86a:	44 27       	eor	r20, r20
     86c:	58 5f       	subi	r21, 0xF8	; 248
     86e:	f3 cf       	rjmp	.-26     	; 0x856 <__addsf3x+0x34>
     870:	46 95       	lsr	r20
     872:	37 95       	ror	r19
     874:	27 95       	ror	r18
     876:	a7 95       	ror	r26
     878:	f0 40       	sbci	r31, 0x00	; 0
     87a:	53 95       	inc	r21
     87c:	c9 f7       	brne	.-14     	; 0x870 <__addsf3x+0x4e>
     87e:	7e f4       	brtc	.+30     	; 0x89e <__addsf3x+0x7c>
     880:	1f 16       	cp	r1, r31
     882:	ba 0b       	sbc	r27, r26
     884:	62 0b       	sbc	r22, r18
     886:	73 0b       	sbc	r23, r19
     888:	84 0b       	sbc	r24, r20
     88a:	ba f0       	brmi	.+46     	; 0x8ba <__addsf3x+0x98>
     88c:	91 50       	subi	r25, 0x01	; 1
     88e:	a1 f0       	breq	.+40     	; 0x8b8 <__addsf3x+0x96>
     890:	ff 0f       	add	r31, r31
     892:	bb 1f       	adc	r27, r27
     894:	66 1f       	adc	r22, r22
     896:	77 1f       	adc	r23, r23
     898:	88 1f       	adc	r24, r24
     89a:	c2 f7       	brpl	.-16     	; 0x88c <__addsf3x+0x6a>
     89c:	0e c0       	rjmp	.+28     	; 0x8ba <__addsf3x+0x98>
     89e:	ba 0f       	add	r27, r26
     8a0:	62 1f       	adc	r22, r18
     8a2:	73 1f       	adc	r23, r19
     8a4:	84 1f       	adc	r24, r20
     8a6:	48 f4       	brcc	.+18     	; 0x8ba <__addsf3x+0x98>
     8a8:	87 95       	ror	r24
     8aa:	77 95       	ror	r23
     8ac:	67 95       	ror	r22
     8ae:	b7 95       	ror	r27
     8b0:	f7 95       	ror	r31
     8b2:	9e 3f       	cpi	r25, 0xFE	; 254
     8b4:	08 f0       	brcs	.+2      	; 0x8b8 <__addsf3x+0x96>
     8b6:	b3 cf       	rjmp	.-154    	; 0x81e <__addsf3+0x1e>
     8b8:	93 95       	inc	r25
     8ba:	88 0f       	add	r24, r24
     8bc:	08 f0       	brcs	.+2      	; 0x8c0 <__addsf3x+0x9e>
     8be:	99 27       	eor	r25, r25
     8c0:	ee 0f       	add	r30, r30
     8c2:	97 95       	ror	r25
     8c4:	87 95       	ror	r24
     8c6:	08 95       	ret

000008c8 <__cmpsf2>:
     8c8:	d4 d0       	rcall	.+424    	; 0xa72 <__fp_cmp>
     8ca:	08 f4       	brcc	.+2      	; 0x8ce <__cmpsf2+0x6>
     8cc:	81 e0       	ldi	r24, 0x01	; 1
     8ce:	08 95       	ret

000008d0 <__divsf3>:
     8d0:	0c d0       	rcall	.+24     	; 0x8ea <__divsf3x>
     8d2:	0a c1       	rjmp	.+532    	; 0xae8 <__fp_round>
     8d4:	02 d1       	rcall	.+516    	; 0xada <__fp_pscB>
     8d6:	40 f0       	brcs	.+16     	; 0x8e8 <__divsf3+0x18>
     8d8:	f9 d0       	rcall	.+498    	; 0xacc <__fp_pscA>
     8da:	30 f0       	brcs	.+12     	; 0x8e8 <__divsf3+0x18>
     8dc:	21 f4       	brne	.+8      	; 0x8e6 <__divsf3+0x16>
     8de:	5f 3f       	cpi	r21, 0xFF	; 255
     8e0:	19 f0       	breq	.+6      	; 0x8e8 <__divsf3+0x18>
     8e2:	eb c0       	rjmp	.+470    	; 0xaba <__fp_inf>
     8e4:	51 11       	cpse	r21, r1
     8e6:	34 c1       	rjmp	.+616    	; 0xb50 <__fp_szero>
     8e8:	ee c0       	rjmp	.+476    	; 0xac6 <__fp_nan>

000008ea <__divsf3x>:
     8ea:	0f d1       	rcall	.+542    	; 0xb0a <__fp_split3>
     8ec:	98 f3       	brcs	.-26     	; 0x8d4 <__divsf3+0x4>

000008ee <__divsf3_pse>:
     8ee:	99 23       	and	r25, r25
     8f0:	c9 f3       	breq	.-14     	; 0x8e4 <__divsf3+0x14>
     8f2:	55 23       	and	r21, r21
     8f4:	b1 f3       	breq	.-20     	; 0x8e2 <__divsf3+0x12>
     8f6:	95 1b       	sub	r25, r21
     8f8:	55 0b       	sbc	r21, r21
     8fa:	bb 27       	eor	r27, r27
     8fc:	aa 27       	eor	r26, r26
     8fe:	62 17       	cp	r22, r18
     900:	73 07       	cpc	r23, r19
     902:	84 07       	cpc	r24, r20
     904:	38 f0       	brcs	.+14     	; 0x914 <__divsf3_pse+0x26>
     906:	9f 5f       	subi	r25, 0xFF	; 255
     908:	5f 4f       	sbci	r21, 0xFF	; 255
     90a:	22 0f       	add	r18, r18
     90c:	33 1f       	adc	r19, r19
     90e:	44 1f       	adc	r20, r20
     910:	aa 1f       	adc	r26, r26
     912:	a9 f3       	breq	.-22     	; 0x8fe <__divsf3_pse+0x10>
     914:	33 d0       	rcall	.+102    	; 0x97c <__divsf3_pse+0x8e>
     916:	0e 2e       	mov	r0, r30
     918:	3a f0       	brmi	.+14     	; 0x928 <__divsf3_pse+0x3a>
     91a:	e0 e8       	ldi	r30, 0x80	; 128
     91c:	30 d0       	rcall	.+96     	; 0x97e <__divsf3_pse+0x90>
     91e:	91 50       	subi	r25, 0x01	; 1
     920:	50 40       	sbci	r21, 0x00	; 0
     922:	e6 95       	lsr	r30
     924:	00 1c       	adc	r0, r0
     926:	ca f7       	brpl	.-14     	; 0x91a <__divsf3_pse+0x2c>
     928:	29 d0       	rcall	.+82     	; 0x97c <__divsf3_pse+0x8e>
     92a:	fe 2f       	mov	r31, r30
     92c:	27 d0       	rcall	.+78     	; 0x97c <__divsf3_pse+0x8e>
     92e:	66 0f       	add	r22, r22
     930:	77 1f       	adc	r23, r23
     932:	88 1f       	adc	r24, r24
     934:	bb 1f       	adc	r27, r27
     936:	26 17       	cp	r18, r22
     938:	37 07       	cpc	r19, r23
     93a:	48 07       	cpc	r20, r24
     93c:	ab 07       	cpc	r26, r27
     93e:	b0 e8       	ldi	r27, 0x80	; 128
     940:	09 f0       	breq	.+2      	; 0x944 <__divsf3_pse+0x56>
     942:	bb 0b       	sbc	r27, r27
     944:	80 2d       	mov	r24, r0
     946:	bf 01       	movw	r22, r30
     948:	ff 27       	eor	r31, r31
     94a:	93 58       	subi	r25, 0x83	; 131
     94c:	5f 4f       	sbci	r21, 0xFF	; 255
     94e:	2a f0       	brmi	.+10     	; 0x95a <__divsf3_pse+0x6c>
     950:	9e 3f       	cpi	r25, 0xFE	; 254
     952:	51 05       	cpc	r21, r1
     954:	68 f0       	brcs	.+26     	; 0x970 <__divsf3_pse+0x82>
     956:	b1 c0       	rjmp	.+354    	; 0xaba <__fp_inf>
     958:	fb c0       	rjmp	.+502    	; 0xb50 <__fp_szero>
     95a:	5f 3f       	cpi	r21, 0xFF	; 255
     95c:	ec f3       	brlt	.-6      	; 0x958 <__divsf3_pse+0x6a>
     95e:	98 3e       	cpi	r25, 0xE8	; 232
     960:	dc f3       	brlt	.-10     	; 0x958 <__divsf3_pse+0x6a>
     962:	86 95       	lsr	r24
     964:	77 95       	ror	r23
     966:	67 95       	ror	r22
     968:	b7 95       	ror	r27
     96a:	f7 95       	ror	r31
     96c:	9f 5f       	subi	r25, 0xFF	; 255
     96e:	c9 f7       	brne	.-14     	; 0x962 <__divsf3_pse+0x74>
     970:	88 0f       	add	r24, r24
     972:	91 1d       	adc	r25, r1
     974:	96 95       	lsr	r25
     976:	87 95       	ror	r24
     978:	97 f9       	bld	r25, 7
     97a:	08 95       	ret
     97c:	e1 e0       	ldi	r30, 0x01	; 1
     97e:	66 0f       	add	r22, r22
     980:	77 1f       	adc	r23, r23
     982:	88 1f       	adc	r24, r24
     984:	bb 1f       	adc	r27, r27
     986:	62 17       	cp	r22, r18
     988:	73 07       	cpc	r23, r19
     98a:	84 07       	cpc	r24, r20
     98c:	ba 07       	cpc	r27, r26
     98e:	20 f0       	brcs	.+8      	; 0x998 <__divsf3_pse+0xaa>
     990:	62 1b       	sub	r22, r18
     992:	73 0b       	sbc	r23, r19
     994:	84 0b       	sbc	r24, r20
     996:	ba 0b       	sbc	r27, r26
     998:	ee 1f       	adc	r30, r30
     99a:	88 f7       	brcc	.-30     	; 0x97e <__divsf3_pse+0x90>
     99c:	e0 95       	com	r30
     99e:	08 95       	ret

000009a0 <__fixunssfsi>:
     9a0:	bc d0       	rcall	.+376    	; 0xb1a <__fp_splitA>
     9a2:	88 f0       	brcs	.+34     	; 0x9c6 <__fixunssfsi+0x26>
     9a4:	9f 57       	subi	r25, 0x7F	; 127
     9a6:	90 f0       	brcs	.+36     	; 0x9cc <__fixunssfsi+0x2c>
     9a8:	b9 2f       	mov	r27, r25
     9aa:	99 27       	eor	r25, r25
     9ac:	b7 51       	subi	r27, 0x17	; 23
     9ae:	a0 f0       	brcs	.+40     	; 0x9d8 <__fixunssfsi+0x38>
     9b0:	d1 f0       	breq	.+52     	; 0x9e6 <__fixunssfsi+0x46>
     9b2:	66 0f       	add	r22, r22
     9b4:	77 1f       	adc	r23, r23
     9b6:	88 1f       	adc	r24, r24
     9b8:	99 1f       	adc	r25, r25
     9ba:	1a f0       	brmi	.+6      	; 0x9c2 <__fixunssfsi+0x22>
     9bc:	ba 95       	dec	r27
     9be:	c9 f7       	brne	.-14     	; 0x9b2 <__fixunssfsi+0x12>
     9c0:	12 c0       	rjmp	.+36     	; 0x9e6 <__fixunssfsi+0x46>
     9c2:	b1 30       	cpi	r27, 0x01	; 1
     9c4:	81 f0       	breq	.+32     	; 0x9e6 <__fixunssfsi+0x46>
     9c6:	c3 d0       	rcall	.+390    	; 0xb4e <__fp_zero>
     9c8:	b1 e0       	ldi	r27, 0x01	; 1
     9ca:	08 95       	ret
     9cc:	c0 c0       	rjmp	.+384    	; 0xb4e <__fp_zero>
     9ce:	67 2f       	mov	r22, r23
     9d0:	78 2f       	mov	r23, r24
     9d2:	88 27       	eor	r24, r24
     9d4:	b8 5f       	subi	r27, 0xF8	; 248
     9d6:	39 f0       	breq	.+14     	; 0x9e6 <__fixunssfsi+0x46>
     9d8:	b9 3f       	cpi	r27, 0xF9	; 249
     9da:	cc f3       	brlt	.-14     	; 0x9ce <__fixunssfsi+0x2e>
     9dc:	86 95       	lsr	r24
     9de:	77 95       	ror	r23
     9e0:	67 95       	ror	r22
     9e2:	b3 95       	inc	r27
     9e4:	d9 f7       	brne	.-10     	; 0x9dc <__fixunssfsi+0x3c>
     9e6:	3e f4       	brtc	.+14     	; 0x9f6 <__fixunssfsi+0x56>
     9e8:	90 95       	com	r25
     9ea:	80 95       	com	r24
     9ec:	70 95       	com	r23
     9ee:	61 95       	neg	r22
     9f0:	7f 4f       	sbci	r23, 0xFF	; 255
     9f2:	8f 4f       	sbci	r24, 0xFF	; 255
     9f4:	9f 4f       	sbci	r25, 0xFF	; 255
     9f6:	08 95       	ret

000009f8 <__floatunsisf>:
     9f8:	e8 94       	clt
     9fa:	09 c0       	rjmp	.+18     	; 0xa0e <__floatsisf+0x12>

000009fc <__floatsisf>:
     9fc:	97 fb       	bst	r25, 7
     9fe:	3e f4       	brtc	.+14     	; 0xa0e <__floatsisf+0x12>
     a00:	90 95       	com	r25
     a02:	80 95       	com	r24
     a04:	70 95       	com	r23
     a06:	61 95       	neg	r22
     a08:	7f 4f       	sbci	r23, 0xFF	; 255
     a0a:	8f 4f       	sbci	r24, 0xFF	; 255
     a0c:	9f 4f       	sbci	r25, 0xFF	; 255
     a0e:	99 23       	and	r25, r25
     a10:	a9 f0       	breq	.+42     	; 0xa3c <__floatsisf+0x40>
     a12:	f9 2f       	mov	r31, r25
     a14:	96 e9       	ldi	r25, 0x96	; 150
     a16:	bb 27       	eor	r27, r27
     a18:	93 95       	inc	r25
     a1a:	f6 95       	lsr	r31
     a1c:	87 95       	ror	r24
     a1e:	77 95       	ror	r23
     a20:	67 95       	ror	r22
     a22:	b7 95       	ror	r27
     a24:	f1 11       	cpse	r31, r1
     a26:	f8 cf       	rjmp	.-16     	; 0xa18 <__floatsisf+0x1c>
     a28:	fa f4       	brpl	.+62     	; 0xa68 <__floatsisf+0x6c>
     a2a:	bb 0f       	add	r27, r27
     a2c:	11 f4       	brne	.+4      	; 0xa32 <__floatsisf+0x36>
     a2e:	60 ff       	sbrs	r22, 0
     a30:	1b c0       	rjmp	.+54     	; 0xa68 <__floatsisf+0x6c>
     a32:	6f 5f       	subi	r22, 0xFF	; 255
     a34:	7f 4f       	sbci	r23, 0xFF	; 255
     a36:	8f 4f       	sbci	r24, 0xFF	; 255
     a38:	9f 4f       	sbci	r25, 0xFF	; 255
     a3a:	16 c0       	rjmp	.+44     	; 0xa68 <__floatsisf+0x6c>
     a3c:	88 23       	and	r24, r24
     a3e:	11 f0       	breq	.+4      	; 0xa44 <__floatsisf+0x48>
     a40:	96 e9       	ldi	r25, 0x96	; 150
     a42:	11 c0       	rjmp	.+34     	; 0xa66 <__floatsisf+0x6a>
     a44:	77 23       	and	r23, r23
     a46:	21 f0       	breq	.+8      	; 0xa50 <__floatsisf+0x54>
     a48:	9e e8       	ldi	r25, 0x8E	; 142
     a4a:	87 2f       	mov	r24, r23
     a4c:	76 2f       	mov	r23, r22
     a4e:	05 c0       	rjmp	.+10     	; 0xa5a <__floatsisf+0x5e>
     a50:	66 23       	and	r22, r22
     a52:	71 f0       	breq	.+28     	; 0xa70 <__floatsisf+0x74>
     a54:	96 e8       	ldi	r25, 0x86	; 134
     a56:	86 2f       	mov	r24, r22
     a58:	70 e0       	ldi	r23, 0x00	; 0
     a5a:	60 e0       	ldi	r22, 0x00	; 0
     a5c:	2a f0       	brmi	.+10     	; 0xa68 <__floatsisf+0x6c>
     a5e:	9a 95       	dec	r25
     a60:	66 0f       	add	r22, r22
     a62:	77 1f       	adc	r23, r23
     a64:	88 1f       	adc	r24, r24
     a66:	da f7       	brpl	.-10     	; 0xa5e <__floatsisf+0x62>
     a68:	88 0f       	add	r24, r24
     a6a:	96 95       	lsr	r25
     a6c:	87 95       	ror	r24
     a6e:	97 f9       	bld	r25, 7
     a70:	08 95       	ret

00000a72 <__fp_cmp>:
     a72:	99 0f       	add	r25, r25
     a74:	00 08       	sbc	r0, r0
     a76:	55 0f       	add	r21, r21
     a78:	aa 0b       	sbc	r26, r26
     a7a:	e0 e8       	ldi	r30, 0x80	; 128
     a7c:	fe ef       	ldi	r31, 0xFE	; 254
     a7e:	16 16       	cp	r1, r22
     a80:	17 06       	cpc	r1, r23
     a82:	e8 07       	cpc	r30, r24
     a84:	f9 07       	cpc	r31, r25
     a86:	c0 f0       	brcs	.+48     	; 0xab8 <__fp_cmp+0x46>
     a88:	12 16       	cp	r1, r18
     a8a:	13 06       	cpc	r1, r19
     a8c:	e4 07       	cpc	r30, r20
     a8e:	f5 07       	cpc	r31, r21
     a90:	98 f0       	brcs	.+38     	; 0xab8 <__fp_cmp+0x46>
     a92:	62 1b       	sub	r22, r18
     a94:	73 0b       	sbc	r23, r19
     a96:	84 0b       	sbc	r24, r20
     a98:	95 0b       	sbc	r25, r21
     a9a:	39 f4       	brne	.+14     	; 0xaaa <__fp_cmp+0x38>
     a9c:	0a 26       	eor	r0, r26
     a9e:	61 f0       	breq	.+24     	; 0xab8 <__fp_cmp+0x46>
     aa0:	23 2b       	or	r18, r19
     aa2:	24 2b       	or	r18, r20
     aa4:	25 2b       	or	r18, r21
     aa6:	21 f4       	brne	.+8      	; 0xab0 <__fp_cmp+0x3e>
     aa8:	08 95       	ret
     aaa:	0a 26       	eor	r0, r26
     aac:	09 f4       	brne	.+2      	; 0xab0 <__fp_cmp+0x3e>
     aae:	a1 40       	sbci	r26, 0x01	; 1
     ab0:	a6 95       	lsr	r26
     ab2:	8f ef       	ldi	r24, 0xFF	; 255
     ab4:	81 1d       	adc	r24, r1
     ab6:	81 1d       	adc	r24, r1
     ab8:	08 95       	ret

00000aba <__fp_inf>:
     aba:	97 f9       	bld	r25, 7
     abc:	9f 67       	ori	r25, 0x7F	; 127
     abe:	80 e8       	ldi	r24, 0x80	; 128
     ac0:	70 e0       	ldi	r23, 0x00	; 0
     ac2:	60 e0       	ldi	r22, 0x00	; 0
     ac4:	08 95       	ret

00000ac6 <__fp_nan>:
     ac6:	9f ef       	ldi	r25, 0xFF	; 255
     ac8:	80 ec       	ldi	r24, 0xC0	; 192
     aca:	08 95       	ret

00000acc <__fp_pscA>:
     acc:	00 24       	eor	r0, r0
     ace:	0a 94       	dec	r0
     ad0:	16 16       	cp	r1, r22
     ad2:	17 06       	cpc	r1, r23
     ad4:	18 06       	cpc	r1, r24
     ad6:	09 06       	cpc	r0, r25
     ad8:	08 95       	ret

00000ada <__fp_pscB>:
     ada:	00 24       	eor	r0, r0
     adc:	0a 94       	dec	r0
     ade:	12 16       	cp	r1, r18
     ae0:	13 06       	cpc	r1, r19
     ae2:	14 06       	cpc	r1, r20
     ae4:	05 06       	cpc	r0, r21
     ae6:	08 95       	ret

00000ae8 <__fp_round>:
     ae8:	09 2e       	mov	r0, r25
     aea:	03 94       	inc	r0
     aec:	00 0c       	add	r0, r0
     aee:	11 f4       	brne	.+4      	; 0xaf4 <__fp_round+0xc>
     af0:	88 23       	and	r24, r24
     af2:	52 f0       	brmi	.+20     	; 0xb08 <__fp_round+0x20>
     af4:	bb 0f       	add	r27, r27
     af6:	40 f4       	brcc	.+16     	; 0xb08 <__fp_round+0x20>
     af8:	bf 2b       	or	r27, r31
     afa:	11 f4       	brne	.+4      	; 0xb00 <__fp_round+0x18>
     afc:	60 ff       	sbrs	r22, 0
     afe:	04 c0       	rjmp	.+8      	; 0xb08 <__fp_round+0x20>
     b00:	6f 5f       	subi	r22, 0xFF	; 255
     b02:	7f 4f       	sbci	r23, 0xFF	; 255
     b04:	8f 4f       	sbci	r24, 0xFF	; 255
     b06:	9f 4f       	sbci	r25, 0xFF	; 255
     b08:	08 95       	ret

00000b0a <__fp_split3>:
     b0a:	57 fd       	sbrc	r21, 7
     b0c:	90 58       	subi	r25, 0x80	; 128
     b0e:	44 0f       	add	r20, r20
     b10:	55 1f       	adc	r21, r21
     b12:	59 f0       	breq	.+22     	; 0xb2a <__fp_splitA+0x10>
     b14:	5f 3f       	cpi	r21, 0xFF	; 255
     b16:	71 f0       	breq	.+28     	; 0xb34 <__fp_splitA+0x1a>
     b18:	47 95       	ror	r20

00000b1a <__fp_splitA>:
     b1a:	88 0f       	add	r24, r24
     b1c:	97 fb       	bst	r25, 7
     b1e:	99 1f       	adc	r25, r25
     b20:	61 f0       	breq	.+24     	; 0xb3a <__fp_splitA+0x20>
     b22:	9f 3f       	cpi	r25, 0xFF	; 255
     b24:	79 f0       	breq	.+30     	; 0xb44 <__fp_splitA+0x2a>
     b26:	87 95       	ror	r24
     b28:	08 95       	ret
     b2a:	12 16       	cp	r1, r18
     b2c:	13 06       	cpc	r1, r19
     b2e:	14 06       	cpc	r1, r20
     b30:	55 1f       	adc	r21, r21
     b32:	f2 cf       	rjmp	.-28     	; 0xb18 <__fp_split3+0xe>
     b34:	46 95       	lsr	r20
     b36:	f1 df       	rcall	.-30     	; 0xb1a <__fp_splitA>
     b38:	08 c0       	rjmp	.+16     	; 0xb4a <__fp_splitA+0x30>
     b3a:	16 16       	cp	r1, r22
     b3c:	17 06       	cpc	r1, r23
     b3e:	18 06       	cpc	r1, r24
     b40:	99 1f       	adc	r25, r25
     b42:	f1 cf       	rjmp	.-30     	; 0xb26 <__fp_splitA+0xc>
     b44:	86 95       	lsr	r24
     b46:	71 05       	cpc	r23, r1
     b48:	61 05       	cpc	r22, r1
     b4a:	08 94       	sec
     b4c:	08 95       	ret

00000b4e <__fp_zero>:
     b4e:	e8 94       	clt

00000b50 <__fp_szero>:
     b50:	bb 27       	eor	r27, r27
     b52:	66 27       	eor	r22, r22
     b54:	77 27       	eor	r23, r23
     b56:	cb 01       	movw	r24, r22
     b58:	97 f9       	bld	r25, 7
     b5a:	08 95       	ret

00000b5c <__gesf2>:
     b5c:	8a df       	rcall	.-236    	; 0xa72 <__fp_cmp>
     b5e:	08 f4       	brcc	.+2      	; 0xb62 <__gesf2+0x6>
     b60:	8f ef       	ldi	r24, 0xFF	; 255
     b62:	08 95       	ret

00000b64 <__mulsf3>:
     b64:	0b d0       	rcall	.+22     	; 0xb7c <__mulsf3x>
     b66:	c0 cf       	rjmp	.-128    	; 0xae8 <__fp_round>
     b68:	b1 df       	rcall	.-158    	; 0xacc <__fp_pscA>
     b6a:	28 f0       	brcs	.+10     	; 0xb76 <__mulsf3+0x12>
     b6c:	b6 df       	rcall	.-148    	; 0xada <__fp_pscB>
     b6e:	18 f0       	brcs	.+6      	; 0xb76 <__mulsf3+0x12>
     b70:	95 23       	and	r25, r21
     b72:	09 f0       	breq	.+2      	; 0xb76 <__mulsf3+0x12>
     b74:	a2 cf       	rjmp	.-188    	; 0xaba <__fp_inf>
     b76:	a7 cf       	rjmp	.-178    	; 0xac6 <__fp_nan>
     b78:	11 24       	eor	r1, r1
     b7a:	ea cf       	rjmp	.-44     	; 0xb50 <__fp_szero>

00000b7c <__mulsf3x>:
     b7c:	c6 df       	rcall	.-116    	; 0xb0a <__fp_split3>
     b7e:	a0 f3       	brcs	.-24     	; 0xb68 <__mulsf3+0x4>

00000b80 <__mulsf3_pse>:
     b80:	95 9f       	mul	r25, r21
     b82:	d1 f3       	breq	.-12     	; 0xb78 <__mulsf3+0x14>
     b84:	95 0f       	add	r25, r21
     b86:	50 e0       	ldi	r21, 0x00	; 0
     b88:	55 1f       	adc	r21, r21
     b8a:	62 9f       	mul	r22, r18
     b8c:	f0 01       	movw	r30, r0
     b8e:	72 9f       	mul	r23, r18
     b90:	bb 27       	eor	r27, r27
     b92:	f0 0d       	add	r31, r0
     b94:	b1 1d       	adc	r27, r1
     b96:	63 9f       	mul	r22, r19
     b98:	aa 27       	eor	r26, r26
     b9a:	f0 0d       	add	r31, r0
     b9c:	b1 1d       	adc	r27, r1
     b9e:	aa 1f       	adc	r26, r26
     ba0:	64 9f       	mul	r22, r20
     ba2:	66 27       	eor	r22, r22
     ba4:	b0 0d       	add	r27, r0
     ba6:	a1 1d       	adc	r26, r1
     ba8:	66 1f       	adc	r22, r22
     baa:	82 9f       	mul	r24, r18
     bac:	22 27       	eor	r18, r18
     bae:	b0 0d       	add	r27, r0
     bb0:	a1 1d       	adc	r26, r1
     bb2:	62 1f       	adc	r22, r18
     bb4:	73 9f       	mul	r23, r19
     bb6:	b0 0d       	add	r27, r0
     bb8:	a1 1d       	adc	r26, r1
     bba:	62 1f       	adc	r22, r18
     bbc:	83 9f       	mul	r24, r19
     bbe:	a0 0d       	add	r26, r0
     bc0:	61 1d       	adc	r22, r1
     bc2:	22 1f       	adc	r18, r18
     bc4:	74 9f       	mul	r23, r20
     bc6:	33 27       	eor	r19, r19
     bc8:	a0 0d       	add	r26, r0
     bca:	61 1d       	adc	r22, r1
     bcc:	23 1f       	adc	r18, r19
     bce:	84 9f       	mul	r24, r20
     bd0:	60 0d       	add	r22, r0
     bd2:	21 1d       	adc	r18, r1
     bd4:	82 2f       	mov	r24, r18
     bd6:	76 2f       	mov	r23, r22
     bd8:	6a 2f       	mov	r22, r26
     bda:	11 24       	eor	r1, r1
     bdc:	9f 57       	subi	r25, 0x7F	; 127
     bde:	50 40       	sbci	r21, 0x00	; 0
     be0:	8a f0       	brmi	.+34     	; 0xc04 <__mulsf3_pse+0x84>
     be2:	e1 f0       	breq	.+56     	; 0xc1c <__mulsf3_pse+0x9c>
     be4:	88 23       	and	r24, r24
     be6:	4a f0       	brmi	.+18     	; 0xbfa <__mulsf3_pse+0x7a>
     be8:	ee 0f       	add	r30, r30
     bea:	ff 1f       	adc	r31, r31
     bec:	bb 1f       	adc	r27, r27
     bee:	66 1f       	adc	r22, r22
     bf0:	77 1f       	adc	r23, r23
     bf2:	88 1f       	adc	r24, r24
     bf4:	91 50       	subi	r25, 0x01	; 1
     bf6:	50 40       	sbci	r21, 0x00	; 0
     bf8:	a9 f7       	brne	.-22     	; 0xbe4 <__mulsf3_pse+0x64>
     bfa:	9e 3f       	cpi	r25, 0xFE	; 254
     bfc:	51 05       	cpc	r21, r1
     bfe:	70 f0       	brcs	.+28     	; 0xc1c <__mulsf3_pse+0x9c>
     c00:	5c cf       	rjmp	.-328    	; 0xaba <__fp_inf>
     c02:	a6 cf       	rjmp	.-180    	; 0xb50 <__fp_szero>
     c04:	5f 3f       	cpi	r21, 0xFF	; 255
     c06:	ec f3       	brlt	.-6      	; 0xc02 <__mulsf3_pse+0x82>
     c08:	98 3e       	cpi	r25, 0xE8	; 232
     c0a:	dc f3       	brlt	.-10     	; 0xc02 <__mulsf3_pse+0x82>
     c0c:	86 95       	lsr	r24
     c0e:	77 95       	ror	r23
     c10:	67 95       	ror	r22
     c12:	b7 95       	ror	r27
     c14:	f7 95       	ror	r31
     c16:	e7 95       	ror	r30
     c18:	9f 5f       	subi	r25, 0xFF	; 255
     c1a:	c1 f7       	brne	.-16     	; 0xc0c <__mulsf3_pse+0x8c>
     c1c:	fe 2b       	or	r31, r30
     c1e:	88 0f       	add	r24, r24
     c20:	91 1d       	adc	r25, r1
     c22:	96 95       	lsr	r25
     c24:	87 95       	ror	r24
     c26:	97 f9       	bld	r25, 7
     c28:	08 95       	ret

00000c2a <__tablejump2__>:
     c2a:	ee 0f       	add	r30, r30
     c2c:	ff 1f       	adc	r31, r31

00000c2e <__tablejump__>:
     c2e:	05 90       	lpm	r0, Z+
     c30:	f4 91       	lpm	r31, Z
     c32:	e0 2d       	mov	r30, r0
     c34:	19 94       	eijmp

00000c36 <fdevopen>:
     c36:	0f 93       	push	r16
     c38:	1f 93       	push	r17
     c3a:	cf 93       	push	r28
     c3c:	df 93       	push	r29
     c3e:	ec 01       	movw	r28, r24
     c40:	8b 01       	movw	r16, r22
     c42:	00 97       	sbiw	r24, 0x00	; 0
     c44:	31 f4       	brne	.+12     	; 0xc52 <fdevopen+0x1c>
     c46:	61 15       	cp	r22, r1
     c48:	71 05       	cpc	r23, r1
     c4a:	19 f4       	brne	.+6      	; 0xc52 <fdevopen+0x1c>
     c4c:	80 e0       	ldi	r24, 0x00	; 0
     c4e:	90 e0       	ldi	r25, 0x00	; 0
     c50:	37 c0       	rjmp	.+110    	; 0xcc0 <fdevopen+0x8a>
     c52:	6e e0       	ldi	r22, 0x0E	; 14
     c54:	70 e0       	ldi	r23, 0x00	; 0
     c56:	81 e0       	ldi	r24, 0x01	; 1
     c58:	90 e0       	ldi	r25, 0x00	; 0
     c5a:	63 d2       	rcall	.+1222   	; 0x1122 <calloc>
     c5c:	fc 01       	movw	r30, r24
     c5e:	00 97       	sbiw	r24, 0x00	; 0
     c60:	a9 f3       	breq	.-22     	; 0xc4c <fdevopen+0x16>
     c62:	80 e8       	ldi	r24, 0x80	; 128
     c64:	83 83       	std	Z+3, r24	; 0x03
     c66:	01 15       	cp	r16, r1
     c68:	11 05       	cpc	r17, r1
     c6a:	71 f0       	breq	.+28     	; 0xc88 <fdevopen+0x52>
     c6c:	13 87       	std	Z+11, r17	; 0x0b
     c6e:	02 87       	std	Z+10, r16	; 0x0a
     c70:	81 e8       	ldi	r24, 0x81	; 129
     c72:	83 83       	std	Z+3, r24	; 0x03
     c74:	80 91 35 04 	lds	r24, 0x0435
     c78:	90 91 36 04 	lds	r25, 0x0436
     c7c:	89 2b       	or	r24, r25
     c7e:	21 f4       	brne	.+8      	; 0xc88 <fdevopen+0x52>
     c80:	f0 93 36 04 	sts	0x0436, r31
     c84:	e0 93 35 04 	sts	0x0435, r30
     c88:	20 97       	sbiw	r28, 0x00	; 0
     c8a:	c9 f0       	breq	.+50     	; 0xcbe <fdevopen+0x88>
     c8c:	d1 87       	std	Z+9, r29	; 0x09
     c8e:	c0 87       	std	Z+8, r28	; 0x08
     c90:	83 81       	ldd	r24, Z+3	; 0x03
     c92:	82 60       	ori	r24, 0x02	; 2
     c94:	83 83       	std	Z+3, r24	; 0x03
     c96:	80 91 37 04 	lds	r24, 0x0437
     c9a:	90 91 38 04 	lds	r25, 0x0438
     c9e:	89 2b       	or	r24, r25
     ca0:	71 f4       	brne	.+28     	; 0xcbe <fdevopen+0x88>
     ca2:	f0 93 38 04 	sts	0x0438, r31
     ca6:	e0 93 37 04 	sts	0x0437, r30
     caa:	80 91 39 04 	lds	r24, 0x0439
     cae:	90 91 3a 04 	lds	r25, 0x043A
     cb2:	89 2b       	or	r24, r25
     cb4:	21 f4       	brne	.+8      	; 0xcbe <fdevopen+0x88>
     cb6:	f0 93 3a 04 	sts	0x043A, r31
     cba:	e0 93 39 04 	sts	0x0439, r30
     cbe:	cf 01       	movw	r24, r30
     cc0:	df 91       	pop	r29
     cc2:	cf 91       	pop	r28
     cc4:	1f 91       	pop	r17
     cc6:	0f 91       	pop	r16
     cc8:	08 95       	ret

00000cca <printf>:
     cca:	cf 93       	push	r28
     ccc:	df 93       	push	r29
     cce:	cd b7       	in	r28, 0x3d	; 61
     cd0:	de b7       	in	r29, 0x3e	; 62
     cd2:	fe 01       	movw	r30, r28
     cd4:	36 96       	adiw	r30, 0x06	; 6
     cd6:	61 91       	ld	r22, Z+
     cd8:	71 91       	ld	r23, Z+
     cda:	af 01       	movw	r20, r30
     cdc:	80 91 37 04 	lds	r24, 0x0437
     ce0:	90 91 38 04 	lds	r25, 0x0438
     ce4:	30 d0       	rcall	.+96     	; 0xd46 <vfprintf>
     ce6:	df 91       	pop	r29
     ce8:	cf 91       	pop	r28
     cea:	08 95       	ret

00000cec <puts>:
     cec:	0f 93       	push	r16
     cee:	1f 93       	push	r17
     cf0:	cf 93       	push	r28
     cf2:	df 93       	push	r29
     cf4:	e0 91 37 04 	lds	r30, 0x0437
     cf8:	f0 91 38 04 	lds	r31, 0x0438
     cfc:	23 81       	ldd	r18, Z+3	; 0x03
     cfe:	21 ff       	sbrs	r18, 1
     d00:	1b c0       	rjmp	.+54     	; 0xd38 <puts+0x4c>
     d02:	ec 01       	movw	r28, r24
     d04:	00 e0       	ldi	r16, 0x00	; 0
     d06:	10 e0       	ldi	r17, 0x00	; 0
     d08:	89 91       	ld	r24, Y+
     d0a:	60 91 37 04 	lds	r22, 0x0437
     d0e:	70 91 38 04 	lds	r23, 0x0438
     d12:	db 01       	movw	r26, r22
     d14:	18 96       	adiw	r26, 0x08	; 8
     d16:	ed 91       	ld	r30, X+
     d18:	fc 91       	ld	r31, X
     d1a:	19 97       	sbiw	r26, 0x09	; 9
     d1c:	88 23       	and	r24, r24
     d1e:	31 f0       	breq	.+12     	; 0xd2c <puts+0x40>
     d20:	19 95       	eicall
     d22:	89 2b       	or	r24, r25
     d24:	89 f3       	breq	.-30     	; 0xd08 <puts+0x1c>
     d26:	0f ef       	ldi	r16, 0xFF	; 255
     d28:	1f ef       	ldi	r17, 0xFF	; 255
     d2a:	ee cf       	rjmp	.-36     	; 0xd08 <puts+0x1c>
     d2c:	8a e0       	ldi	r24, 0x0A	; 10
     d2e:	19 95       	eicall
     d30:	89 2b       	or	r24, r25
     d32:	11 f4       	brne	.+4      	; 0xd38 <puts+0x4c>
     d34:	c8 01       	movw	r24, r16
     d36:	02 c0       	rjmp	.+4      	; 0xd3c <puts+0x50>
     d38:	8f ef       	ldi	r24, 0xFF	; 255
     d3a:	9f ef       	ldi	r25, 0xFF	; 255
     d3c:	df 91       	pop	r29
     d3e:	cf 91       	pop	r28
     d40:	1f 91       	pop	r17
     d42:	0f 91       	pop	r16
     d44:	08 95       	ret

00000d46 <vfprintf>:
     d46:	2f 92       	push	r2
     d48:	3f 92       	push	r3
     d4a:	4f 92       	push	r4
     d4c:	5f 92       	push	r5
     d4e:	6f 92       	push	r6
     d50:	7f 92       	push	r7
     d52:	8f 92       	push	r8
     d54:	9f 92       	push	r9
     d56:	af 92       	push	r10
     d58:	bf 92       	push	r11
     d5a:	cf 92       	push	r12
     d5c:	df 92       	push	r13
     d5e:	ef 92       	push	r14
     d60:	ff 92       	push	r15
     d62:	0f 93       	push	r16
     d64:	1f 93       	push	r17
     d66:	cf 93       	push	r28
     d68:	df 93       	push	r29
     d6a:	cd b7       	in	r28, 0x3d	; 61
     d6c:	de b7       	in	r29, 0x3e	; 62
     d6e:	2c 97       	sbiw	r28, 0x0c	; 12
     d70:	0f b6       	in	r0, 0x3f	; 63
     d72:	f8 94       	cli
     d74:	de bf       	out	0x3e, r29	; 62
     d76:	0f be       	out	0x3f, r0	; 63
     d78:	cd bf       	out	0x3d, r28	; 61
     d7a:	7c 01       	movw	r14, r24
     d7c:	6b 01       	movw	r12, r22
     d7e:	8a 01       	movw	r16, r20
     d80:	fc 01       	movw	r30, r24
     d82:	17 82       	std	Z+7, r1	; 0x07
     d84:	16 82       	std	Z+6, r1	; 0x06
     d86:	83 81       	ldd	r24, Z+3	; 0x03
     d88:	81 ff       	sbrs	r24, 1
     d8a:	b0 c1       	rjmp	.+864    	; 0x10ec <vfprintf+0x3a6>
     d8c:	ce 01       	movw	r24, r28
     d8e:	01 96       	adiw	r24, 0x01	; 1
     d90:	4c 01       	movw	r8, r24
     d92:	f7 01       	movw	r30, r14
     d94:	93 81       	ldd	r25, Z+3	; 0x03
     d96:	f6 01       	movw	r30, r12
     d98:	93 fd       	sbrc	r25, 3
     d9a:	85 91       	lpm	r24, Z+
     d9c:	93 ff       	sbrs	r25, 3
     d9e:	81 91       	ld	r24, Z+
     da0:	6f 01       	movw	r12, r30
     da2:	88 23       	and	r24, r24
     da4:	09 f4       	brne	.+2      	; 0xda8 <vfprintf+0x62>
     da6:	9e c1       	rjmp	.+828    	; 0x10e4 <vfprintf+0x39e>
     da8:	85 32       	cpi	r24, 0x25	; 37
     daa:	39 f4       	brne	.+14     	; 0xdba <vfprintf+0x74>
     dac:	93 fd       	sbrc	r25, 3
     dae:	85 91       	lpm	r24, Z+
     db0:	93 ff       	sbrs	r25, 3
     db2:	81 91       	ld	r24, Z+
     db4:	6f 01       	movw	r12, r30
     db6:	85 32       	cpi	r24, 0x25	; 37
     db8:	21 f4       	brne	.+8      	; 0xdc2 <vfprintf+0x7c>
     dba:	b7 01       	movw	r22, r14
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	0f d3       	rcall	.+1566   	; 0x13de <fputc>
     dc0:	e8 cf       	rjmp	.-48     	; 0xd92 <vfprintf+0x4c>
     dc2:	51 2c       	mov	r5, r1
     dc4:	31 2c       	mov	r3, r1
     dc6:	20 e0       	ldi	r18, 0x00	; 0
     dc8:	20 32       	cpi	r18, 0x20	; 32
     dca:	a0 f4       	brcc	.+40     	; 0xdf4 <vfprintf+0xae>
     dcc:	8b 32       	cpi	r24, 0x2B	; 43
     dce:	69 f0       	breq	.+26     	; 0xdea <vfprintf+0xa4>
     dd0:	30 f4       	brcc	.+12     	; 0xdde <vfprintf+0x98>
     dd2:	80 32       	cpi	r24, 0x20	; 32
     dd4:	59 f0       	breq	.+22     	; 0xdec <vfprintf+0xa6>
     dd6:	83 32       	cpi	r24, 0x23	; 35
     dd8:	69 f4       	brne	.+26     	; 0xdf4 <vfprintf+0xae>
     dda:	20 61       	ori	r18, 0x10	; 16
     ddc:	2c c0       	rjmp	.+88     	; 0xe36 <vfprintf+0xf0>
     dde:	8d 32       	cpi	r24, 0x2D	; 45
     de0:	39 f0       	breq	.+14     	; 0xdf0 <vfprintf+0xaa>
     de2:	80 33       	cpi	r24, 0x30	; 48
     de4:	39 f4       	brne	.+14     	; 0xdf4 <vfprintf+0xae>
     de6:	21 60       	ori	r18, 0x01	; 1
     de8:	26 c0       	rjmp	.+76     	; 0xe36 <vfprintf+0xf0>
     dea:	22 60       	ori	r18, 0x02	; 2
     dec:	24 60       	ori	r18, 0x04	; 4
     dee:	23 c0       	rjmp	.+70     	; 0xe36 <vfprintf+0xf0>
     df0:	28 60       	ori	r18, 0x08	; 8
     df2:	21 c0       	rjmp	.+66     	; 0xe36 <vfprintf+0xf0>
     df4:	27 fd       	sbrc	r18, 7
     df6:	27 c0       	rjmp	.+78     	; 0xe46 <vfprintf+0x100>
     df8:	30 ed       	ldi	r19, 0xD0	; 208
     dfa:	38 0f       	add	r19, r24
     dfc:	3a 30       	cpi	r19, 0x0A	; 10
     dfe:	78 f4       	brcc	.+30     	; 0xe1e <vfprintf+0xd8>
     e00:	26 ff       	sbrs	r18, 6
     e02:	06 c0       	rjmp	.+12     	; 0xe10 <vfprintf+0xca>
     e04:	fa e0       	ldi	r31, 0x0A	; 10
     e06:	5f 9e       	mul	r5, r31
     e08:	30 0d       	add	r19, r0
     e0a:	11 24       	eor	r1, r1
     e0c:	53 2e       	mov	r5, r19
     e0e:	13 c0       	rjmp	.+38     	; 0xe36 <vfprintf+0xf0>
     e10:	8a e0       	ldi	r24, 0x0A	; 10
     e12:	38 9e       	mul	r3, r24
     e14:	30 0d       	add	r19, r0
     e16:	11 24       	eor	r1, r1
     e18:	33 2e       	mov	r3, r19
     e1a:	20 62       	ori	r18, 0x20	; 32
     e1c:	0c c0       	rjmp	.+24     	; 0xe36 <vfprintf+0xf0>
     e1e:	8e 32       	cpi	r24, 0x2E	; 46
     e20:	21 f4       	brne	.+8      	; 0xe2a <vfprintf+0xe4>
     e22:	26 fd       	sbrc	r18, 6
     e24:	5f c1       	rjmp	.+702    	; 0x10e4 <vfprintf+0x39e>
     e26:	20 64       	ori	r18, 0x40	; 64
     e28:	06 c0       	rjmp	.+12     	; 0xe36 <vfprintf+0xf0>
     e2a:	8c 36       	cpi	r24, 0x6C	; 108
     e2c:	11 f4       	brne	.+4      	; 0xe32 <vfprintf+0xec>
     e2e:	20 68       	ori	r18, 0x80	; 128
     e30:	02 c0       	rjmp	.+4      	; 0xe36 <vfprintf+0xf0>
     e32:	88 36       	cpi	r24, 0x68	; 104
     e34:	41 f4       	brne	.+16     	; 0xe46 <vfprintf+0x100>
     e36:	f6 01       	movw	r30, r12
     e38:	93 fd       	sbrc	r25, 3
     e3a:	85 91       	lpm	r24, Z+
     e3c:	93 ff       	sbrs	r25, 3
     e3e:	81 91       	ld	r24, Z+
     e40:	6f 01       	movw	r12, r30
     e42:	81 11       	cpse	r24, r1
     e44:	c1 cf       	rjmp	.-126    	; 0xdc8 <vfprintf+0x82>
     e46:	98 2f       	mov	r25, r24
     e48:	9f 7d       	andi	r25, 0xDF	; 223
     e4a:	95 54       	subi	r25, 0x45	; 69
     e4c:	93 30       	cpi	r25, 0x03	; 3
     e4e:	28 f4       	brcc	.+10     	; 0xe5a <vfprintf+0x114>
     e50:	0c 5f       	subi	r16, 0xFC	; 252
     e52:	1f 4f       	sbci	r17, 0xFF	; 255
     e54:	ff e3       	ldi	r31, 0x3F	; 63
     e56:	f9 83       	std	Y+1, r31	; 0x01
     e58:	0d c0       	rjmp	.+26     	; 0xe74 <vfprintf+0x12e>
     e5a:	83 36       	cpi	r24, 0x63	; 99
     e5c:	31 f0       	breq	.+12     	; 0xe6a <vfprintf+0x124>
     e5e:	83 37       	cpi	r24, 0x73	; 115
     e60:	71 f0       	breq	.+28     	; 0xe7e <vfprintf+0x138>
     e62:	83 35       	cpi	r24, 0x53	; 83
     e64:	09 f0       	breq	.+2      	; 0xe68 <vfprintf+0x122>
     e66:	57 c0       	rjmp	.+174    	; 0xf16 <vfprintf+0x1d0>
     e68:	21 c0       	rjmp	.+66     	; 0xeac <vfprintf+0x166>
     e6a:	f8 01       	movw	r30, r16
     e6c:	80 81       	ld	r24, Z
     e6e:	89 83       	std	Y+1, r24	; 0x01
     e70:	0e 5f       	subi	r16, 0xFE	; 254
     e72:	1f 4f       	sbci	r17, 0xFF	; 255
     e74:	44 24       	eor	r4, r4
     e76:	43 94       	inc	r4
     e78:	51 2c       	mov	r5, r1
     e7a:	54 01       	movw	r10, r8
     e7c:	14 c0       	rjmp	.+40     	; 0xea6 <vfprintf+0x160>
     e7e:	38 01       	movw	r6, r16
     e80:	f2 e0       	ldi	r31, 0x02	; 2
     e82:	6f 0e       	add	r6, r31
     e84:	71 1c       	adc	r7, r1
     e86:	f8 01       	movw	r30, r16
     e88:	a0 80       	ld	r10, Z
     e8a:	b1 80       	ldd	r11, Z+1	; 0x01
     e8c:	26 ff       	sbrs	r18, 6
     e8e:	03 c0       	rjmp	.+6      	; 0xe96 <vfprintf+0x150>
     e90:	65 2d       	mov	r22, r5
     e92:	70 e0       	ldi	r23, 0x00	; 0
     e94:	02 c0       	rjmp	.+4      	; 0xe9a <vfprintf+0x154>
     e96:	6f ef       	ldi	r22, 0xFF	; 255
     e98:	7f ef       	ldi	r23, 0xFF	; 255
     e9a:	c5 01       	movw	r24, r10
     e9c:	2c 87       	std	Y+12, r18	; 0x0c
     e9e:	94 d2       	rcall	.+1320   	; 0x13c8 <strnlen>
     ea0:	2c 01       	movw	r4, r24
     ea2:	83 01       	movw	r16, r6
     ea4:	2c 85       	ldd	r18, Y+12	; 0x0c
     ea6:	2f 77       	andi	r18, 0x7F	; 127
     ea8:	22 2e       	mov	r2, r18
     eaa:	16 c0       	rjmp	.+44     	; 0xed8 <vfprintf+0x192>
     eac:	38 01       	movw	r6, r16
     eae:	f2 e0       	ldi	r31, 0x02	; 2
     eb0:	6f 0e       	add	r6, r31
     eb2:	71 1c       	adc	r7, r1
     eb4:	f8 01       	movw	r30, r16
     eb6:	a0 80       	ld	r10, Z
     eb8:	b1 80       	ldd	r11, Z+1	; 0x01
     eba:	26 ff       	sbrs	r18, 6
     ebc:	03 c0       	rjmp	.+6      	; 0xec4 <vfprintf+0x17e>
     ebe:	65 2d       	mov	r22, r5
     ec0:	70 e0       	ldi	r23, 0x00	; 0
     ec2:	02 c0       	rjmp	.+4      	; 0xec8 <vfprintf+0x182>
     ec4:	6f ef       	ldi	r22, 0xFF	; 255
     ec6:	7f ef       	ldi	r23, 0xFF	; 255
     ec8:	c5 01       	movw	r24, r10
     eca:	2c 87       	std	Y+12, r18	; 0x0c
     ecc:	6b d2       	rcall	.+1238   	; 0x13a4 <strnlen_P>
     ece:	2c 01       	movw	r4, r24
     ed0:	2c 85       	ldd	r18, Y+12	; 0x0c
     ed2:	20 68       	ori	r18, 0x80	; 128
     ed4:	22 2e       	mov	r2, r18
     ed6:	83 01       	movw	r16, r6
     ed8:	23 fc       	sbrc	r2, 3
     eda:	19 c0       	rjmp	.+50     	; 0xf0e <vfprintf+0x1c8>
     edc:	83 2d       	mov	r24, r3
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	48 16       	cp	r4, r24
     ee2:	59 06       	cpc	r5, r25
     ee4:	a0 f4       	brcc	.+40     	; 0xf0e <vfprintf+0x1c8>
     ee6:	b7 01       	movw	r22, r14
     ee8:	80 e2       	ldi	r24, 0x20	; 32
     eea:	90 e0       	ldi	r25, 0x00	; 0
     eec:	78 d2       	rcall	.+1264   	; 0x13de <fputc>
     eee:	3a 94       	dec	r3
     ef0:	f5 cf       	rjmp	.-22     	; 0xedc <vfprintf+0x196>
     ef2:	f5 01       	movw	r30, r10
     ef4:	27 fc       	sbrc	r2, 7
     ef6:	85 91       	lpm	r24, Z+
     ef8:	27 fe       	sbrs	r2, 7
     efa:	81 91       	ld	r24, Z+
     efc:	5f 01       	movw	r10, r30
     efe:	b7 01       	movw	r22, r14
     f00:	90 e0       	ldi	r25, 0x00	; 0
     f02:	6d d2       	rcall	.+1242   	; 0x13de <fputc>
     f04:	31 10       	cpse	r3, r1
     f06:	3a 94       	dec	r3
     f08:	f1 e0       	ldi	r31, 0x01	; 1
     f0a:	4f 1a       	sub	r4, r31
     f0c:	51 08       	sbc	r5, r1
     f0e:	41 14       	cp	r4, r1
     f10:	51 04       	cpc	r5, r1
     f12:	79 f7       	brne	.-34     	; 0xef2 <vfprintf+0x1ac>
     f14:	de c0       	rjmp	.+444    	; 0x10d2 <vfprintf+0x38c>
     f16:	84 36       	cpi	r24, 0x64	; 100
     f18:	11 f0       	breq	.+4      	; 0xf1e <vfprintf+0x1d8>
     f1a:	89 36       	cpi	r24, 0x69	; 105
     f1c:	31 f5       	brne	.+76     	; 0xf6a <vfprintf+0x224>
     f1e:	f8 01       	movw	r30, r16
     f20:	27 ff       	sbrs	r18, 7
     f22:	07 c0       	rjmp	.+14     	; 0xf32 <vfprintf+0x1ec>
     f24:	60 81       	ld	r22, Z
     f26:	71 81       	ldd	r23, Z+1	; 0x01
     f28:	82 81       	ldd	r24, Z+2	; 0x02
     f2a:	93 81       	ldd	r25, Z+3	; 0x03
     f2c:	0c 5f       	subi	r16, 0xFC	; 252
     f2e:	1f 4f       	sbci	r17, 0xFF	; 255
     f30:	08 c0       	rjmp	.+16     	; 0xf42 <vfprintf+0x1fc>
     f32:	60 81       	ld	r22, Z
     f34:	71 81       	ldd	r23, Z+1	; 0x01
     f36:	88 27       	eor	r24, r24
     f38:	77 fd       	sbrc	r23, 7
     f3a:	80 95       	com	r24
     f3c:	98 2f       	mov	r25, r24
     f3e:	0e 5f       	subi	r16, 0xFE	; 254
     f40:	1f 4f       	sbci	r17, 0xFF	; 255
     f42:	2f 76       	andi	r18, 0x6F	; 111
     f44:	b2 2e       	mov	r11, r18
     f46:	97 ff       	sbrs	r25, 7
     f48:	09 c0       	rjmp	.+18     	; 0xf5c <vfprintf+0x216>
     f4a:	90 95       	com	r25
     f4c:	80 95       	com	r24
     f4e:	70 95       	com	r23
     f50:	61 95       	neg	r22
     f52:	7f 4f       	sbci	r23, 0xFF	; 255
     f54:	8f 4f       	sbci	r24, 0xFF	; 255
     f56:	9f 4f       	sbci	r25, 0xFF	; 255
     f58:	20 68       	ori	r18, 0x80	; 128
     f5a:	b2 2e       	mov	r11, r18
     f5c:	2a e0       	ldi	r18, 0x0A	; 10
     f5e:	30 e0       	ldi	r19, 0x00	; 0
     f60:	a4 01       	movw	r20, r8
     f62:	6f d2       	rcall	.+1246   	; 0x1442 <__ultoa_invert>
     f64:	a8 2e       	mov	r10, r24
     f66:	a8 18       	sub	r10, r8
     f68:	43 c0       	rjmp	.+134    	; 0xff0 <vfprintf+0x2aa>
     f6a:	85 37       	cpi	r24, 0x75	; 117
     f6c:	29 f4       	brne	.+10     	; 0xf78 <vfprintf+0x232>
     f6e:	2f 7e       	andi	r18, 0xEF	; 239
     f70:	b2 2e       	mov	r11, r18
     f72:	2a e0       	ldi	r18, 0x0A	; 10
     f74:	30 e0       	ldi	r19, 0x00	; 0
     f76:	25 c0       	rjmp	.+74     	; 0xfc2 <vfprintf+0x27c>
     f78:	f2 2f       	mov	r31, r18
     f7a:	f9 7f       	andi	r31, 0xF9	; 249
     f7c:	bf 2e       	mov	r11, r31
     f7e:	8f 36       	cpi	r24, 0x6F	; 111
     f80:	c1 f0       	breq	.+48     	; 0xfb2 <vfprintf+0x26c>
     f82:	18 f4       	brcc	.+6      	; 0xf8a <vfprintf+0x244>
     f84:	88 35       	cpi	r24, 0x58	; 88
     f86:	79 f0       	breq	.+30     	; 0xfa6 <vfprintf+0x260>
     f88:	ad c0       	rjmp	.+346    	; 0x10e4 <vfprintf+0x39e>
     f8a:	80 37       	cpi	r24, 0x70	; 112
     f8c:	19 f0       	breq	.+6      	; 0xf94 <vfprintf+0x24e>
     f8e:	88 37       	cpi	r24, 0x78	; 120
     f90:	21 f0       	breq	.+8      	; 0xf9a <vfprintf+0x254>
     f92:	a8 c0       	rjmp	.+336    	; 0x10e4 <vfprintf+0x39e>
     f94:	2f 2f       	mov	r18, r31
     f96:	20 61       	ori	r18, 0x10	; 16
     f98:	b2 2e       	mov	r11, r18
     f9a:	b4 fe       	sbrs	r11, 4
     f9c:	0d c0       	rjmp	.+26     	; 0xfb8 <vfprintf+0x272>
     f9e:	8b 2d       	mov	r24, r11
     fa0:	84 60       	ori	r24, 0x04	; 4
     fa2:	b8 2e       	mov	r11, r24
     fa4:	09 c0       	rjmp	.+18     	; 0xfb8 <vfprintf+0x272>
     fa6:	24 ff       	sbrs	r18, 4
     fa8:	0a c0       	rjmp	.+20     	; 0xfbe <vfprintf+0x278>
     faa:	9f 2f       	mov	r25, r31
     fac:	96 60       	ori	r25, 0x06	; 6
     fae:	b9 2e       	mov	r11, r25
     fb0:	06 c0       	rjmp	.+12     	; 0xfbe <vfprintf+0x278>
     fb2:	28 e0       	ldi	r18, 0x08	; 8
     fb4:	30 e0       	ldi	r19, 0x00	; 0
     fb6:	05 c0       	rjmp	.+10     	; 0xfc2 <vfprintf+0x27c>
     fb8:	20 e1       	ldi	r18, 0x10	; 16
     fba:	30 e0       	ldi	r19, 0x00	; 0
     fbc:	02 c0       	rjmp	.+4      	; 0xfc2 <vfprintf+0x27c>
     fbe:	20 e1       	ldi	r18, 0x10	; 16
     fc0:	32 e0       	ldi	r19, 0x02	; 2
     fc2:	f8 01       	movw	r30, r16
     fc4:	b7 fe       	sbrs	r11, 7
     fc6:	07 c0       	rjmp	.+14     	; 0xfd6 <vfprintf+0x290>
     fc8:	60 81       	ld	r22, Z
     fca:	71 81       	ldd	r23, Z+1	; 0x01
     fcc:	82 81       	ldd	r24, Z+2	; 0x02
     fce:	93 81       	ldd	r25, Z+3	; 0x03
     fd0:	0c 5f       	subi	r16, 0xFC	; 252
     fd2:	1f 4f       	sbci	r17, 0xFF	; 255
     fd4:	06 c0       	rjmp	.+12     	; 0xfe2 <vfprintf+0x29c>
     fd6:	60 81       	ld	r22, Z
     fd8:	71 81       	ldd	r23, Z+1	; 0x01
     fda:	80 e0       	ldi	r24, 0x00	; 0
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	0e 5f       	subi	r16, 0xFE	; 254
     fe0:	1f 4f       	sbci	r17, 0xFF	; 255
     fe2:	a4 01       	movw	r20, r8
     fe4:	2e d2       	rcall	.+1116   	; 0x1442 <__ultoa_invert>
     fe6:	a8 2e       	mov	r10, r24
     fe8:	a8 18       	sub	r10, r8
     fea:	fb 2d       	mov	r31, r11
     fec:	ff 77       	andi	r31, 0x7F	; 127
     fee:	bf 2e       	mov	r11, r31
     ff0:	b6 fe       	sbrs	r11, 6
     ff2:	0b c0       	rjmp	.+22     	; 0x100a <vfprintf+0x2c4>
     ff4:	2b 2d       	mov	r18, r11
     ff6:	2e 7f       	andi	r18, 0xFE	; 254
     ff8:	a5 14       	cp	r10, r5
     ffa:	50 f4       	brcc	.+20     	; 0x1010 <vfprintf+0x2ca>
     ffc:	b4 fe       	sbrs	r11, 4
     ffe:	0a c0       	rjmp	.+20     	; 0x1014 <vfprintf+0x2ce>
    1000:	b2 fc       	sbrc	r11, 2
    1002:	08 c0       	rjmp	.+16     	; 0x1014 <vfprintf+0x2ce>
    1004:	2b 2d       	mov	r18, r11
    1006:	2e 7e       	andi	r18, 0xEE	; 238
    1008:	05 c0       	rjmp	.+10     	; 0x1014 <vfprintf+0x2ce>
    100a:	7a 2c       	mov	r7, r10
    100c:	2b 2d       	mov	r18, r11
    100e:	03 c0       	rjmp	.+6      	; 0x1016 <vfprintf+0x2d0>
    1010:	7a 2c       	mov	r7, r10
    1012:	01 c0       	rjmp	.+2      	; 0x1016 <vfprintf+0x2d0>
    1014:	75 2c       	mov	r7, r5
    1016:	24 ff       	sbrs	r18, 4
    1018:	0d c0       	rjmp	.+26     	; 0x1034 <vfprintf+0x2ee>
    101a:	fe 01       	movw	r30, r28
    101c:	ea 0d       	add	r30, r10
    101e:	f1 1d       	adc	r31, r1
    1020:	80 81       	ld	r24, Z
    1022:	80 33       	cpi	r24, 0x30	; 48
    1024:	11 f4       	brne	.+4      	; 0x102a <vfprintf+0x2e4>
    1026:	29 7e       	andi	r18, 0xE9	; 233
    1028:	09 c0       	rjmp	.+18     	; 0x103c <vfprintf+0x2f6>
    102a:	22 ff       	sbrs	r18, 2
    102c:	06 c0       	rjmp	.+12     	; 0x103a <vfprintf+0x2f4>
    102e:	73 94       	inc	r7
    1030:	73 94       	inc	r7
    1032:	04 c0       	rjmp	.+8      	; 0x103c <vfprintf+0x2f6>
    1034:	82 2f       	mov	r24, r18
    1036:	86 78       	andi	r24, 0x86	; 134
    1038:	09 f0       	breq	.+2      	; 0x103c <vfprintf+0x2f6>
    103a:	73 94       	inc	r7
    103c:	23 fd       	sbrc	r18, 3
    103e:	12 c0       	rjmp	.+36     	; 0x1064 <vfprintf+0x31e>
    1040:	20 ff       	sbrs	r18, 0
    1042:	06 c0       	rjmp	.+12     	; 0x1050 <vfprintf+0x30a>
    1044:	5a 2c       	mov	r5, r10
    1046:	73 14       	cp	r7, r3
    1048:	18 f4       	brcc	.+6      	; 0x1050 <vfprintf+0x30a>
    104a:	53 0c       	add	r5, r3
    104c:	57 18       	sub	r5, r7
    104e:	73 2c       	mov	r7, r3
    1050:	73 14       	cp	r7, r3
    1052:	60 f4       	brcc	.+24     	; 0x106c <vfprintf+0x326>
    1054:	b7 01       	movw	r22, r14
    1056:	80 e2       	ldi	r24, 0x20	; 32
    1058:	90 e0       	ldi	r25, 0x00	; 0
    105a:	2c 87       	std	Y+12, r18	; 0x0c
    105c:	c0 d1       	rcall	.+896    	; 0x13de <fputc>
    105e:	73 94       	inc	r7
    1060:	2c 85       	ldd	r18, Y+12	; 0x0c
    1062:	f6 cf       	rjmp	.-20     	; 0x1050 <vfprintf+0x30a>
    1064:	73 14       	cp	r7, r3
    1066:	10 f4       	brcc	.+4      	; 0x106c <vfprintf+0x326>
    1068:	37 18       	sub	r3, r7
    106a:	01 c0       	rjmp	.+2      	; 0x106e <vfprintf+0x328>
    106c:	31 2c       	mov	r3, r1
    106e:	24 ff       	sbrs	r18, 4
    1070:	11 c0       	rjmp	.+34     	; 0x1094 <vfprintf+0x34e>
    1072:	b7 01       	movw	r22, r14
    1074:	80 e3       	ldi	r24, 0x30	; 48
    1076:	90 e0       	ldi	r25, 0x00	; 0
    1078:	2c 87       	std	Y+12, r18	; 0x0c
    107a:	b1 d1       	rcall	.+866    	; 0x13de <fputc>
    107c:	2c 85       	ldd	r18, Y+12	; 0x0c
    107e:	22 ff       	sbrs	r18, 2
    1080:	16 c0       	rjmp	.+44     	; 0x10ae <vfprintf+0x368>
    1082:	21 ff       	sbrs	r18, 1
    1084:	03 c0       	rjmp	.+6      	; 0x108c <vfprintf+0x346>
    1086:	88 e5       	ldi	r24, 0x58	; 88
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	02 c0       	rjmp	.+4      	; 0x1090 <vfprintf+0x34a>
    108c:	88 e7       	ldi	r24, 0x78	; 120
    108e:	90 e0       	ldi	r25, 0x00	; 0
    1090:	b7 01       	movw	r22, r14
    1092:	0c c0       	rjmp	.+24     	; 0x10ac <vfprintf+0x366>
    1094:	82 2f       	mov	r24, r18
    1096:	86 78       	andi	r24, 0x86	; 134
    1098:	51 f0       	breq	.+20     	; 0x10ae <vfprintf+0x368>
    109a:	21 fd       	sbrc	r18, 1
    109c:	02 c0       	rjmp	.+4      	; 0x10a2 <vfprintf+0x35c>
    109e:	80 e2       	ldi	r24, 0x20	; 32
    10a0:	01 c0       	rjmp	.+2      	; 0x10a4 <vfprintf+0x35e>
    10a2:	8b e2       	ldi	r24, 0x2B	; 43
    10a4:	27 fd       	sbrc	r18, 7
    10a6:	8d e2       	ldi	r24, 0x2D	; 45
    10a8:	b7 01       	movw	r22, r14
    10aa:	90 e0       	ldi	r25, 0x00	; 0
    10ac:	98 d1       	rcall	.+816    	; 0x13de <fputc>
    10ae:	a5 14       	cp	r10, r5
    10b0:	30 f4       	brcc	.+12     	; 0x10be <vfprintf+0x378>
    10b2:	b7 01       	movw	r22, r14
    10b4:	80 e3       	ldi	r24, 0x30	; 48
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	92 d1       	rcall	.+804    	; 0x13de <fputc>
    10ba:	5a 94       	dec	r5
    10bc:	f8 cf       	rjmp	.-16     	; 0x10ae <vfprintf+0x368>
    10be:	aa 94       	dec	r10
    10c0:	f4 01       	movw	r30, r8
    10c2:	ea 0d       	add	r30, r10
    10c4:	f1 1d       	adc	r31, r1
    10c6:	80 81       	ld	r24, Z
    10c8:	b7 01       	movw	r22, r14
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	88 d1       	rcall	.+784    	; 0x13de <fputc>
    10ce:	a1 10       	cpse	r10, r1
    10d0:	f6 cf       	rjmp	.-20     	; 0x10be <vfprintf+0x378>
    10d2:	33 20       	and	r3, r3
    10d4:	09 f4       	brne	.+2      	; 0x10d8 <vfprintf+0x392>
    10d6:	5d ce       	rjmp	.-838    	; 0xd92 <vfprintf+0x4c>
    10d8:	b7 01       	movw	r22, r14
    10da:	80 e2       	ldi	r24, 0x20	; 32
    10dc:	90 e0       	ldi	r25, 0x00	; 0
    10de:	7f d1       	rcall	.+766    	; 0x13de <fputc>
    10e0:	3a 94       	dec	r3
    10e2:	f7 cf       	rjmp	.-18     	; 0x10d2 <vfprintf+0x38c>
    10e4:	f7 01       	movw	r30, r14
    10e6:	86 81       	ldd	r24, Z+6	; 0x06
    10e8:	97 81       	ldd	r25, Z+7	; 0x07
    10ea:	02 c0       	rjmp	.+4      	; 0x10f0 <vfprintf+0x3aa>
    10ec:	8f ef       	ldi	r24, 0xFF	; 255
    10ee:	9f ef       	ldi	r25, 0xFF	; 255
    10f0:	2c 96       	adiw	r28, 0x0c	; 12
    10f2:	0f b6       	in	r0, 0x3f	; 63
    10f4:	f8 94       	cli
    10f6:	de bf       	out	0x3e, r29	; 62
    10f8:	0f be       	out	0x3f, r0	; 63
    10fa:	cd bf       	out	0x3d, r28	; 61
    10fc:	df 91       	pop	r29
    10fe:	cf 91       	pop	r28
    1100:	1f 91       	pop	r17
    1102:	0f 91       	pop	r16
    1104:	ff 90       	pop	r15
    1106:	ef 90       	pop	r14
    1108:	df 90       	pop	r13
    110a:	cf 90       	pop	r12
    110c:	bf 90       	pop	r11
    110e:	af 90       	pop	r10
    1110:	9f 90       	pop	r9
    1112:	8f 90       	pop	r8
    1114:	7f 90       	pop	r7
    1116:	6f 90       	pop	r6
    1118:	5f 90       	pop	r5
    111a:	4f 90       	pop	r4
    111c:	3f 90       	pop	r3
    111e:	2f 90       	pop	r2
    1120:	08 95       	ret

00001122 <calloc>:
    1122:	0f 93       	push	r16
    1124:	1f 93       	push	r17
    1126:	cf 93       	push	r28
    1128:	df 93       	push	r29
    112a:	86 9f       	mul	r24, r22
    112c:	80 01       	movw	r16, r0
    112e:	87 9f       	mul	r24, r23
    1130:	10 0d       	add	r17, r0
    1132:	96 9f       	mul	r25, r22
    1134:	10 0d       	add	r17, r0
    1136:	11 24       	eor	r1, r1
    1138:	c8 01       	movw	r24, r16
    113a:	0d d0       	rcall	.+26     	; 0x1156 <malloc>
    113c:	ec 01       	movw	r28, r24
    113e:	00 97       	sbiw	r24, 0x00	; 0
    1140:	21 f0       	breq	.+8      	; 0x114a <calloc+0x28>
    1142:	a8 01       	movw	r20, r16
    1144:	60 e0       	ldi	r22, 0x00	; 0
    1146:	70 e0       	ldi	r23, 0x00	; 0
    1148:	38 d1       	rcall	.+624    	; 0x13ba <memset>
    114a:	ce 01       	movw	r24, r28
    114c:	df 91       	pop	r29
    114e:	cf 91       	pop	r28
    1150:	1f 91       	pop	r17
    1152:	0f 91       	pop	r16
    1154:	08 95       	ret

00001156 <malloc>:
    1156:	cf 93       	push	r28
    1158:	df 93       	push	r29
    115a:	82 30       	cpi	r24, 0x02	; 2
    115c:	91 05       	cpc	r25, r1
    115e:	10 f4       	brcc	.+4      	; 0x1164 <malloc+0xe>
    1160:	82 e0       	ldi	r24, 0x02	; 2
    1162:	90 e0       	ldi	r25, 0x00	; 0
    1164:	e0 91 3d 04 	lds	r30, 0x043D
    1168:	f0 91 3e 04 	lds	r31, 0x043E
    116c:	20 e0       	ldi	r18, 0x00	; 0
    116e:	30 e0       	ldi	r19, 0x00	; 0
    1170:	a0 e0       	ldi	r26, 0x00	; 0
    1172:	b0 e0       	ldi	r27, 0x00	; 0
    1174:	30 97       	sbiw	r30, 0x00	; 0
    1176:	39 f1       	breq	.+78     	; 0x11c6 <malloc+0x70>
    1178:	40 81       	ld	r20, Z
    117a:	51 81       	ldd	r21, Z+1	; 0x01
    117c:	48 17       	cp	r20, r24
    117e:	59 07       	cpc	r21, r25
    1180:	b8 f0       	brcs	.+46     	; 0x11b0 <malloc+0x5a>
    1182:	48 17       	cp	r20, r24
    1184:	59 07       	cpc	r21, r25
    1186:	71 f4       	brne	.+28     	; 0x11a4 <malloc+0x4e>
    1188:	82 81       	ldd	r24, Z+2	; 0x02
    118a:	93 81       	ldd	r25, Z+3	; 0x03
    118c:	10 97       	sbiw	r26, 0x00	; 0
    118e:	29 f0       	breq	.+10     	; 0x119a <malloc+0x44>
    1190:	13 96       	adiw	r26, 0x03	; 3
    1192:	9c 93       	st	X, r25
    1194:	8e 93       	st	-X, r24
    1196:	12 97       	sbiw	r26, 0x02	; 2
    1198:	2c c0       	rjmp	.+88     	; 0x11f2 <malloc+0x9c>
    119a:	90 93 3e 04 	sts	0x043E, r25
    119e:	80 93 3d 04 	sts	0x043D, r24
    11a2:	27 c0       	rjmp	.+78     	; 0x11f2 <malloc+0x9c>
    11a4:	21 15       	cp	r18, r1
    11a6:	31 05       	cpc	r19, r1
    11a8:	31 f0       	breq	.+12     	; 0x11b6 <malloc+0x60>
    11aa:	42 17       	cp	r20, r18
    11ac:	53 07       	cpc	r21, r19
    11ae:	18 f0       	brcs	.+6      	; 0x11b6 <malloc+0x60>
    11b0:	a9 01       	movw	r20, r18
    11b2:	db 01       	movw	r26, r22
    11b4:	01 c0       	rjmp	.+2      	; 0x11b8 <malloc+0x62>
    11b6:	ef 01       	movw	r28, r30
    11b8:	9a 01       	movw	r18, r20
    11ba:	bd 01       	movw	r22, r26
    11bc:	df 01       	movw	r26, r30
    11be:	02 80       	ldd	r0, Z+2	; 0x02
    11c0:	f3 81       	ldd	r31, Z+3	; 0x03
    11c2:	e0 2d       	mov	r30, r0
    11c4:	d7 cf       	rjmp	.-82     	; 0x1174 <malloc+0x1e>
    11c6:	21 15       	cp	r18, r1
    11c8:	31 05       	cpc	r19, r1
    11ca:	f9 f0       	breq	.+62     	; 0x120a <malloc+0xb4>
    11cc:	28 1b       	sub	r18, r24
    11ce:	39 0b       	sbc	r19, r25
    11d0:	24 30       	cpi	r18, 0x04	; 4
    11d2:	31 05       	cpc	r19, r1
    11d4:	80 f4       	brcc	.+32     	; 0x11f6 <malloc+0xa0>
    11d6:	8a 81       	ldd	r24, Y+2	; 0x02
    11d8:	9b 81       	ldd	r25, Y+3	; 0x03
    11da:	61 15       	cp	r22, r1
    11dc:	71 05       	cpc	r23, r1
    11de:	21 f0       	breq	.+8      	; 0x11e8 <malloc+0x92>
    11e0:	fb 01       	movw	r30, r22
    11e2:	93 83       	std	Z+3, r25	; 0x03
    11e4:	82 83       	std	Z+2, r24	; 0x02
    11e6:	04 c0       	rjmp	.+8      	; 0x11f0 <malloc+0x9a>
    11e8:	90 93 3e 04 	sts	0x043E, r25
    11ec:	80 93 3d 04 	sts	0x043D, r24
    11f0:	fe 01       	movw	r30, r28
    11f2:	32 96       	adiw	r30, 0x02	; 2
    11f4:	44 c0       	rjmp	.+136    	; 0x127e <malloc+0x128>
    11f6:	fe 01       	movw	r30, r28
    11f8:	e2 0f       	add	r30, r18
    11fa:	f3 1f       	adc	r31, r19
    11fc:	81 93       	st	Z+, r24
    11fe:	91 93       	st	Z+, r25
    1200:	22 50       	subi	r18, 0x02	; 2
    1202:	31 09       	sbc	r19, r1
    1204:	39 83       	std	Y+1, r19	; 0x01
    1206:	28 83       	st	Y, r18
    1208:	3a c0       	rjmp	.+116    	; 0x127e <malloc+0x128>
    120a:	20 91 3b 04 	lds	r18, 0x043B
    120e:	30 91 3c 04 	lds	r19, 0x043C
    1212:	23 2b       	or	r18, r19
    1214:	41 f4       	brne	.+16     	; 0x1226 <malloc+0xd0>
    1216:	20 91 02 02 	lds	r18, 0x0202
    121a:	30 91 03 02 	lds	r19, 0x0203
    121e:	30 93 3c 04 	sts	0x043C, r19
    1222:	20 93 3b 04 	sts	0x043B, r18
    1226:	20 91 00 02 	lds	r18, 0x0200
    122a:	30 91 01 02 	lds	r19, 0x0201
    122e:	21 15       	cp	r18, r1
    1230:	31 05       	cpc	r19, r1
    1232:	41 f4       	brne	.+16     	; 0x1244 <malloc+0xee>
    1234:	2d b7       	in	r18, 0x3d	; 61
    1236:	3e b7       	in	r19, 0x3e	; 62
    1238:	40 91 04 02 	lds	r20, 0x0204
    123c:	50 91 05 02 	lds	r21, 0x0205
    1240:	24 1b       	sub	r18, r20
    1242:	35 0b       	sbc	r19, r21
    1244:	e0 91 3b 04 	lds	r30, 0x043B
    1248:	f0 91 3c 04 	lds	r31, 0x043C
    124c:	e2 17       	cp	r30, r18
    124e:	f3 07       	cpc	r31, r19
    1250:	a0 f4       	brcc	.+40     	; 0x127a <malloc+0x124>
    1252:	2e 1b       	sub	r18, r30
    1254:	3f 0b       	sbc	r19, r31
    1256:	28 17       	cp	r18, r24
    1258:	39 07       	cpc	r19, r25
    125a:	78 f0       	brcs	.+30     	; 0x127a <malloc+0x124>
    125c:	ac 01       	movw	r20, r24
    125e:	4e 5f       	subi	r20, 0xFE	; 254
    1260:	5f 4f       	sbci	r21, 0xFF	; 255
    1262:	24 17       	cp	r18, r20
    1264:	35 07       	cpc	r19, r21
    1266:	48 f0       	brcs	.+18     	; 0x127a <malloc+0x124>
    1268:	4e 0f       	add	r20, r30
    126a:	5f 1f       	adc	r21, r31
    126c:	50 93 3c 04 	sts	0x043C, r21
    1270:	40 93 3b 04 	sts	0x043B, r20
    1274:	81 93       	st	Z+, r24
    1276:	91 93       	st	Z+, r25
    1278:	02 c0       	rjmp	.+4      	; 0x127e <malloc+0x128>
    127a:	e0 e0       	ldi	r30, 0x00	; 0
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	cf 01       	movw	r24, r30
    1280:	df 91       	pop	r29
    1282:	cf 91       	pop	r28
    1284:	08 95       	ret

00001286 <free>:
    1286:	cf 93       	push	r28
    1288:	df 93       	push	r29
    128a:	00 97       	sbiw	r24, 0x00	; 0
    128c:	09 f4       	brne	.+2      	; 0x1290 <free+0xa>
    128e:	87 c0       	rjmp	.+270    	; 0x139e <free+0x118>
    1290:	fc 01       	movw	r30, r24
    1292:	32 97       	sbiw	r30, 0x02	; 2
    1294:	13 82       	std	Z+3, r1	; 0x03
    1296:	12 82       	std	Z+2, r1	; 0x02
    1298:	c0 91 3d 04 	lds	r28, 0x043D
    129c:	d0 91 3e 04 	lds	r29, 0x043E
    12a0:	20 97       	sbiw	r28, 0x00	; 0
    12a2:	81 f4       	brne	.+32     	; 0x12c4 <free+0x3e>
    12a4:	20 81       	ld	r18, Z
    12a6:	31 81       	ldd	r19, Z+1	; 0x01
    12a8:	28 0f       	add	r18, r24
    12aa:	39 1f       	adc	r19, r25
    12ac:	80 91 3b 04 	lds	r24, 0x043B
    12b0:	90 91 3c 04 	lds	r25, 0x043C
    12b4:	82 17       	cp	r24, r18
    12b6:	93 07       	cpc	r25, r19
    12b8:	79 f5       	brne	.+94     	; 0x1318 <free+0x92>
    12ba:	f0 93 3c 04 	sts	0x043C, r31
    12be:	e0 93 3b 04 	sts	0x043B, r30
    12c2:	6d c0       	rjmp	.+218    	; 0x139e <free+0x118>
    12c4:	de 01       	movw	r26, r28
    12c6:	20 e0       	ldi	r18, 0x00	; 0
    12c8:	30 e0       	ldi	r19, 0x00	; 0
    12ca:	ae 17       	cp	r26, r30
    12cc:	bf 07       	cpc	r27, r31
    12ce:	50 f4       	brcc	.+20     	; 0x12e4 <free+0x5e>
    12d0:	12 96       	adiw	r26, 0x02	; 2
    12d2:	4d 91       	ld	r20, X+
    12d4:	5c 91       	ld	r21, X
    12d6:	13 97       	sbiw	r26, 0x03	; 3
    12d8:	9d 01       	movw	r18, r26
    12da:	41 15       	cp	r20, r1
    12dc:	51 05       	cpc	r21, r1
    12de:	09 f1       	breq	.+66     	; 0x1322 <free+0x9c>
    12e0:	da 01       	movw	r26, r20
    12e2:	f3 cf       	rjmp	.-26     	; 0x12ca <free+0x44>
    12e4:	b3 83       	std	Z+3, r27	; 0x03
    12e6:	a2 83       	std	Z+2, r26	; 0x02
    12e8:	40 81       	ld	r20, Z
    12ea:	51 81       	ldd	r21, Z+1	; 0x01
    12ec:	84 0f       	add	r24, r20
    12ee:	95 1f       	adc	r25, r21
    12f0:	8a 17       	cp	r24, r26
    12f2:	9b 07       	cpc	r25, r27
    12f4:	71 f4       	brne	.+28     	; 0x1312 <free+0x8c>
    12f6:	8d 91       	ld	r24, X+
    12f8:	9c 91       	ld	r25, X
    12fa:	11 97       	sbiw	r26, 0x01	; 1
    12fc:	84 0f       	add	r24, r20
    12fe:	95 1f       	adc	r25, r21
    1300:	02 96       	adiw	r24, 0x02	; 2
    1302:	91 83       	std	Z+1, r25	; 0x01
    1304:	80 83       	st	Z, r24
    1306:	12 96       	adiw	r26, 0x02	; 2
    1308:	8d 91       	ld	r24, X+
    130a:	9c 91       	ld	r25, X
    130c:	13 97       	sbiw	r26, 0x03	; 3
    130e:	93 83       	std	Z+3, r25	; 0x03
    1310:	82 83       	std	Z+2, r24	; 0x02
    1312:	21 15       	cp	r18, r1
    1314:	31 05       	cpc	r19, r1
    1316:	29 f4       	brne	.+10     	; 0x1322 <free+0x9c>
    1318:	f0 93 3e 04 	sts	0x043E, r31
    131c:	e0 93 3d 04 	sts	0x043D, r30
    1320:	3e c0       	rjmp	.+124    	; 0x139e <free+0x118>
    1322:	d9 01       	movw	r26, r18
    1324:	13 96       	adiw	r26, 0x03	; 3
    1326:	fc 93       	st	X, r31
    1328:	ee 93       	st	-X, r30
    132a:	12 97       	sbiw	r26, 0x02	; 2
    132c:	4d 91       	ld	r20, X+
    132e:	5d 91       	ld	r21, X+
    1330:	a4 0f       	add	r26, r20
    1332:	b5 1f       	adc	r27, r21
    1334:	ea 17       	cp	r30, r26
    1336:	fb 07       	cpc	r31, r27
    1338:	79 f4       	brne	.+30     	; 0x1358 <free+0xd2>
    133a:	80 81       	ld	r24, Z
    133c:	91 81       	ldd	r25, Z+1	; 0x01
    133e:	84 0f       	add	r24, r20
    1340:	95 1f       	adc	r25, r21
    1342:	02 96       	adiw	r24, 0x02	; 2
    1344:	d9 01       	movw	r26, r18
    1346:	11 96       	adiw	r26, 0x01	; 1
    1348:	9c 93       	st	X, r25
    134a:	8e 93       	st	-X, r24
    134c:	82 81       	ldd	r24, Z+2	; 0x02
    134e:	93 81       	ldd	r25, Z+3	; 0x03
    1350:	13 96       	adiw	r26, 0x03	; 3
    1352:	9c 93       	st	X, r25
    1354:	8e 93       	st	-X, r24
    1356:	12 97       	sbiw	r26, 0x02	; 2
    1358:	e0 e0       	ldi	r30, 0x00	; 0
    135a:	f0 e0       	ldi	r31, 0x00	; 0
    135c:	8a 81       	ldd	r24, Y+2	; 0x02
    135e:	9b 81       	ldd	r25, Y+3	; 0x03
    1360:	00 97       	sbiw	r24, 0x00	; 0
    1362:	19 f0       	breq	.+6      	; 0x136a <free+0xe4>
    1364:	fe 01       	movw	r30, r28
    1366:	ec 01       	movw	r28, r24
    1368:	f9 cf       	rjmp	.-14     	; 0x135c <free+0xd6>
    136a:	ce 01       	movw	r24, r28
    136c:	02 96       	adiw	r24, 0x02	; 2
    136e:	28 81       	ld	r18, Y
    1370:	39 81       	ldd	r19, Y+1	; 0x01
    1372:	82 0f       	add	r24, r18
    1374:	93 1f       	adc	r25, r19
    1376:	20 91 3b 04 	lds	r18, 0x043B
    137a:	30 91 3c 04 	lds	r19, 0x043C
    137e:	28 17       	cp	r18, r24
    1380:	39 07       	cpc	r19, r25
    1382:	69 f4       	brne	.+26     	; 0x139e <free+0x118>
    1384:	30 97       	sbiw	r30, 0x00	; 0
    1386:	29 f4       	brne	.+10     	; 0x1392 <free+0x10c>
    1388:	10 92 3e 04 	sts	0x043E, r1
    138c:	10 92 3d 04 	sts	0x043D, r1
    1390:	02 c0       	rjmp	.+4      	; 0x1396 <free+0x110>
    1392:	13 82       	std	Z+3, r1	; 0x03
    1394:	12 82       	std	Z+2, r1	; 0x02
    1396:	d0 93 3c 04 	sts	0x043C, r29
    139a:	c0 93 3b 04 	sts	0x043B, r28
    139e:	df 91       	pop	r29
    13a0:	cf 91       	pop	r28
    13a2:	08 95       	ret

000013a4 <strnlen_P>:
    13a4:	fc 01       	movw	r30, r24
    13a6:	05 90       	lpm	r0, Z+
    13a8:	61 50       	subi	r22, 0x01	; 1
    13aa:	70 40       	sbci	r23, 0x00	; 0
    13ac:	01 10       	cpse	r0, r1
    13ae:	d8 f7       	brcc	.-10     	; 0x13a6 <strnlen_P+0x2>
    13b0:	80 95       	com	r24
    13b2:	90 95       	com	r25
    13b4:	8e 0f       	add	r24, r30
    13b6:	9f 1f       	adc	r25, r31
    13b8:	08 95       	ret

000013ba <memset>:
    13ba:	dc 01       	movw	r26, r24
    13bc:	01 c0       	rjmp	.+2      	; 0x13c0 <memset+0x6>
    13be:	6d 93       	st	X+, r22
    13c0:	41 50       	subi	r20, 0x01	; 1
    13c2:	50 40       	sbci	r21, 0x00	; 0
    13c4:	e0 f7       	brcc	.-8      	; 0x13be <memset+0x4>
    13c6:	08 95       	ret

000013c8 <strnlen>:
    13c8:	fc 01       	movw	r30, r24
    13ca:	61 50       	subi	r22, 0x01	; 1
    13cc:	70 40       	sbci	r23, 0x00	; 0
    13ce:	01 90       	ld	r0, Z+
    13d0:	01 10       	cpse	r0, r1
    13d2:	d8 f7       	brcc	.-10     	; 0x13ca <strnlen+0x2>
    13d4:	80 95       	com	r24
    13d6:	90 95       	com	r25
    13d8:	8e 0f       	add	r24, r30
    13da:	9f 1f       	adc	r25, r31
    13dc:	08 95       	ret

000013de <fputc>:
    13de:	0f 93       	push	r16
    13e0:	1f 93       	push	r17
    13e2:	cf 93       	push	r28
    13e4:	df 93       	push	r29
    13e6:	18 2f       	mov	r17, r24
    13e8:	09 2f       	mov	r16, r25
    13ea:	eb 01       	movw	r28, r22
    13ec:	8b 81       	ldd	r24, Y+3	; 0x03
    13ee:	81 fd       	sbrc	r24, 1
    13f0:	03 c0       	rjmp	.+6      	; 0x13f8 <fputc+0x1a>
    13f2:	8f ef       	ldi	r24, 0xFF	; 255
    13f4:	9f ef       	ldi	r25, 0xFF	; 255
    13f6:	20 c0       	rjmp	.+64     	; 0x1438 <fputc+0x5a>
    13f8:	82 ff       	sbrs	r24, 2
    13fa:	10 c0       	rjmp	.+32     	; 0x141c <fputc+0x3e>
    13fc:	4e 81       	ldd	r20, Y+6	; 0x06
    13fe:	5f 81       	ldd	r21, Y+7	; 0x07
    1400:	2c 81       	ldd	r18, Y+4	; 0x04
    1402:	3d 81       	ldd	r19, Y+5	; 0x05
    1404:	42 17       	cp	r20, r18
    1406:	53 07       	cpc	r21, r19
    1408:	7c f4       	brge	.+30     	; 0x1428 <fputc+0x4a>
    140a:	e8 81       	ld	r30, Y
    140c:	f9 81       	ldd	r31, Y+1	; 0x01
    140e:	9f 01       	movw	r18, r30
    1410:	2f 5f       	subi	r18, 0xFF	; 255
    1412:	3f 4f       	sbci	r19, 0xFF	; 255
    1414:	39 83       	std	Y+1, r19	; 0x01
    1416:	28 83       	st	Y, r18
    1418:	10 83       	st	Z, r17
    141a:	06 c0       	rjmp	.+12     	; 0x1428 <fputc+0x4a>
    141c:	e8 85       	ldd	r30, Y+8	; 0x08
    141e:	f9 85       	ldd	r31, Y+9	; 0x09
    1420:	81 2f       	mov	r24, r17
    1422:	19 95       	eicall
    1424:	89 2b       	or	r24, r25
    1426:	29 f7       	brne	.-54     	; 0x13f2 <fputc+0x14>
    1428:	2e 81       	ldd	r18, Y+6	; 0x06
    142a:	3f 81       	ldd	r19, Y+7	; 0x07
    142c:	2f 5f       	subi	r18, 0xFF	; 255
    142e:	3f 4f       	sbci	r19, 0xFF	; 255
    1430:	3f 83       	std	Y+7, r19	; 0x07
    1432:	2e 83       	std	Y+6, r18	; 0x06
    1434:	81 2f       	mov	r24, r17
    1436:	90 2f       	mov	r25, r16
    1438:	df 91       	pop	r29
    143a:	cf 91       	pop	r28
    143c:	1f 91       	pop	r17
    143e:	0f 91       	pop	r16
    1440:	08 95       	ret

00001442 <__ultoa_invert>:
    1442:	fa 01       	movw	r30, r20
    1444:	aa 27       	eor	r26, r26
    1446:	28 30       	cpi	r18, 0x08	; 8
    1448:	51 f1       	breq	.+84     	; 0x149e <__ultoa_invert+0x5c>
    144a:	20 31       	cpi	r18, 0x10	; 16
    144c:	81 f1       	breq	.+96     	; 0x14ae <__ultoa_invert+0x6c>
    144e:	e8 94       	clt
    1450:	6f 93       	push	r22
    1452:	6e 7f       	andi	r22, 0xFE	; 254
    1454:	6e 5f       	subi	r22, 0xFE	; 254
    1456:	7f 4f       	sbci	r23, 0xFF	; 255
    1458:	8f 4f       	sbci	r24, 0xFF	; 255
    145a:	9f 4f       	sbci	r25, 0xFF	; 255
    145c:	af 4f       	sbci	r26, 0xFF	; 255
    145e:	b1 e0       	ldi	r27, 0x01	; 1
    1460:	3e d0       	rcall	.+124    	; 0x14de <__ultoa_invert+0x9c>
    1462:	b4 e0       	ldi	r27, 0x04	; 4
    1464:	3c d0       	rcall	.+120    	; 0x14de <__ultoa_invert+0x9c>
    1466:	67 0f       	add	r22, r23
    1468:	78 1f       	adc	r23, r24
    146a:	89 1f       	adc	r24, r25
    146c:	9a 1f       	adc	r25, r26
    146e:	a1 1d       	adc	r26, r1
    1470:	68 0f       	add	r22, r24
    1472:	79 1f       	adc	r23, r25
    1474:	8a 1f       	adc	r24, r26
    1476:	91 1d       	adc	r25, r1
    1478:	a1 1d       	adc	r26, r1
    147a:	6a 0f       	add	r22, r26
    147c:	71 1d       	adc	r23, r1
    147e:	81 1d       	adc	r24, r1
    1480:	91 1d       	adc	r25, r1
    1482:	a1 1d       	adc	r26, r1
    1484:	20 d0       	rcall	.+64     	; 0x14c6 <__ultoa_invert+0x84>
    1486:	09 f4       	brne	.+2      	; 0x148a <__ultoa_invert+0x48>
    1488:	68 94       	set
    148a:	3f 91       	pop	r19
    148c:	2a e0       	ldi	r18, 0x0A	; 10
    148e:	26 9f       	mul	r18, r22
    1490:	11 24       	eor	r1, r1
    1492:	30 19       	sub	r19, r0
    1494:	30 5d       	subi	r19, 0xD0	; 208
    1496:	31 93       	st	Z+, r19
    1498:	de f6       	brtc	.-74     	; 0x1450 <__ultoa_invert+0xe>
    149a:	cf 01       	movw	r24, r30
    149c:	08 95       	ret
    149e:	46 2f       	mov	r20, r22
    14a0:	47 70       	andi	r20, 0x07	; 7
    14a2:	40 5d       	subi	r20, 0xD0	; 208
    14a4:	41 93       	st	Z+, r20
    14a6:	b3 e0       	ldi	r27, 0x03	; 3
    14a8:	0f d0       	rcall	.+30     	; 0x14c8 <__ultoa_invert+0x86>
    14aa:	c9 f7       	brne	.-14     	; 0x149e <__ultoa_invert+0x5c>
    14ac:	f6 cf       	rjmp	.-20     	; 0x149a <__ultoa_invert+0x58>
    14ae:	46 2f       	mov	r20, r22
    14b0:	4f 70       	andi	r20, 0x0F	; 15
    14b2:	40 5d       	subi	r20, 0xD0	; 208
    14b4:	4a 33       	cpi	r20, 0x3A	; 58
    14b6:	18 f0       	brcs	.+6      	; 0x14be <__ultoa_invert+0x7c>
    14b8:	49 5d       	subi	r20, 0xD9	; 217
    14ba:	31 fd       	sbrc	r19, 1
    14bc:	40 52       	subi	r20, 0x20	; 32
    14be:	41 93       	st	Z+, r20
    14c0:	02 d0       	rcall	.+4      	; 0x14c6 <__ultoa_invert+0x84>
    14c2:	a9 f7       	brne	.-22     	; 0x14ae <__ultoa_invert+0x6c>
    14c4:	ea cf       	rjmp	.-44     	; 0x149a <__ultoa_invert+0x58>
    14c6:	b4 e0       	ldi	r27, 0x04	; 4
    14c8:	a6 95       	lsr	r26
    14ca:	97 95       	ror	r25
    14cc:	87 95       	ror	r24
    14ce:	77 95       	ror	r23
    14d0:	67 95       	ror	r22
    14d2:	ba 95       	dec	r27
    14d4:	c9 f7       	brne	.-14     	; 0x14c8 <__ultoa_invert+0x86>
    14d6:	00 97       	sbiw	r24, 0x00	; 0
    14d8:	61 05       	cpc	r22, r1
    14da:	71 05       	cpc	r23, r1
    14dc:	08 95       	ret
    14de:	9b 01       	movw	r18, r22
    14e0:	ac 01       	movw	r20, r24
    14e2:	0a 2e       	mov	r0, r26
    14e4:	06 94       	lsr	r0
    14e6:	57 95       	ror	r21
    14e8:	47 95       	ror	r20
    14ea:	37 95       	ror	r19
    14ec:	27 95       	ror	r18
    14ee:	ba 95       	dec	r27
    14f0:	c9 f7       	brne	.-14     	; 0x14e4 <__ultoa_invert+0xa2>
    14f2:	62 0f       	add	r22, r18
    14f4:	73 1f       	adc	r23, r19
    14f6:	84 1f       	adc	r24, r20
    14f8:	95 1f       	adc	r25, r21
    14fa:	a0 1d       	adc	r26, r0
    14fc:	08 95       	ret

000014fe <_exit>:
    14fe:	f8 94       	cli

00001500 <__stop_program>:
    1500:	ff cf       	rjmp	.-2      	; 0x1500 <__stop_program>
