// Seed: 699933150
module module_0;
  wor id_1;
  assign id_1 = id_1 != 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd87,
    parameter id_3 = 32'd32
) (
    input tri1 id_0,
    input wand id_1,
    input supply0 _id_2,
    input wor _id_3,
    output wor id_4,
    input uwire id_5,
    output logic id_6
);
  logic [7:0][-1 : id_2  ==  1 'b0] id_8, id_9, id_10, id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @((id_5) * id_2#(.id_0(-1)
  ))
  begin : LABEL_0
    if (1 == 1) begin : LABEL_1
      id_11[id_3 : 1] = id_2 ? id_0 : id_0;
    end else begin : LABEL_2
      id_6 = id_0;
    end
  end
endmodule
