#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("input_1_0_V_address0", 5, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("input_1_0_V_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_0_V_d0", 16, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("input_1_0_V_q0", 16, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_0_V_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("input_1_0_V_address1", 5, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("input_1_0_V_ce1", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_0_V_d1", 16, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("input_1_0_V_q1", 16, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_0_V_we1", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("input_1_1_V_address0", 5, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("input_1_1_V_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_1_V_d0", 16, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("input_1_1_V_q0", 16, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_1_V_we0", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("input_1_1_V_address1", 5, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("input_1_1_V_ce1", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_1_V_d1", 16, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("input_1_1_V_q1", 16, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_1_V_we1", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("input_1_2_V_address0", 5, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("input_1_2_V_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_2_V_d0", 16, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("input_1_2_V_q0", 16, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_2_V_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("input_1_2_V_address1", 5, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("input_1_2_V_ce1", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_2_V_d1", 16, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("input_1_2_V_q1", 16, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_2_V_we1", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("input_1_3_V_address0", 5, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("input_1_3_V_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_3_V_d0", 16, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("input_1_3_V_q0", 16, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_3_V_we0", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("input_1_3_V_address1", 5, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("input_1_3_V_ce1", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_3_V_d1", 16, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("input_1_3_V_q1", 16, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_3_V_we1", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("input_1_4_V_address0", 5, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("input_1_4_V_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_4_V_d0", 16, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("input_1_4_V_q0", 16, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_4_V_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("input_1_4_V_address1", 5, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("input_1_4_V_ce1", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_4_V_d1", 16, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("input_1_4_V_q1", 16, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_4_V_we1", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("input_1_5_V_address0", 5, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("input_1_5_V_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_5_V_d0", 16, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("input_1_5_V_q0", 16, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_5_V_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("input_1_5_V_address1", 5, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("input_1_5_V_ce1", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_5_V_d1", 16, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("input_1_5_V_q1", 16, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_5_V_we1", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("input_1_6_V_address0", 5, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("input_1_6_V_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_6_V_d0", 16, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("input_1_6_V_q0", 16, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_6_V_we0", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("input_1_6_V_address1", 5, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("input_1_6_V_ce1", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_6_V_d1", 16, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("input_1_6_V_q1", 16, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_6_V_we1", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("input_1_7_V_address0", 5, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("input_1_7_V_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_7_V_d0", 16, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("input_1_7_V_q0", 16, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_7_V_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("input_1_7_V_address1", 5, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("input_1_7_V_ce1", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_7_V_d1", 16, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("input_1_7_V_q1", 16, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_7_V_we1", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("input_1_8_V_address0", 5, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("input_1_8_V_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_8_V_d0", 16, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("input_1_8_V_q0", 16, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_8_V_we0", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("input_1_8_V_address1", 5, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("input_1_8_V_ce1", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_8_V_d1", 16, hls_out, 8, "ap_memory", "mem_din", 1),
	Port_Property("input_1_8_V_q1", 16, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_8_V_we1", 1, hls_out, 8, "ap_memory", "mem_we", 1),
	Port_Property("input_1_9_V_address0", 5, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("input_1_9_V_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_9_V_d0", 16, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("input_1_9_V_q0", 16, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_9_V_we0", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("input_1_9_V_address1", 5, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("input_1_9_V_ce1", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_9_V_d1", 16, hls_out, 9, "ap_memory", "mem_din", 1),
	Port_Property("input_1_9_V_q1", 16, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_9_V_we1", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("input_1_10_V_address0", 5, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("input_1_10_V_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_10_V_d0", 16, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("input_1_10_V_q0", 16, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_10_V_we0", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("input_1_10_V_address1", 5, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("input_1_10_V_ce1", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_10_V_d1", 16, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("input_1_10_V_q1", 16, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_10_V_we1", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("input_1_11_V_address0", 5, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("input_1_11_V_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_11_V_d0", 16, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("input_1_11_V_q0", 16, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_11_V_we0", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("input_1_11_V_address1", 5, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("input_1_11_V_ce1", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_11_V_d1", 16, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("input_1_11_V_q1", 16, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_11_V_we1", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("input_1_12_V_address0", 5, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("input_1_12_V_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_12_V_d0", 16, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("input_1_12_V_q0", 16, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_12_V_we0", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("input_1_12_V_address1", 5, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("input_1_12_V_ce1", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_12_V_d1", 16, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("input_1_12_V_q1", 16, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_12_V_we1", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("input_1_13_V_address0", 5, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("input_1_13_V_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_13_V_d0", 16, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("input_1_13_V_q0", 16, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_13_V_we0", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("input_1_13_V_address1", 5, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("input_1_13_V_ce1", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_13_V_d1", 16, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("input_1_13_V_q1", 16, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_13_V_we1", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("input_1_14_V_address0", 5, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("input_1_14_V_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_14_V_d0", 16, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("input_1_14_V_q0", 16, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_14_V_we0", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("input_1_14_V_address1", 5, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("input_1_14_V_ce1", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_14_V_d1", 16, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("input_1_14_V_q1", 16, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_14_V_we1", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("input_1_15_V_address0", 5, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("input_1_15_V_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_15_V_d0", 16, hls_out, 15, "ap_memory", "mem_din", 1),
	Port_Property("input_1_15_V_q0", 16, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_15_V_we0", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("input_1_15_V_address1", 5, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("input_1_15_V_ce1", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_15_V_d1", 16, hls_out, 15, "ap_memory", "mem_din", 1),
	Port_Property("input_1_15_V_q1", 16, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_15_V_we1", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("input_1_16_V_address0", 5, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("input_1_16_V_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_16_V_d0", 16, hls_out, 16, "ap_memory", "mem_din", 1),
	Port_Property("input_1_16_V_q0", 16, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_16_V_we0", 1, hls_out, 16, "ap_memory", "mem_we", 1),
	Port_Property("input_1_16_V_address1", 5, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("input_1_16_V_ce1", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_16_V_d1", 16, hls_out, 16, "ap_memory", "mem_din", 1),
	Port_Property("input_1_16_V_q1", 16, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_16_V_we1", 1, hls_out, 16, "ap_memory", "mem_we", 1),
	Port_Property("input_1_17_V_address0", 5, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("input_1_17_V_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_17_V_d0", 16, hls_out, 17, "ap_memory", "mem_din", 1),
	Port_Property("input_1_17_V_q0", 16, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_17_V_we0", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("input_1_17_V_address1", 5, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("input_1_17_V_ce1", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_17_V_d1", 16, hls_out, 17, "ap_memory", "mem_din", 1),
	Port_Property("input_1_17_V_q1", 16, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_17_V_we1", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("input_1_18_V_address0", 5, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("input_1_18_V_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_18_V_d0", 16, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("input_1_18_V_q0", 16, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_18_V_we0", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("input_1_18_V_address1", 5, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("input_1_18_V_ce1", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_18_V_d1", 16, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("input_1_18_V_q1", 16, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_18_V_we1", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("input_1_19_V_address0", 5, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("input_1_19_V_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_19_V_d0", 16, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("input_1_19_V_q0", 16, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_19_V_we0", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("input_1_19_V_address1", 5, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("input_1_19_V_ce1", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_19_V_d1", 16, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("input_1_19_V_q1", 16, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_19_V_we1", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("input_1_20_V_address0", 5, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("input_1_20_V_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_20_V_d0", 16, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("input_1_20_V_q0", 16, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_20_V_we0", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("input_1_20_V_address1", 5, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("input_1_20_V_ce1", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_20_V_d1", 16, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("input_1_20_V_q1", 16, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_20_V_we1", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("input_1_21_V_address0", 5, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("input_1_21_V_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_21_V_d0", 16, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("input_1_21_V_q0", 16, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_21_V_we0", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("input_1_21_V_address1", 5, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("input_1_21_V_ce1", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_21_V_d1", 16, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("input_1_21_V_q1", 16, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_21_V_we1", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("input_1_22_V_address0", 5, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("input_1_22_V_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_22_V_d0", 16, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("input_1_22_V_q0", 16, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_22_V_we0", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("input_1_22_V_address1", 5, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("input_1_22_V_ce1", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_22_V_d1", 16, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("input_1_22_V_q1", 16, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_22_V_we1", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("input_1_23_V_address0", 5, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("input_1_23_V_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_23_V_d0", 16, hls_out, 23, "ap_memory", "mem_din", 1),
	Port_Property("input_1_23_V_q0", 16, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_23_V_we0", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("input_1_23_V_address1", 5, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("input_1_23_V_ce1", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_23_V_d1", 16, hls_out, 23, "ap_memory", "mem_din", 1),
	Port_Property("input_1_23_V_q1", 16, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_23_V_we1", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("input_1_24_V_address0", 5, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("input_1_24_V_ce0", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_24_V_d0", 16, hls_out, 24, "ap_memory", "mem_din", 1),
	Port_Property("input_1_24_V_q0", 16, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_24_V_we0", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("input_1_24_V_address1", 5, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("input_1_24_V_ce1", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_24_V_d1", 16, hls_out, 24, "ap_memory", "mem_din", 1),
	Port_Property("input_1_24_V_q1", 16, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_24_V_we1", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("input_1_25_V_address0", 5, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("input_1_25_V_ce0", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_25_V_d0", 16, hls_out, 25, "ap_memory", "mem_din", 1),
	Port_Property("input_1_25_V_q0", 16, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_25_V_we0", 1, hls_out, 25, "ap_memory", "mem_we", 1),
	Port_Property("input_1_25_V_address1", 5, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("input_1_25_V_ce1", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_25_V_d1", 16, hls_out, 25, "ap_memory", "mem_din", 1),
	Port_Property("input_1_25_V_q1", 16, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_25_V_we1", 1, hls_out, 25, "ap_memory", "mem_we", 1),
	Port_Property("input_1_26_V_address0", 5, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("input_1_26_V_ce0", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_26_V_d0", 16, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("input_1_26_V_q0", 16, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_26_V_we0", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("input_1_26_V_address1", 5, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("input_1_26_V_ce1", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_26_V_d1", 16, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("input_1_26_V_q1", 16, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_26_V_we1", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("input_1_27_V_address0", 5, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("input_1_27_V_ce0", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_27_V_d0", 16, hls_out, 27, "ap_memory", "mem_din", 1),
	Port_Property("input_1_27_V_q0", 16, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_27_V_we0", 1, hls_out, 27, "ap_memory", "mem_we", 1),
	Port_Property("input_1_27_V_address1", 5, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("input_1_27_V_ce1", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("input_1_27_V_d1", 16, hls_out, 27, "ap_memory", "mem_din", 1),
	Port_Property("input_1_27_V_q1", 16, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("input_1_27_V_we1", 1, hls_out, 27, "ap_memory", "mem_we", 1),
	Port_Property("layer5_out_0_V", 16, hls_out, 28, "ap_vld", "out_data", 1),
	Port_Property("layer5_out_1_V", 16, hls_out, 29, "ap_vld", "out_data", 1),
	Port_Property("layer5_out_2_V", 16, hls_out, 30, "ap_vld", "out_data", 1),
	Port_Property("layer5_out_3_V", 16, hls_out, 31, "ap_vld", "out_data", 1),
	Port_Property("layer5_out_4_V", 16, hls_out, 32, "ap_vld", "out_data", 1),
	Port_Property("layer5_out_5_V", 16, hls_out, 33, "ap_vld", "out_data", 1),
	Port_Property("layer5_out_6_V", 16, hls_out, 34, "ap_vld", "out_data", 1),
	Port_Property("layer5_out_7_V", 16, hls_out, 35, "ap_vld", "out_data", 1),
	Port_Property("layer5_out_8_V", 16, hls_out, 36, "ap_vld", "out_data", 1),
	Port_Property("layer5_out_9_V", 16, hls_out, 37, "ap_vld", "out_data", 1),
	Port_Property("const_size_in_1", 16, hls_out, 38, "ap_vld", "out_data", 1),
	Port_Property("const_size_out_1", 16, hls_out, 39, "ap_vld", "out_data", 1),
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("const_size_in_1_ap_vld", 1, hls_out, 38, "ap_vld", "out_vld", 1),
	Port_Property("const_size_out_1_ap_vld", 1, hls_out, 39, "ap_vld", "out_vld", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("layer5_out_0_V_ap_vld", 1, hls_out, 28, "ap_vld", "out_vld", 1),
	Port_Property("layer5_out_1_V_ap_vld", 1, hls_out, 29, "ap_vld", "out_vld", 1),
	Port_Property("layer5_out_2_V_ap_vld", 1, hls_out, 30, "ap_vld", "out_vld", 1),
	Port_Property("layer5_out_3_V_ap_vld", 1, hls_out, 31, "ap_vld", "out_vld", 1),
	Port_Property("layer5_out_4_V_ap_vld", 1, hls_out, 32, "ap_vld", "out_vld", 1),
	Port_Property("layer5_out_5_V_ap_vld", 1, hls_out, 33, "ap_vld", "out_vld", 1),
	Port_Property("layer5_out_6_V_ap_vld", 1, hls_out, 34, "ap_vld", "out_vld", 1),
	Port_Property("layer5_out_7_V_ap_vld", 1, hls_out, 35, "ap_vld", "out_vld", 1),
	Port_Property("layer5_out_8_V_ap_vld", 1, hls_out, 36, "ap_vld", "out_vld", 1),
	Port_Property("layer5_out_9_V_ap_vld", 1, hls_out, 37, "ap_vld", "out_vld", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "myproject";
