 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 15:19:03 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          4.70
  Critical Path Slack:          -4.40
  Critical Path Clk Period:      1.00
  Total Negative Slack:      -4682.09
  No. of Violating Paths:     1191.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               8183
  Buf/Inv Cell Count:            1841
  Buf Cell Count:                  98
  Inv Cell Count:                1743
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6991
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    36178.447327
  Noncombinational Area: 25097.806717
  Buf/Inv Area:           7330.780594
  Total Buffer Area:           610.59
  Total Inverter Area:        6720.20
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             61276.254044
  Design Area:           61276.254044


  Design Rules
  -----------------------------------
  Total Number of Nets:          8197
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 31.63
  Mapping Optimization:               52.43
  -----------------------------------------
  Overall Compile Time:              105.50
  Overall Compile Wall Clock Time:   107.33

  --------------------------------------------------------------------

  Design  WNS: 4.40  TNS: 4682.09  Number of Violating Paths: 1191


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
