// Seed: 130358668
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    input id_6
);
  assign id_5 = id_2 && 1 == id_6;
  logic
      id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  logic id_21 = id_9, id_22;
  logic id_23;
  logic id_24 = 1 - 1;
  assign id_19 = 1;
  logic id_25 = 1;
  logic id_26;
  assign id_22 = 1;
endmodule
