Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/VIVADO/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mac_behav xil_defaultlib.tb_mac xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VLSI proj/VLSI_COURSE_PROJECT-main/src/csa3_16.v" Line 1. Module csa3_16 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csa3_16
Compiling module xil_defaultlib.multiplier_wallace
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.tb_mac
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mac_behav
