
module Values(
    input clk,
   
    output led,
   );

  assign led = clk;

endmodule

module test;

  reg clk;
  wire led;

  Values V(clk
         , led
         );
     always #10 clk = ~clk;
  initial begin
    $dumpvars(0, V);
    #0;
    clk <=  1'b1;
    
    #500;
    $finish;
  end
endmodule
