// Seed: 1338106536
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6,
    output id_7,
    input id_8,
    input id_9,
    output logic id_10,
    input id_11,
    output id_12,
    input id_13,
    output logic id_14,
    input logic id_15,
    output id_16,
    input id_17,
    output id_18
);
  logic id_19;
  assign id_14 = 1;
  assign id_16 = id_1;
  always @(posedge id_11 or posedge id_8) begin
    id_12 <= id_9;
  end
endmodule
