#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Sep 24 10:23:37 2017
# Process ID: 26091
# Current directory: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1
# Command line: vivado -log circuit4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source circuit4.tcl
# Log file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/circuit4.vds
# Journal file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source circuit4.tcl -notrace
Command: synth_design -top circuit4 -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26422 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1143.641 ; gain = 45.996 ; free physical = 2616 ; free virtual = 13116
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuit4' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:22]
WARNING: [Synth 8-85] always block has no event control specified [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:34]
INFO: [Synth 8-638] synthesizing module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/add.v:22]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD' (1#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/add.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'a' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:37]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:37]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:38]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:39]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:40]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:41]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:42]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:43]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:44]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:45]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:46]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:48]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:49]
WARNING: [Synth 8-689] width (8) of port connection 'b' does not match port width (32) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:50]
INFO: [Synth 8-638] synthesizing module 'REG' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
	Parameter DATAWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:42]
INFO: [Synth 8-256] done synthesizing module 'REG' (2#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/reg.v:23]
WARNING: [Synth 8-3848] Net Rst in module/entity circuit4 does not have driver. [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:27]
INFO: [Synth 8-256] done synthesizing module 'circuit4' (3#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/474a_circuit4.v:22]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[7]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[6]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[5]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[4]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[3]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[2]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[1]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.141 ; gain = 86.496 ; free physical = 2626 ; free virtual = 13126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1184.141 ; gain = 86.496 ; free physical = 2627 ; free virtual = 13127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1192.145 ; gain = 94.500 ; free physical = 2627 ; free virtual = 13127
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1200.152 ; gain = 102.508 ; free physical = 2616 ; free virtual = 13116
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[7]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[6]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[5]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[4]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[3]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[2]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[1]
WARNING: [Synth 8-3331] design circuit4 has unconnected port k[0]
INFO: [Synth 8-3886] merging instance 'reg_1/q_reg[22]' (FD) to 'reg_1/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'reg_1/q_reg[23]' (FD) to 'reg_1/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'reg_1/q_reg[24]' (FD) to 'reg_1/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'reg_1/q_reg[25]' (FD) to 'reg_1/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'reg_1/q_reg[26]' (FD) to 'reg_1/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'reg_1/q_reg[27]' (FD) to 'reg_1/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'reg_1/q_reg[28]' (FD) to 'reg_1/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'reg_1/q_reg[29]' (FD) to 'reg_1/q_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_1/q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_1/q_reg[31] )
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[31]) is unused and will be removed from module circuit4.
WARNING: [Synth 8-3332] Sequential element (reg_1/q_reg[30]) is unused and will be removed from module circuit4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 2466 ; free virtual = 12966
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.949 ; gain = 217.305 ; free physical = 2465 ; free virtual = 12965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1323.965 ; gain = 226.320 ; free physical = 2465 ; free virtual = 12965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1323.965 ; gain = 226.320 ; free physical = 2465 ; free virtual = 12965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1323.965 ; gain = 226.320 ; free physical = 2465 ; free virtual = 12965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1323.965 ; gain = 226.320 ; free physical = 2465 ; free virtual = 12965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1323.965 ; gain = 226.320 ; free physical = 2465 ; free virtual = 12965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1323.965 ; gain = 226.320 ; free physical = 2465 ; free virtual = 12965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1323.965 ; gain = 226.320 ; free physical = 2465 ; free virtual = 12965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    60|
|2     |LUT1   |    92|
|3     |LUT2   |   112|
|4     |FDRE   |    22|
|5     |IBUF   |   120|
|6     |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   438|
|2     |  add_13 |ADD    |   263|
|3     |  reg_1  |REG    |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1323.965 ; gain = 226.320 ; free physical = 2465 ; free virtual = 12965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1323.965 ; gain = 226.320 ; free physical = 2463 ; free virtual = 12963
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1323.973 ; gain = 226.320 ; free physical = 2466 ; free virtual = 12966
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1419.711 ; gain = 334.652 ; free physical = 2396 ; free virtual = 12896
INFO: [Common 17-1381] The checkpoint '/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/circuit4.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1419.711 ; gain = 0.000 ; free physical = 2397 ; free virtual = 12897
INFO: [Common 17-206] Exiting Vivado at Sun Sep 24 10:24:20 2017...
