# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --timing --trace --build -f ./../Imple/UART/TX_DATA/flist.f -I./../Imple/UART/TX_DATA -Wno-fatal -Wno-lint -Wno-style -Wno-width --Mdir ./../Imple/UART/TX_DATA/Verilator/obj_dir --trace --o Vtb_UART_Tx_Data"
T      5998  3419217  1763137250   919933421  1763137250   919933421 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data.cpp"
T      3664  3419215  1763137250   919933421  1763137250   919933421 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data.h"
T      1806  3419370  1763137250   921933460  1763137250   921933460 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data.mk"
T      1680  3419211  1763137250   919933421  1763137250   919933421 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data__Syms.cpp"
T      1525  3419214  1763137250   919933421  1763137250   919933421 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data__Syms.h"
T       326  3419366  1763137250   921933460  1763137250   921933460 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data__TraceDecls__0__Slow.cpp"
T     14588  3419367  1763137250   921933460  1763137250   921933460 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data__Trace__0.cpp"
T     30936  3419365  1763137250   921933460  1763137250   921933460 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data__Trace__0__Slow.cpp"
T      3279  3419359  1763137250   919933421  1763137250   919933421 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data___024root.h"
T     28081  3419364  1763137250   920933440  1763137250   920933440 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data___024root__DepSet_h72cdaa30__0.cpp"
T     17637  3419362  1763137250   920933440  1763137250   920933440 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data___024root__DepSet_h72cdaa30__0__Slow.cpp"
T      2262  3419363  1763137250   920933440  1763137250   920933440 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data___024root__DepSet_h7b178472__0.cpp"
T      1638  3419361  1763137250   919933421  1763137250   919933421 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data___024root__DepSet_h7b178472__0__Slow.cpp"
T       818  3419360  1763137250   919933421  1763137250   919933421 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data___024root__Slow.cpp"
T      1110  3419368  1763137250   921933460  1763137250   921933460 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data__main.cpp"
T       744  3419248  1763137250   919933421  1763137250   919933421 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data__pch.h"
T      2170  3419371  1763137250   921933460  1763137250   921933460 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data__ver.d"
T         0        0  1763137250   921933460  1763137250   921933460 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data__verFiles.dat"
T      1889  3419369  1763137250   921933460  1763137250   921933460 "./../Imple/UART/TX_DATA/Verilator/obj_dir/Vtb_UART_Tx_Data_classes.mk"
S       624  3419153  1763136500   911564724  1763136500   911564724 "./../Imple/UART/TX_DATA/flist.f"
S      1396  3419152  1763137219   572328241  1763137219   572328241 "/home/noname/Documents/project_tiny/Floating_point/Verision2/03_verif/Imple/UART/TX_DATA/tb_UART_Tx_Data.sv"
S       789  3409939  1762959075   649220460  1762959075   649220460 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_edge.sv"
S      1111  3409929  1762959075   641220343  1762959075   641220343 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_SS_detect_start.sv"
S      4385  3409922  1762969942   285573247  1762969942   285573247 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx.sv"
S      1947  3410497  1762966756   826068797  1762966756   826068797 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_Tx_Data.sv"
S      1218  3410495  1762962820    74414638  1762962820    74414638 "/home/noname/Documents/project_tiny/Floating_point/Verision2/04_imple/Version1_UART/UART_baud_generator.sv"
S  15522432 12747919  1754558099   685719083  1754558099   685719083 "/usr/local/share/verilator/bin/verilator_bin"
S      4942 12747973  1754558099   784710520  1754558099   784710520 "/usr/local/share/verilator/include/verilated_std.sv"
