\doxysection{CRYP\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_c_r_y_p___type_def}{}\label{struct_c_r_y_p___type_def}\index{CRYP\_TypeDef@{CRYP\_TypeDef}}


Crypto Processor.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9}{DOUT}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226}{DMACR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1}{IMSCR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{RISR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978}{MISR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05}{K0\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae}{K0\+RR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f}{K1\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934}{K1\+RR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802}{K2\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f}{K2\+RR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5}{K3\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21}{K3\+RR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567}{IV0\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb}{IV0\+RR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd}{IV1\+LR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff}{IV1\+RR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Crypto Processor. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_c_r_y_p___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

CRYP control register, Address offset\+: 0x00 \Hypertarget{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226}\label{struct_c_r_y_p___type_def_a082219a924d748e9c6092582aec06226} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!DMACR@{DMACR}}
\index{DMACR@{DMACR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DMACR}{DMACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMACR}

CRYP DMA control register, Address offset\+: 0x10 \Hypertarget{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9}\label{struct_c_r_y_p___type_def_ab8ba768d1dac54a845084bd07f4ef2b9} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!DOUT@{DOUT}}
\index{DOUT@{DOUT}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOUT}{DOUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DOUT}

CRYP data output register, Address offset\+: 0x0C \Hypertarget{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_c_r_y_p___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!DR@{DR}}
\index{DR@{DR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

CRYP data input register, Address offset\+: 0x08 \Hypertarget{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1}\label{struct_c_r_y_p___type_def_adcdd7c23a99f81c21dae2e9f989632e1} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IMSCR@{IMSCR}}
\index{IMSCR@{IMSCR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMSCR}{IMSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMSCR}

CRYP interrupt mask set/clear register, Address offset\+: 0x14 \Hypertarget{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567}\label{struct_c_r_y_p___type_def_ab1efba4cdf22c525fce804375961d567} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV0LR@{IV0LR}}
\index{IV0LR@{IV0LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV0LR}{IV0LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IV0\+LR}

CRYP initialization vector left-\/word register 0, Address offset\+: 0x40 \Hypertarget{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb}\label{struct_c_r_y_p___type_def_aeb1990f7c28e815a4962db3a861937bb} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV0RR@{IV0RR}}
\index{IV0RR@{IV0RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV0RR}{IV0RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IV0\+RR}

CRYP initialization vector right-\/word register 0, Address offset\+: 0x44 \Hypertarget{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd}\label{struct_c_r_y_p___type_def_aad2f43335b25a0065f3d327364610cbd} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV1LR@{IV1LR}}
\index{IV1LR@{IV1LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV1LR}{IV1LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IV1\+LR}

CRYP initialization vector left-\/word register 1, Address offset\+: 0x48 \Hypertarget{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff}\label{struct_c_r_y_p___type_def_a38a9f05c03174023fc6ac951c04eaeff} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV1RR@{IV1RR}}
\index{IV1RR@{IV1RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV1RR}{IV1RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IV1\+RR}

CRYP initialization vector right-\/word register 1, Address offset\+: 0x4C \Hypertarget{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05}\label{struct_c_r_y_p___type_def_a3ca109e86323625e5f56f92f999c3b05} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K0LR@{K0LR}}
\index{K0LR@{K0LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K0LR}{K0LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t K0\+LR}

CRYP key left register 0, Address offset\+: 0x20 \Hypertarget{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae}\label{struct_c_r_y_p___type_def_ae6d97d339f0091d4a105001ea59086ae} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K0RR@{K0RR}}
\index{K0RR@{K0RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K0RR}{K0RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t K0\+RR}

CRYP key right register 0, Address offset\+: 0x24 \Hypertarget{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f}\label{struct_c_r_y_p___type_def_a948ff2e2e97978287411fe725dd70a7f} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K1LR@{K1LR}}
\index{K1LR@{K1LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K1LR}{K1LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t K1\+LR}

CRYP key left register 1, Address offset\+: 0x28 \Hypertarget{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934}\label{struct_c_r_y_p___type_def_a7554383cff84540eb260a3fdf55cb934} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K1RR@{K1RR}}
\index{K1RR@{K1RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K1RR}{K1RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t K1\+RR}

CRYP key right register 1, Address offset\+: 0x2C \Hypertarget{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802}\label{struct_c_r_y_p___type_def_a32210fb9ecbb0b4bd127e688f3f79802} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K2LR@{K2LR}}
\index{K2LR@{K2LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K2LR}{K2LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t K2\+LR}

CRYP key left register 2, Address offset\+: 0x30 \Hypertarget{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f}\label{struct_c_r_y_p___type_def_a41a0448734e8ccbdd6fba98284815c6f} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K2RR@{K2RR}}
\index{K2RR@{K2RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K2RR}{K2RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t K2\+RR}

CRYP key right register 2, Address offset\+: 0x34 \Hypertarget{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5}\label{struct_c_r_y_p___type_def_a516c328fcb53ec754384e584caf890f5} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K3LR@{K3LR}}
\index{K3LR@{K3LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K3LR}{K3LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t K3\+LR}

CRYP key left register 3, Address offset\+: 0x38 \Hypertarget{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21}\label{struct_c_r_y_p___type_def_a8fe249258f1733ec155c3893375c7a21} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K3RR@{K3RR}}
\index{K3RR@{K3RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K3RR}{K3RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t K3\+RR}

CRYP key right register 3, Address offset\+: 0x3C \Hypertarget{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978}\label{struct_c_r_y_p___type_def_a524e134cec519206cb41d0545e382978} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MISR}

CRYP masked interrupt status register, Address offset\+: 0x1C \Hypertarget{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}\label{struct_c_r_y_p___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!RISR@{RISR}}
\index{RISR@{RISR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RISR}{RISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RISR}

CRYP raw interrupt status register, Address offset\+: 0x18 \Hypertarget{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_c_r_y_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!SR@{SR}}
\index{SR@{SR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

CRYP status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
