// Seed: 3462944727
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(posedge !id_2)
    if (1) begin
      id_4 <= 1;
    end
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    inout reg id_4,
    output id_5,
    input logic id_6,
    output logic id_7,
    output logic id_8,
    input logic id_9,
    output logic id_10,
    input id_11,
    output logic id_12,
    output logic id_13,
    input id_14,
    input logic id_15,
    input logic id_16,
    output id_17,
    input logic id_18,
    input id_19,
    output id_20
);
  type_41(
      id_16 | 1, 1, id_13
  );
  reg id_21, id_22, id_23, id_24, id_25, id_26;
  logic id_27;
  always @(posedge id_23) begin
    id_4 <= 1;
  end
  always @* begin
    id_2 <= id_23;
    #1 id_5 = 1;
  end
endmodule
