<!doctype html>
<html>
<head>
<title>DEVID (ETR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___etr.html")>ETR Module</a> &gt; DEVID (ETR) Register</p><h1>DEVID (ETR) Register</h1>
<h2>DEVID (ETR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DEVID</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000FC8</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FE970FC8 (CORESIGHT_SOC_ETR)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00001A40</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>This register indicates the capabilities of the CoreSight TMC.</td></tr>
</table>
<p></p>
<h2>DEVID (ETR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>WBUF_DEPTH</td><td class="center">13:11</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x3</td><td>Indicates the number of entries in the Write buffer is 8</td></tr>
<tr valign=top><td>MEMWIDTH</td><td class="center">10:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x2</td><td>Indicates the width of the Memory interfaceis 32 bits</td></tr>
<tr valign=top><td>CONFIGTYPE</td><td class="center"> 7:6</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates configured as ETR</td></tr>
<tr valign=top><td>CLKSCHEME</td><td class="center"> 5</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Indicates TMC RAM synchronous to CLK</td></tr>
<tr valign=top><td>ATBINPORTCOUNT</td><td class="center"> 4:0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Indicates no multiplexing</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>