#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed May 17 14:03:48 2023
# Process ID: 881670
# Current directory: /home/meowth/Desktop/KR260-v2022.1/step1_vivado/build/vivado
# Command line: vivado -mode batch -notrace -source /home/meowth/Desktop/KR260-v2022.1/step1_vivado/KR260_VivadoProj.tcl
# Log file: /home/meowth/Desktop/KR260-v2022.1/step1_vivado/build/vivado/vivado.log
# Journal file: /home/meowth/Desktop/KR260-v2022.1/step1_vivado/build/vivado/vivado.jou
# Running On: meowth, OS: Linux, CPU Frequency: 2188.141 MHz, CPU Physical cores: 16, Host memory: 25124 MB
#-----------------------------------------------------------
source /home/meowth/Desktop/KR260-v2022.1/step1_vivado/KR260_VivadoProj.tcl -notrace
WARNING: [Vivado 12-9135] Ignoring repo path (/home/meowth/Desktop/KR260-v2022.1/step1_vivado/build/vivado/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store) because it contains no board files
INFO: [BD::TCL 103-2010] Currently there is no design <kria_bd> in project, so creating one...
Wrote  : </home/meowth/Desktop/KR260-v2022.1/step1_vivado/build/vivado/KR260_VivadoProj/KR260_VivadoProj.srcs/sources_1/bd/kria_bd/kria_bd.bd> 
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
  xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:zynq_ultra_ps_e:3.4  .
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2867.535 ; gain = 87.328 ; free physical = 13723 ; free virtual = 17064
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8000_0000 [ 64K ]>.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M02_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M03_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M04_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M05_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M06_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M07_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M08_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/M_AXI_HPM0_FPD does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/M_AXI_HPM1_FPD does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

Wrote  : </home/meowth/Desktop/KR260-v2022.1/step1_vivado/build/vivado/KR260_VivadoProj/KR260_VivadoProj.srcs/sources_1/bd/kria_bd/kria_bd.bd> 
INFO: [BD 41-1662] The design 'kria_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

Verilog Output written to : /home/meowth/Desktop/KR260-v2022.1/step1_vivado/build/vivado/KR260_VivadoProj/KR260_VivadoProj.gen/sources_1/bd/kria_bd/synth/kria_bd.v
Verilog Output written to : /home/meowth/Desktop/KR260-v2022.1/step1_vivado/build/vivado/KR260_VivadoProj/KR260_VivadoProj.gen/sources_1/bd/kria_bd/sim/kria_bd.v
Verilog Output written to : /home/meowth/Desktop/KR260-v2022.1/step1_vivado/build/vivado/KR260_VivadoProj/KR260_VivadoProj.gen/sources_1/bd/kria_bd/hdl/kria_bd_wrapper.v
INFO: Project created:KR260_VivadoProj
INFO: [Project 1-1937] No bit file available for '-include_bit'. To use this feature, run implementation through write_bitstream and then re-run write_hw_platform with '-include_bit'
INFO: [Project 1-1918] Creating Hardware Platform: /home/meowth/Desktop/KR260-v2022.1/step1_vivado/build/vivado/KR260_base.xsa ...
ERROR: [Vivado_Tcl 4-427] Hardware Handoff file cannot be generated as Block Diagram /home/meowth/Desktop/KR260-v2022.1/step1_vivado/build/vivado/KR260_VivadoProj/KR260_VivadoProj.srcs/sources_1/bd/kria_bd/kria_bd.bd is not generated
INFO: [Common 17-206] Exiting Vivado at Wed May 17 14:04:14 2023...
