// Seed: 2414922391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  assign id_2 = id_2;
  assign id_1 = -1;
  assign id_2 = id_5;
  assign id_3 = -1;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    output logic id_2
);
  final id_2 <= 1 <-> "" & 1;
  wire id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
