<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:102:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 4096 has been inferred" BundleName="gmem0" VarName="A_in" LoopLoc="top.cpp:102:5" LoopName="load_loop" ParentFunc="top_kernel(ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; const (*) [256], ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [256])" Length="4096" Direction="read" AccessID="A_in371seq" OrigID="VITIS_LOOP_105_1.load.36" OrigAccess-DebugLoc="top.cpp:104:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:157:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4096 has been inferred" BundleName="gmem1" VarName="A_out" LoopLoc="top.cpp:157:5" LoopName="store_loop" ParentFunc="top_kernel(ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; const (*) [256], ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [256])" Length="4096" Direction="write" AccessID="A_out372seq" OrigID="VITIS_LOOP_160_5.store.202" OrigAccess-DebugLoc="top.cpp:169:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:157:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="A_out" LoopLoc="top.cpp:157:5" LoopName="store_loop" ParentFunc="top_kernel(ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; const (*) [256], ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [256])" OrigID="A_out372seq" OrigAccess-DebugLoc="top.cpp:157:5" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:102:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="A_in" LoopLoc="top.cpp:102:5" LoopName="load_loop" ParentFunc="top_kernel(ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; const (*) [256], ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [256])" OrigID="A_in371seq" OrigAccess-DebugLoc="top.cpp:102:5" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:102:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 4096 and bit width 512 in loop 'load_loop' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="top.cpp:102:5" LoopName="load_loop" Length="4096" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:157:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4096 and bit width 512 in loop 'store_loop' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="top.cpp:157:5" LoopName="store_loop" Length="4096" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

