/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  reg [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [25:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = !(1'h1 ? celloutsig_1_4z[2] : celloutsig_1_12z[13]);
  assign celloutsig_1_4z = celloutsig_1_0z[3:1] + celloutsig_1_2z[16:14];
  assign celloutsig_1_8z = in_data[106:97] + celloutsig_1_5z[10:1];
  assign celloutsig_1_9z = { celloutsig_1_2z[6:0], celloutsig_1_1z, celloutsig_1_3z } & in_data[164:154];
  assign celloutsig_1_7z = in_data[108:101] / { 1'h1, in_data[126:120] };
  assign celloutsig_1_6z = in_data[120:116] == in_data[134:130];
  assign celloutsig_0_0z = in_data[67:64] >= in_data[48:45];
  assign celloutsig_1_3z = { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[3:2] };
  assign celloutsig_1_0z = in_data[172] ? in_data[180:175] : in_data[120:115];
  assign celloutsig_0_1z = | { in_data[29:17], celloutsig_0_0z };
  assign celloutsig_1_1z = ~^ celloutsig_1_0z[4:0];
  assign celloutsig_1_19z = ~^ { in_data[182:172], celloutsig_1_17z, celloutsig_1_3z };
  assign celloutsig_1_5z = in_data[144:134] << { celloutsig_1_2z[13:4], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_13z[5:4], celloutsig_1_3z } << celloutsig_1_2z[9:5];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } >> { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[97:96], celloutsig_1_7z, celloutsig_1_6z } >>> celloutsig_1_9z;
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } >>> in_data[76:74];
  assign celloutsig_1_12z = { celloutsig_1_8z[8:6], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_7z[3:0], celloutsig_1_5z };
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_3z = { celloutsig_0_2z[0], celloutsig_0_2z };
  assign celloutsig_0_4z = ~((celloutsig_0_2z[2] & in_data[9]) | (celloutsig_0_1z & celloutsig_0_0z));
  assign { out_data[132:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
