============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:54:57 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1981 ps) Late External Delay Assertion at pin dspMemoryLogic/g1486/B
          Group: clk
     Startpoint: (R) ALUFF/q_reg[76]/CK
          Clock: (R) clk
       Endpoint: (R) dspMemoryLogic/g1486/B
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-     200                  
     Required Time:=    2300                  
      Launch Clock:-       0                  
         Data Path:-     319                  
             Slack:=    1981                  

#--------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                             (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------
  ALUFF/q_reg[76]/CK     -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[76]/Q      -       CK->Q F     DFFHQX4        4  8.6    71   250     250 
  dspMemoryLogic/g327/Y  -       A->Y  R     INVX1          1  1.8    56    69     319 
  dspMemoryLogic/g1486/B (b)     -     R     OR2X1          -    -     -     0     319 
#--------------------------------------------------------------------------------------

(b) : Timing paths are broken.

