
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xzdec_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ae8 <.init>:
  400ae8:	stp	x29, x30, [sp, #-16]!
  400aec:	mov	x29, sp
  400af0:	bl	400cc0 <ferror@plt+0x60>
  400af4:	ldp	x29, x30, [sp], #16
  400af8:	ret

Disassembly of section .plt:

0000000000400b00 <exit@plt-0x20>:
  400b00:	stp	x16, x30, [sp, #-16]!
  400b04:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b08:	ldr	x17, [x16, #4088]
  400b0c:	add	x16, x16, #0xff8
  400b10:	br	x17
  400b14:	nop
  400b18:	nop
  400b1c:	nop

0000000000400b20 <exit@plt>:
  400b20:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b24:	ldr	x17, [x16]
  400b28:	add	x16, x16, #0x0
  400b2c:	br	x17

0000000000400b30 <lzma_code@plt>:
  400b30:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b34:	ldr	x17, [x16, #8]
  400b38:	add	x16, x16, #0x8
  400b3c:	br	x17

0000000000400b40 <fclose@plt>:
  400b40:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b44:	ldr	x17, [x16, #16]
  400b48:	add	x16, x16, #0x10
  400b4c:	br	x17

0000000000400b50 <fopen@plt>:
  400b50:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b54:	ldr	x17, [x16, #24]
  400b58:	add	x16, x16, #0x18
  400b5c:	br	x17

0000000000400b60 <__libc_start_main@plt>:
  400b60:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b64:	ldr	x17, [x16, #32]
  400b68:	add	x16, x16, #0x20
  400b6c:	br	x17

0000000000400b70 <memset@plt>:
  400b70:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b74:	ldr	x17, [x16, #40]
  400b78:	add	x16, x16, #0x28
  400b7c:	br	x17

0000000000400b80 <strerror@plt>:
  400b80:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b84:	ldr	x17, [x16, #48]
  400b88:	add	x16, x16, #0x30
  400b8c:	br	x17

0000000000400b90 <lzma_version_string@plt>:
  400b90:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400b94:	ldr	x17, [x16, #56]
  400b98:	add	x16, x16, #0x38
  400b9c:	br	x17

0000000000400ba0 <__gmon_start__@plt>:
  400ba0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400ba4:	ldr	x17, [x16, #64]
  400ba8:	add	x16, x16, #0x40
  400bac:	br	x17

0000000000400bb0 <abort@plt>:
  400bb0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400bb4:	ldr	x17, [x16, #72]
  400bb8:	add	x16, x16, #0x48
  400bbc:	br	x17

0000000000400bc0 <feof@plt>:
  400bc0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400bc4:	ldr	x17, [x16, #80]
  400bc8:	add	x16, x16, #0x50
  400bcc:	br	x17

0000000000400bd0 <lzma_stream_decoder@plt>:
  400bd0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400bd4:	ldr	x17, [x16, #88]
  400bd8:	add	x16, x16, #0x58
  400bdc:	br	x17

0000000000400be0 <getopt_long@plt>:
  400be0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400be4:	ldr	x17, [x16, #96]
  400be8:	add	x16, x16, #0x60
  400bec:	br	x17

0000000000400bf0 <strcmp@plt>:
  400bf0:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400bf4:	ldr	x17, [x16, #104]
  400bf8:	add	x16, x16, #0x68
  400bfc:	br	x17

0000000000400c00 <fread@plt>:
  400c00:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c04:	ldr	x17, [x16, #112]
  400c08:	add	x16, x16, #0x70
  400c0c:	br	x17

0000000000400c10 <fwrite@plt>:
  400c10:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c14:	ldr	x17, [x16, #120]
  400c18:	add	x16, x16, #0x78
  400c1c:	br	x17

0000000000400c20 <vfprintf@plt>:
  400c20:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c24:	ldr	x17, [x16, #128]
  400c28:	add	x16, x16, #0x80
  400c2c:	br	x17

0000000000400c30 <printf@plt>:
  400c30:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c34:	ldr	x17, [x16, #136]
  400c38:	add	x16, x16, #0x88
  400c3c:	br	x17

0000000000400c40 <__errno_location@plt>:
  400c40:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c44:	ldr	x17, [x16, #144]
  400c48:	add	x16, x16, #0x90
  400c4c:	br	x17

0000000000400c50 <fprintf@plt>:
  400c50:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c54:	ldr	x17, [x16, #152]
  400c58:	add	x16, x16, #0x98
  400c5c:	br	x17

0000000000400c60 <ferror@plt>:
  400c60:	adrp	x16, 413000 <ferror@plt+0x123a0>
  400c64:	ldr	x17, [x16, #160]
  400c68:	add	x16, x16, #0xa0
  400c6c:	br	x17

Disassembly of section .text:

0000000000400c70 <.text>:
  400c70:	mov	x29, #0x0                   	// #0
  400c74:	mov	x30, #0x0                   	// #0
  400c78:	mov	x5, x0
  400c7c:	ldr	x1, [sp]
  400c80:	add	x2, sp, #0x8
  400c84:	mov	x6, sp
  400c88:	movz	x0, #0x0, lsl #48
  400c8c:	movk	x0, #0x0, lsl #32
  400c90:	movk	x0, #0x40, lsl #16
  400c94:	movk	x0, #0xd7c
  400c98:	movz	x3, #0x0, lsl #48
  400c9c:	movk	x3, #0x0, lsl #32
  400ca0:	movk	x3, #0x40, lsl #16
  400ca4:	movk	x3, #0x1630
  400ca8:	movz	x4, #0x0, lsl #48
  400cac:	movk	x4, #0x0, lsl #32
  400cb0:	movk	x4, #0x40, lsl #16
  400cb4:	movk	x4, #0x16b0
  400cb8:	bl	400b60 <__libc_start_main@plt>
  400cbc:	bl	400bb0 <abort@plt>
  400cc0:	adrp	x0, 412000 <ferror@plt+0x113a0>
  400cc4:	ldr	x0, [x0, #4064]
  400cc8:	cbz	x0, 400cd0 <ferror@plt+0x70>
  400ccc:	b	400ba0 <__gmon_start__@plt>
  400cd0:	ret
  400cd4:	nop
  400cd8:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400cdc:	add	x0, x0, #0xc0
  400ce0:	adrp	x1, 413000 <ferror@plt+0x123a0>
  400ce4:	add	x1, x1, #0xc0
  400ce8:	cmp	x1, x0
  400cec:	b.eq	400d04 <ferror@plt+0xa4>  // b.none
  400cf0:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400cf4:	ldr	x1, [x1, #1744]
  400cf8:	cbz	x1, 400d04 <ferror@plt+0xa4>
  400cfc:	mov	x16, x1
  400d00:	br	x16
  400d04:	ret
  400d08:	adrp	x0, 413000 <ferror@plt+0x123a0>
  400d0c:	add	x0, x0, #0xc0
  400d10:	adrp	x1, 413000 <ferror@plt+0x123a0>
  400d14:	add	x1, x1, #0xc0
  400d18:	sub	x1, x1, x0
  400d1c:	lsr	x2, x1, #63
  400d20:	add	x1, x2, x1, asr #3
  400d24:	cmp	xzr, x1, asr #1
  400d28:	asr	x1, x1, #1
  400d2c:	b.eq	400d44 <ferror@plt+0xe4>  // b.none
  400d30:	adrp	x2, 401000 <ferror@plt+0x3a0>
  400d34:	ldr	x2, [x2, #1752]
  400d38:	cbz	x2, 400d44 <ferror@plt+0xe4>
  400d3c:	mov	x16, x2
  400d40:	br	x16
  400d44:	ret
  400d48:	stp	x29, x30, [sp, #-32]!
  400d4c:	mov	x29, sp
  400d50:	str	x19, [sp, #16]
  400d54:	adrp	x19, 413000 <ferror@plt+0x123a0>
  400d58:	ldrb	w0, [x19, #232]
  400d5c:	cbnz	w0, 400d6c <ferror@plt+0x10c>
  400d60:	bl	400cd8 <ferror@plt+0x78>
  400d64:	mov	w0, #0x1                   	// #1
  400d68:	strb	w0, [x19, #232]
  400d6c:	ldr	x19, [sp, #16]
  400d70:	ldp	x29, x30, [sp], #32
  400d74:	ret
  400d78:	b	400d08 <ferror@plt+0xa8>
  400d7c:	sub	sp, sp, #0xe0
  400d80:	stp	x29, x30, [sp, #208]
  400d84:	add	x29, sp, #0xd0
  400d88:	mov	w8, wzr
  400d8c:	mov	x2, #0x88                  	// #136
  400d90:	adrp	x9, 413000 <ferror@plt+0x123a0>
  400d94:	add	x9, x9, #0xd0
  400d98:	add	x10, sp, #0x38
  400d9c:	stur	wzr, [x29, #-4]
  400da0:	stur	w0, [x29, #-8]
  400da4:	stur	x1, [x29, #-16]
  400da8:	ldur	x0, [x29, #-16]
  400dac:	str	w8, [sp, #44]
  400db0:	str	x2, [sp, #32]
  400db4:	str	x9, [sp, #24]
  400db8:	str	x10, [sp, #16]
  400dbc:	bl	4014d4 <ferror@plt+0x874>
  400dc0:	ldur	w0, [x29, #-8]
  400dc4:	ldur	x1, [x29, #-16]
  400dc8:	bl	400f4c <ferror@plt+0x2ec>
  400dcc:	ldr	x0, [sp, #16]
  400dd0:	ldr	w8, [sp, #44]
  400dd4:	mov	w1, w8
  400dd8:	ldr	x2, [sp, #32]
  400ddc:	bl	400b70 <memset@plt>
  400de0:	ldr	x9, [sp, #24]
  400de4:	ldr	w8, [x9]
  400de8:	ldur	w11, [x29, #-8]
  400dec:	cmp	w8, w11
  400df0:	b.ne	400e14 <ferror@plt+0x1b4>  // b.any
  400df4:	adrp	x8, 413000 <ferror@plt+0x123a0>
  400df8:	add	x8, x8, #0xe0
  400dfc:	ldr	x1, [x8]
  400e00:	add	x0, sp, #0x38
  400e04:	adrp	x2, 401000 <ferror@plt+0x3a0>
  400e08:	add	x2, x2, #0x8c8
  400e0c:	bl	401020 <ferror@plt+0x3c0>
  400e10:	b	400f30 <ferror@plt+0x2d0>
  400e14:	ldur	x8, [x29, #-16]
  400e18:	ldr	x9, [sp, #24]
  400e1c:	ldrsw	x10, [x9]
  400e20:	mov	x11, #0x8                   	// #8
  400e24:	mul	x10, x11, x10
  400e28:	add	x8, x8, x10
  400e2c:	ldr	x0, [x8]
  400e30:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400e34:	add	x1, x1, #0x8d0
  400e38:	bl	400bf0 <strcmp@plt>
  400e3c:	cbnz	w0, 400e60 <ferror@plt+0x200>
  400e40:	adrp	x8, 413000 <ferror@plt+0x123a0>
  400e44:	add	x8, x8, #0xe0
  400e48:	ldr	x1, [x8]
  400e4c:	add	x0, sp, #0x38
  400e50:	adrp	x2, 401000 <ferror@plt+0x3a0>
  400e54:	add	x2, x2, #0x8c8
  400e58:	bl	401020 <ferror@plt+0x3c0>
  400e5c:	b	400f14 <ferror@plt+0x2b4>
  400e60:	ldur	x8, [x29, #-16]
  400e64:	ldr	x9, [sp, #24]
  400e68:	ldrsw	x10, [x9]
  400e6c:	mov	x11, #0x8                   	// #8
  400e70:	mul	x10, x11, x10
  400e74:	add	x8, x8, x10
  400e78:	ldr	x0, [x8]
  400e7c:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400e80:	add	x1, x1, #0x8d2
  400e84:	bl	400b50 <fopen@plt>
  400e88:	str	x0, [sp, #48]
  400e8c:	ldr	x8, [sp, #48]
  400e90:	cbnz	x8, 400ee4 <ferror@plt+0x284>
  400e94:	ldur	x8, [x29, #-16]
  400e98:	ldr	x9, [sp, #24]
  400e9c:	ldrsw	x10, [x9]
  400ea0:	mov	x11, #0x8                   	// #8
  400ea4:	mul	x10, x11, x10
  400ea8:	add	x8, x8, x10
  400eac:	ldr	x1, [x8]
  400eb0:	str	x1, [sp, #8]
  400eb4:	bl	400c40 <__errno_location@plt>
  400eb8:	ldr	w0, [x0]
  400ebc:	bl	400b80 <strerror@plt>
  400ec0:	adrp	x8, 401000 <ferror@plt+0x3a0>
  400ec4:	add	x8, x8, #0x8d5
  400ec8:	str	x0, [sp]
  400ecc:	mov	x0, x8
  400ed0:	ldr	x1, [sp, #8]
  400ed4:	ldr	x2, [sp]
  400ed8:	bl	4012fc <ferror@plt+0x69c>
  400edc:	mov	w0, #0x1                   	// #1
  400ee0:	bl	400b20 <exit@plt>
  400ee4:	ldr	x1, [sp, #48]
  400ee8:	ldur	x8, [x29, #-16]
  400eec:	ldr	x9, [sp, #24]
  400ef0:	ldrsw	x10, [x9]
  400ef4:	mov	x11, #0x8                   	// #8
  400ef8:	mul	x10, x11, x10
  400efc:	add	x8, x8, x10
  400f00:	ldr	x2, [x8]
  400f04:	add	x0, sp, #0x38
  400f08:	bl	401020 <ferror@plt+0x3c0>
  400f0c:	ldr	x0, [sp, #48]
  400f10:	bl	400b40 <fclose@plt>
  400f14:	ldr	x8, [sp, #24]
  400f18:	ldr	w9, [x8]
  400f1c:	add	w9, w9, #0x1
  400f20:	str	w9, [x8]
  400f24:	ldur	w10, [x29, #-8]
  400f28:	cmp	w9, w10
  400f2c:	b.lt	400e14 <ferror@plt+0x1b4>  // b.tstop
  400f30:	adrp	x8, 413000 <ferror@plt+0x123a0>
  400f34:	add	x8, x8, #0xb8
  400f38:	ldr	w2, [x8]
  400f3c:	mov	w9, wzr
  400f40:	mov	w0, w9
  400f44:	mov	w1, #0x1                   	// #1
  400f48:	bl	4014f8 <ferror@plt+0x898>
  400f4c:	sub	sp, sp, #0x40
  400f50:	stp	x29, x30, [sp, #48]
  400f54:	add	x29, sp, #0x30
  400f58:	adrp	x8, 413000 <ferror@plt+0x123a0>
  400f5c:	add	x8, x8, #0xb8
  400f60:	stur	w0, [x29, #-4]
  400f64:	stur	x1, [x29, #-16]
  400f68:	str	x8, [sp, #16]
  400f6c:	ldur	w0, [x29, #-4]
  400f70:	ldur	x1, [x29, #-16]
  400f74:	adrp	x2, 401000 <ferror@plt+0x3a0>
  400f78:	add	x2, x2, #0x77c
  400f7c:	adrp	x3, 401000 <ferror@plt+0x3a0>
  400f80:	add	x3, x3, #0x788
  400f84:	mov	x8, xzr
  400f88:	mov	x4, x8
  400f8c:	bl	400be0 <getopt_long@plt>
  400f90:	stur	w0, [x29, #-20]
  400f94:	mov	w9, #0xffffffff            	// #-1
  400f98:	cmp	w0, w9
  400f9c:	b.eq	401014 <ferror@plt+0x3b4>  // b.none
  400fa0:	ldur	w8, [x29, #-20]
  400fa4:	subs	w8, w8, #0x51
  400fa8:	mov	w9, w8
  400fac:	ubfx	x9, x9, #0, #32
  400fb0:	cmp	x9, #0x20
  400fb4:	str	x9, [sp, #8]
  400fb8:	b.hi	401008 <ferror@plt+0x3a8>  // b.pmore
  400fbc:	adrp	x8, 401000 <ferror@plt+0x3a0>
  400fc0:	add	x8, x8, #0x6e0
  400fc4:	ldr	x11, [sp, #8]
  400fc8:	ldrsw	x10, [x8, x11, lsl #2]
  400fcc:	add	x9, x8, x10
  400fd0:	br	x9
  400fd4:	b	401010 <ferror@plt+0x3b0>
  400fd8:	ldr	x8, [sp, #16]
  400fdc:	ldr	w9, [x8]
  400fe0:	cmp	w9, #0x0
  400fe4:	cset	w9, ls  // ls = plast
  400fe8:	tbnz	w9, #0, 400ffc <ferror@plt+0x39c>
  400fec:	ldr	x8, [sp, #16]
  400ff0:	ldr	w9, [x8]
  400ff4:	subs	w9, w9, #0x1
  400ff8:	str	w9, [x8]
  400ffc:	b	401010 <ferror@plt+0x3b0>
  401000:	bl	401414 <ferror@plt+0x7b4>
  401004:	bl	401470 <ferror@plt+0x810>
  401008:	mov	w0, #0x1                   	// #1
  40100c:	bl	400b20 <exit@plt>
  401010:	b	400f6c <ferror@plt+0x30c>
  401014:	ldp	x29, x30, [sp, #48]
  401018:	add	sp, sp, #0x40
  40101c:	ret
  401020:	stp	x29, x30, [sp, #-32]!
  401024:	str	x28, [sp, #16]
  401028:	mov	x29, sp
  40102c:	sub	sp, sp, #0x4, lsl #12
  401030:	sub	sp, sp, #0x60
  401034:	sub	x8, x29, #0x1c
  401038:	mov	x9, #0xffffffffffffffff    	// #-1
  40103c:	mov	w10, #0x8                   	// #8
  401040:	stur	x0, [x29, #-8]
  401044:	stur	x1, [x29, #-16]
  401048:	stur	x2, [x29, #-24]
  40104c:	ldur	x0, [x29, #-8]
  401050:	mov	x1, x9
  401054:	mov	w2, w10
  401058:	str	x8, [sp, #40]
  40105c:	bl	400bd0 <lzma_stream_decoder@plt>
  401060:	ldr	x8, [sp, #40]
  401064:	str	w0, [x8]
  401068:	ldr	w10, [x8]
  40106c:	cbz	w10, 4010b8 <ferror@plt+0x458>
  401070:	ldr	x8, [sp, #40]
  401074:	ldr	w9, [x8]
  401078:	cmp	w9, #0x5
  40107c:	b.ne	401090 <ferror@plt+0x430>  // b.any
  401080:	mov	w0, #0xc                   	// #12
  401084:	bl	400b80 <strerror@plt>
  401088:	str	x0, [sp, #32]
  40108c:	b	40109c <ferror@plt+0x43c>
  401090:	adrp	x8, 401000 <ferror@plt+0x3a0>
  401094:	add	x8, x8, #0xbe6
  401098:	str	x8, [sp, #32]
  40109c:	ldr	x8, [sp, #32]
  4010a0:	adrp	x0, 401000 <ferror@plt+0x3a0>
  4010a4:	add	x0, x0, #0xc19
  4010a8:	mov	x1, x8
  4010ac:	bl	4012fc <ferror@plt+0x69c>
  4010b0:	mov	w0, #0x1                   	// #1
  4010b4:	bl	400b20 <exit@plt>
  4010b8:	ldur	x8, [x29, #-8]
  4010bc:	str	xzr, [x8, #8]
  4010c0:	ldur	x8, [x29, #-8]
  4010c4:	add	x9, sp, #0x44
  4010c8:	str	x9, [x8, #24]
  4010cc:	ldur	x8, [x29, #-8]
  4010d0:	mov	x9, #0x2000                	// #8192
  4010d4:	str	x9, [x8, #32]
  4010d8:	str	wzr, [sp, #64]
  4010dc:	ldur	x8, [x29, #-8]
  4010e0:	ldr	x8, [x8, #8]
  4010e4:	cbnz	x8, 40116c <ferror@plt+0x50c>
  4010e8:	ldur	x8, [x29, #-8]
  4010ec:	add	x9, sp, #0x2, lsl #12
  4010f0:	add	x9, x9, #0x44
  4010f4:	str	x9, [x8]
  4010f8:	ldur	x3, [x29, #-16]
  4010fc:	mov	x0, x9
  401100:	mov	x1, #0x1                   	// #1
  401104:	mov	x2, #0x2000                	// #8192
  401108:	bl	400c00 <fread@plt>
  40110c:	ldur	x8, [x29, #-8]
  401110:	str	x0, [x8, #8]
  401114:	ldur	x0, [x29, #-16]
  401118:	bl	400c60 <ferror@plt>
  40111c:	cbz	w0, 401158 <ferror@plt+0x4f8>
  401120:	ldur	x1, [x29, #-24]
  401124:	str	x1, [sp, #24]
  401128:	bl	400c40 <__errno_location@plt>
  40112c:	ldr	w0, [x0]
  401130:	bl	400b80 <strerror@plt>
  401134:	adrp	x8, 401000 <ferror@plt+0x3a0>
  401138:	add	x8, x8, #0xbfb
  40113c:	str	x0, [sp, #16]
  401140:	mov	x0, x8
  401144:	ldr	x1, [sp, #24]
  401148:	ldr	x2, [sp, #16]
  40114c:	bl	4012fc <ferror@plt+0x69c>
  401150:	mov	w0, #0x1                   	// #1
  401154:	bl	400b20 <exit@plt>
  401158:	ldur	x0, [x29, #-16]
  40115c:	bl	400bc0 <feof@plt>
  401160:	cbz	w0, 40116c <ferror@plt+0x50c>
  401164:	mov	w8, #0x3                   	// #3
  401168:	str	w8, [sp, #64]
  40116c:	ldur	x0, [x29, #-8]
  401170:	ldr	w1, [sp, #64]
  401174:	bl	400b30 <lzma_code@plt>
  401178:	ldr	x8, [sp, #40]
  40117c:	str	w0, [x8]
  401180:	ldur	x9, [x29, #-8]
  401184:	ldr	x9, [x9, #32]
  401188:	cbz	x9, 401198 <ferror@plt+0x538>
  40118c:	ldr	x8, [sp, #40]
  401190:	ldr	w9, [x8]
  401194:	cbz	w9, 401218 <ferror@plt+0x5b8>
  401198:	ldur	x8, [x29, #-8]
  40119c:	ldr	x8, [x8, #32]
  4011a0:	mov	x9, #0x2000                	// #8192
  4011a4:	subs	x8, x9, x8
  4011a8:	str	x8, [sp, #56]
  4011ac:	ldr	x2, [sp, #56]
  4011b0:	adrp	x8, 413000 <ferror@plt+0x123a0>
  4011b4:	add	x8, x8, #0xd8
  4011b8:	ldr	x3, [x8]
  4011bc:	add	x0, sp, #0x44
  4011c0:	mov	x1, #0x1                   	// #1
  4011c4:	bl	400c10 <fwrite@plt>
  4011c8:	ldr	x8, [sp, #56]
  4011cc:	cmp	x0, x8
  4011d0:	b.eq	401200 <ferror@plt+0x5a0>  // b.none
  4011d4:	bl	400c40 <__errno_location@plt>
  4011d8:	ldr	w0, [x0]
  4011dc:	bl	400b80 <strerror@plt>
  4011e0:	adrp	x8, 401000 <ferror@plt+0x3a0>
  4011e4:	add	x8, x8, #0xc1c
  4011e8:	str	x0, [sp, #8]
  4011ec:	mov	x0, x8
  4011f0:	ldr	x1, [sp, #8]
  4011f4:	bl	4012fc <ferror@plt+0x69c>
  4011f8:	mov	w0, #0x1                   	// #1
  4011fc:	bl	400b20 <exit@plt>
  401200:	ldur	x8, [x29, #-8]
  401204:	add	x9, sp, #0x44
  401208:	str	x9, [x8, #24]
  40120c:	ldur	x8, [x29, #-8]
  401210:	mov	x9, #0x2000                	// #8192
  401214:	str	x9, [x8, #32]
  401218:	ldr	x8, [sp, #40]
  40121c:	ldr	w9, [x8]
  401220:	cbz	w9, 4012f8 <ferror@plt+0x698>
  401224:	ldr	x8, [sp, #40]
  401228:	ldr	w9, [x8]
  40122c:	cmp	w9, #0x1
  401230:	b.ne	401248 <ferror@plt+0x5e8>  // b.any
  401234:	add	sp, sp, #0x4, lsl #12
  401238:	add	sp, sp, #0x60
  40123c:	ldr	x28, [sp, #16]
  401240:	ldp	x29, x30, [sp], #32
  401244:	ret
  401248:	ldr	x8, [sp, #40]
  40124c:	ldr	w9, [x8]
  401250:	subs	w9, w9, #0x5
  401254:	mov	w10, w9
  401258:	ubfx	x10, x10, #0, #32
  40125c:	cmp	x10, #0x5
  401260:	str	x10, [sp]
  401264:	b.hi	4012d0 <ferror@plt+0x670>  // b.pmore
  401268:	adrp	x8, 401000 <ferror@plt+0x3a0>
  40126c:	add	x8, x8, #0x764
  401270:	ldr	x11, [sp]
  401274:	ldrsw	x10, [x8, x11, lsl #2]
  401278:	add	x9, x8, x10
  40127c:	br	x9
  401280:	mov	w0, #0xc                   	// #12
  401284:	bl	400b80 <strerror@plt>
  401288:	str	x0, [sp, #48]
  40128c:	b	4012dc <ferror@plt+0x67c>
  401290:	adrp	x8, 401000 <ferror@plt+0x3a0>
  401294:	add	x8, x8, #0xc40
  401298:	str	x8, [sp, #48]
  40129c:	b	4012dc <ferror@plt+0x67c>
  4012a0:	adrp	x8, 401000 <ferror@plt+0x3a0>
  4012a4:	add	x8, x8, #0xc5b
  4012a8:	str	x8, [sp, #48]
  4012ac:	b	4012dc <ferror@plt+0x67c>
  4012b0:	adrp	x8, 401000 <ferror@plt+0x3a0>
  4012b4:	add	x8, x8, #0xc7b
  4012b8:	str	x8, [sp, #48]
  4012bc:	b	4012dc <ferror@plt+0x67c>
  4012c0:	adrp	x8, 401000 <ferror@plt+0x3a0>
  4012c4:	add	x8, x8, #0xc8b
  4012c8:	str	x8, [sp, #48]
  4012cc:	b	4012dc <ferror@plt+0x67c>
  4012d0:	adrp	x8, 401000 <ferror@plt+0x3a0>
  4012d4:	add	x8, x8, #0xbe6
  4012d8:	str	x8, [sp, #48]
  4012dc:	ldur	x1, [x29, #-24]
  4012e0:	ldr	x2, [sp, #48]
  4012e4:	adrp	x0, 401000 <ferror@plt+0x3a0>
  4012e8:	add	x0, x0, #0x8d5
  4012ec:	bl	4012fc <ferror@plt+0x69c>
  4012f0:	mov	w0, #0x1                   	// #1
  4012f4:	bl	400b20 <exit@plt>
  4012f8:	b	4010dc <ferror@plt+0x47c>
  4012fc:	sub	sp, sp, #0x150
  401300:	stp	x29, x30, [sp, #304]
  401304:	str	x28, [sp, #320]
  401308:	add	x29, sp, #0x130
  40130c:	sub	x8, x29, #0x28
  401310:	str	q7, [sp, #144]
  401314:	str	q6, [sp, #128]
  401318:	str	q5, [sp, #112]
  40131c:	str	q4, [sp, #96]
  401320:	str	q3, [sp, #80]
  401324:	str	q2, [sp, #64]
  401328:	str	q1, [sp, #48]
  40132c:	str	q0, [sp, #32]
  401330:	stur	x7, [x29, #-88]
  401334:	stur	x6, [x29, #-96]
  401338:	stur	x5, [x29, #-104]
  40133c:	stur	x4, [x29, #-112]
  401340:	stur	x3, [x29, #-120]
  401344:	stur	x2, [x29, #-128]
  401348:	stur	x1, [x29, #-136]
  40134c:	stur	x0, [x29, #-8]
  401350:	mov	w9, #0xffffff80            	// #-128
  401354:	stur	w9, [x29, #-12]
  401358:	mov	w9, #0xffffffc8            	// #-56
  40135c:	stur	w9, [x29, #-16]
  401360:	add	x10, sp, #0x20
  401364:	add	x10, x10, #0x80
  401368:	stur	x10, [x29, #-24]
  40136c:	sub	x10, x29, #0x88
  401370:	add	x10, x10, #0x38
  401374:	stur	x10, [x29, #-32]
  401378:	add	x10, x29, #0x20
  40137c:	stur	x10, [x29, #-40]
  401380:	adrp	x10, 413000 <ferror@plt+0x123a0>
  401384:	ldr	w9, [x10, #184]
  401388:	str	x8, [sp, #24]
  40138c:	cbz	w9, 401404 <ferror@plt+0x7a4>
  401390:	b	401394 <ferror@plt+0x734>
  401394:	adrp	x8, 413000 <ferror@plt+0x123a0>
  401398:	ldr	x0, [x8, #200]
  40139c:	adrp	x9, 413000 <ferror@plt+0x123a0>
  4013a0:	ldr	x2, [x9, #192]
  4013a4:	adrp	x1, 401000 <ferror@plt+0x3a0>
  4013a8:	add	x1, x1, #0xca3
  4013ac:	str	x8, [sp, #16]
  4013b0:	bl	400c50 <fprintf@plt>
  4013b4:	ldr	x8, [sp, #16]
  4013b8:	ldr	x9, [x8, #200]
  4013bc:	ldur	x1, [x29, #-8]
  4013c0:	ldr	x10, [sp, #24]
  4013c4:	ldr	q0, [x10]
  4013c8:	ldr	q1, [x10, #16]
  4013cc:	stur	q1, [x29, #-64]
  4013d0:	stur	q0, [x29, #-80]
  4013d4:	sub	x2, x29, #0x50
  4013d8:	str	w0, [sp, #12]
  4013dc:	mov	x0, x9
  4013e0:	bl	400c20 <vfprintf@plt>
  4013e4:	ldr	x8, [sp, #16]
  4013e8:	ldr	x9, [x8, #200]
  4013ec:	adrp	x1, 401000 <ferror@plt+0x3a0>
  4013f0:	add	x1, x1, #0xbc1
  4013f4:	str	w0, [sp, #8]
  4013f8:	mov	x0, x9
  4013fc:	bl	400c50 <fprintf@plt>
  401400:	b	401404 <ferror@plt+0x7a4>
  401404:	ldr	x28, [sp, #320]
  401408:	ldp	x29, x30, [sp, #304]
  40140c:	add	sp, sp, #0x150
  401410:	ret
  401414:	sub	sp, sp, #0x30
  401418:	stp	x29, x30, [sp, #32]
  40141c:	add	x29, sp, #0x20
  401420:	adrp	x8, 413000 <ferror@plt+0x123a0>
  401424:	add	x8, x8, #0xc0
  401428:	adrp	x0, 401000 <ferror@plt+0x3a0>
  40142c:	add	x0, x0, #0x91c
  401430:	adrp	x9, 413000 <ferror@plt+0x123a0>
  401434:	add	x9, x9, #0xb8
  401438:	mov	w10, wzr
  40143c:	mov	w1, #0x1                   	// #1
  401440:	ldr	x8, [x8]
  401444:	stur	w1, [x29, #-4]
  401448:	mov	x1, x8
  40144c:	str	x9, [sp, #16]
  401450:	str	w10, [sp, #12]
  401454:	bl	400c30 <printf@plt>
  401458:	ldr	x8, [sp, #16]
  40145c:	ldr	w2, [x8]
  401460:	ldr	w10, [sp, #12]
  401464:	mov	w0, w10
  401468:	ldur	w1, [x29, #-4]
  40146c:	bl	4014f8 <ferror@plt+0x898>
  401470:	sub	sp, sp, #0x30
  401474:	stp	x29, x30, [sp, #32]
  401478:	add	x29, sp, #0x20
  40147c:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401480:	add	x0, x0, #0xbc3
  401484:	adrp	x8, 413000 <ferror@plt+0x123a0>
  401488:	add	x8, x8, #0xb8
  40148c:	mov	w9, wzr
  401490:	mov	w1, #0x1                   	// #1
  401494:	stur	x0, [x29, #-8]
  401498:	str	x8, [sp, #16]
  40149c:	str	w9, [sp, #12]
  4014a0:	str	w1, [sp, #8]
  4014a4:	bl	400b90 <lzma_version_string@plt>
  4014a8:	ldur	x8, [x29, #-8]
  4014ac:	str	x0, [sp]
  4014b0:	mov	x0, x8
  4014b4:	ldr	x1, [sp]
  4014b8:	bl	400c30 <printf@plt>
  4014bc:	ldr	x8, [sp, #16]
  4014c0:	ldr	w2, [x8]
  4014c4:	ldr	w9, [sp, #12]
  4014c8:	mov	w0, w9
  4014cc:	ldr	w1, [sp, #8]
  4014d0:	bl	4014f8 <ferror@plt+0x898>
  4014d4:	sub	sp, sp, #0x10
  4014d8:	adrp	x8, 413000 <ferror@plt+0x123a0>
  4014dc:	add	x8, x8, #0xc0
  4014e0:	str	x0, [sp, #8]
  4014e4:	ldr	x9, [sp, #8]
  4014e8:	ldr	x9, [x9]
  4014ec:	str	x9, [x8]
  4014f0:	add	sp, sp, #0x10
  4014f4:	ret
  4014f8:	sub	sp, sp, #0x60
  4014fc:	stp	x29, x30, [sp, #80]
  401500:	add	x29, sp, #0x50
  401504:	adrp	x8, 413000 <ferror@plt+0x123a0>
  401508:	add	x8, x8, #0xc8
  40150c:	stur	w0, [x29, #-4]
  401510:	stur	w1, [x29, #-8]
  401514:	stur	w2, [x29, #-12]
  401518:	ldur	w9, [x29, #-4]
  40151c:	ldur	w10, [x29, #-8]
  401520:	cmp	w9, w10
  401524:	str	x8, [sp, #40]
  401528:	b.eq	4015dc <ferror@plt+0x97c>  // b.none
  40152c:	adrp	x8, 413000 <ferror@plt+0x123a0>
  401530:	add	x8, x8, #0xd8
  401534:	ldr	x0, [x8]
  401538:	str	x8, [sp, #32]
  40153c:	bl	400c60 <ferror@plt>
  401540:	stur	w0, [x29, #-16]
  401544:	ldr	x8, [sp, #32]
  401548:	ldr	x0, [x8]
  40154c:	bl	400b40 <fclose@plt>
  401550:	stur	w0, [x29, #-20]
  401554:	ldur	w9, [x29, #-16]
  401558:	cbnz	w9, 401564 <ferror@plt+0x904>
  40155c:	ldur	w8, [x29, #-20]
  401560:	cbz	w8, 4015dc <ferror@plt+0x97c>
  401564:	ldur	w8, [x29, #-8]
  401568:	stur	w8, [x29, #-4]
  40156c:	ldur	w8, [x29, #-12]
  401570:	cbz	w8, 4015dc <ferror@plt+0x97c>
  401574:	ldr	x8, [sp, #40]
  401578:	ldr	x0, [x8]
  40157c:	adrp	x9, 413000 <ferror@plt+0x123a0>
  401580:	add	x9, x9, #0xc0
  401584:	ldr	x2, [x9]
  401588:	ldur	w10, [x29, #-20]
  40158c:	str	x0, [sp, #24]
  401590:	str	x2, [sp, #16]
  401594:	cbz	w10, 4015ac <ferror@plt+0x94c>
  401598:	bl	400c40 <__errno_location@plt>
  40159c:	ldr	w0, [x0]
  4015a0:	bl	400b80 <strerror@plt>
  4015a4:	str	x0, [sp, #8]
  4015a8:	b	4015b8 <ferror@plt+0x958>
  4015ac:	adrp	x8, 401000 <ferror@plt+0x3a0>
  4015b0:	add	x8, x8, #0xcd6
  4015b4:	str	x8, [sp, #8]
  4015b8:	ldr	x8, [sp, #8]
  4015bc:	ldr	x0, [sp, #24]
  4015c0:	adrp	x1, 401000 <ferror@plt+0x3a0>
  4015c4:	add	x1, x1, #0xca8
  4015c8:	ldr	x2, [sp, #16]
  4015cc:	adrp	x3, 401000 <ferror@plt+0x3a0>
  4015d0:	add	x3, x3, #0xcb4
  4015d4:	mov	x4, x8
  4015d8:	bl	400c50 <fprintf@plt>
  4015dc:	ldur	w8, [x29, #-4]
  4015e0:	ldur	w9, [x29, #-8]
  4015e4:	cmp	w8, w9
  4015e8:	b.eq	401624 <ferror@plt+0x9c4>  // b.none
  4015ec:	ldr	x8, [sp, #40]
  4015f0:	ldr	x0, [x8]
  4015f4:	bl	400c60 <ferror@plt>
  4015f8:	stur	w0, [x29, #-24]
  4015fc:	ldr	x8, [sp, #40]
  401600:	ldr	x0, [x8]
  401604:	bl	400b40 <fclose@plt>
  401608:	stur	w0, [x29, #-28]
  40160c:	ldur	w9, [x29, #-28]
  401610:	cbnz	w9, 40161c <ferror@plt+0x9bc>
  401614:	ldur	w8, [x29, #-24]
  401618:	cbz	w8, 401624 <ferror@plt+0x9c4>
  40161c:	ldur	w8, [x29, #-8]
  401620:	stur	w8, [x29, #-4]
  401624:	ldur	w0, [x29, #-4]
  401628:	bl	400b20 <exit@plt>
  40162c:	nop
  401630:	stp	x29, x30, [sp, #-64]!
  401634:	mov	x29, sp
  401638:	stp	x19, x20, [sp, #16]
  40163c:	adrp	x20, 412000 <ferror@plt+0x113a0>
  401640:	add	x20, x20, #0xdd0
  401644:	stp	x21, x22, [sp, #32]
  401648:	adrp	x21, 412000 <ferror@plt+0x113a0>
  40164c:	add	x21, x21, #0xdc8
  401650:	sub	x20, x20, x21
  401654:	mov	w22, w0
  401658:	stp	x23, x24, [sp, #48]
  40165c:	mov	x23, x1
  401660:	mov	x24, x2
  401664:	bl	400ae8 <exit@plt-0x38>
  401668:	cmp	xzr, x20, asr #3
  40166c:	b.eq	401698 <ferror@plt+0xa38>  // b.none
  401670:	asr	x20, x20, #3
  401674:	mov	x19, #0x0                   	// #0
  401678:	ldr	x3, [x21, x19, lsl #3]
  40167c:	mov	x2, x24
  401680:	add	x19, x19, #0x1
  401684:	mov	x1, x23
  401688:	mov	w0, w22
  40168c:	blr	x3
  401690:	cmp	x20, x19
  401694:	b.ne	401678 <ferror@plt+0xa18>  // b.any
  401698:	ldp	x19, x20, [sp, #16]
  40169c:	ldp	x21, x22, [sp, #32]
  4016a0:	ldp	x23, x24, [sp, #48]
  4016a4:	ldp	x29, x30, [sp], #64
  4016a8:	ret
  4016ac:	nop
  4016b0:	ret

Disassembly of section .fini:

00000000004016b4 <.fini>:
  4016b4:	stp	x29, x30, [sp, #-16]!
  4016b8:	mov	x29, sp
  4016bc:	ldp	x29, x30, [sp], #16
  4016c0:	ret
