

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2'
================================================================
* Date:           Sun May  5 21:30:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.400 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_277_1_VITIS_LOOP_278_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./pca.hpp:278->dut.cpp:40]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./pca.hpp:277->dut.cpp:40]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 10 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 11 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mul_ln31_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln31"   --->   Operation 12 'read' 'mul_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln277 = store i32 0, i32 %i" [./pca.hpp:277->dut.cpp:40]   --->   Operation 14 'store' 'store_ln277' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln278 = store i32 0, i32 %j" [./pca.hpp:278->dut.cpp:40]   --->   Operation 15 'store' 'store_ln278' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [./pca.hpp:277->dut.cpp:40]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.14ns)   --->   "%icmp_ln277 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln31_read" [./pca.hpp:277->dut.cpp:40]   --->   Operation 18 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%add_ln277_1 = add i64 %indvar_flatten_load, i64 1" [./pca.hpp:277->dut.cpp:40]   --->   Operation 19 'add' 'add_ln277_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %for.inc10.i, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EEC2EjjPA80_d.exit.loopexit.exitStub" [./pca.hpp:277->dut.cpp:40]   --->   Operation 20 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [./pca.hpp:278->dut.cpp:40]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [./pca.hpp:277->dut.cpp:40]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%add_ln277 = add i32 %i_load, i32 1" [./pca.hpp:277->dut.cpp:40]   --->   Operation 23 'add' 'add_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.88ns)   --->   "%icmp_ln278 = icmp_eq  i32 %j_load, i32 %rows_read" [./pca.hpp:278->dut.cpp:40]   --->   Operation 24 'icmp' 'icmp_ln278' <Predicate = (!icmp_ln277)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.22ns)   --->   "%select_ln277 = select i1 %icmp_ln278, i32 0, i32 %j_load" [./pca.hpp:277->dut.cpp:40]   --->   Operation 25 'select' 'select_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.22ns)   --->   "%select_ln277_1 = select i1 %icmp_ln278, i32 %add_ln277, i32 %i_load" [./pca.hpp:277->dut.cpp:40]   --->   Operation 26 'select' 'select_ln277_1' <Predicate = (!icmp_ln277)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i32 %select_ln277_1" [./pca.hpp:277->dut.cpp:40]   --->   Operation 27 'trunc' 'trunc_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln280 = trunc i32 %select_ln277_1" [./pca.hpp:280->dut.cpp:40]   --->   Operation 28 'trunc' 'trunc_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln277, i4 0" [./pca.hpp:280->dut.cpp:40]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln280 = sub i8 %tmp_s, i8 %trunc_ln280" [./pca.hpp:280->dut.cpp:40]   --->   Operation 30 'sub' 'sub_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [3/3] (0.99ns) (grouped into DSP with root node add_ln280)   --->   "%mul_i11 = mul i8 %trunc_ln280, i8 %tmp" [./pca.hpp:280->dut.cpp:40]   --->   Operation 31 'mul' 'mul_i11' <Predicate = (!icmp_ln277)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln280_1 = trunc i32 %select_ln277" [./pca.hpp:280->dut.cpp:40]   --->   Operation 32 'trunc' 'trunc_ln280_1' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln280_1 = add i8 %sub_ln280, i8 %trunc_ln280_1" [./pca.hpp:280->dut.cpp:40]   --->   Operation 33 'add' 'add_ln280_1' <Predicate = (!icmp_ln277)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln278 = add i32 %select_ln277, i32 1" [./pca.hpp:278->dut.cpp:40]   --->   Operation 34 'add' 'add_ln278' <Predicate = (!icmp_ln277)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln277 = store i64 %add_ln277_1, i64 %indvar_flatten" [./pca.hpp:277->dut.cpp:40]   --->   Operation 35 'store' 'store_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln277 = store i32 %select_ln277_1, i32 %i" [./pca.hpp:277->dut.cpp:40]   --->   Operation 36 'store' 'store_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln278 = store i32 %add_ln278, i32 %j" [./pca.hpp:278->dut.cpp:40]   --->   Operation 37 'store' 'store_ln278' <Predicate = (!icmp_ln277)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 38 [2/3] (0.99ns) (grouped into DSP with root node add_ln280)   --->   "%mul_i11 = mul i8 %trunc_ln280, i8 %tmp" [./pca.hpp:280->dut.cpp:40]   --->   Operation 38 'mul' 'mul_i11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 39 [1/3] (0.00ns) (grouped into DSP with root node add_ln280)   --->   "%mul_i11 = mul i8 %trunc_ln280, i8 %tmp" [./pca.hpp:280->dut.cpp:40]   --->   Operation 39 'mul' 'mul_i11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i8 %add_ln280_1" [./pca.hpp:280->dut.cpp:40]   --->   Operation 40 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%covMatrix_addr = getelementptr i64 %covMatrix, i64 0, i64 %zext_ln280_1" [./pca.hpp:280->dut.cpp:40]   --->   Operation 41 'getelementptr' 'covMatrix_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.20ns)   --->   "%covMatrix_load = load i8 %covMatrix_addr" [./pca.hpp:280->dut.cpp:40]   --->   Operation 42 'load' 'covMatrix_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_4 : Operation 43 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln280 = add i8 %trunc_ln280_1, i8 %mul_i11" [./pca.hpp:280->dut.cpp:40]   --->   Operation 43 'add' 'add_ln280' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln277)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_277_1_VITIS_LOOP_278_2_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln279 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [./pca.hpp:279->dut.cpp:40]   --->   Operation 45 'specpipeline' 'specpipeline_ln279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (1.20ns)   --->   "%covMatrix_load = load i8 %covMatrix_addr" [./pca.hpp:280->dut.cpp:40]   --->   Operation 46 'load' 'covMatrix_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 47 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln280 = add i8 %trunc_ln280_1, i8 %mul_i11" [./pca.hpp:280->dut.cpp:40]   --->   Operation 47 'add' 'add_ln280' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i8 %add_ln280" [./pca.hpp:280->dut.cpp:40]   --->   Operation 48 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%standarisedData_addr = getelementptr i64 %standarisedData, i64 0, i64 %zext_ln280" [./pca.hpp:280->dut.cpp:40]   --->   Operation 49 'getelementptr' 'standarisedData_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.20ns)   --->   "%store_ln280 = store i64 %covMatrix_load, i8 %standarisedData_addr" [./pca.hpp:280->dut.cpp:40]   --->   Operation 50 'store' 'store_ln280' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln278 = br void %for.inc.i" [./pca.hpp:278->dut.cpp:40]   --->   Operation 51 'br' 'br_ln278' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 64 bit ('indvar_flatten') [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [12]  (0.387 ns)

 <State 2>: 2.374ns
The critical path consists of the following:
	'load' operation 32 bit ('j_load', ./pca.hpp:278->dut.cpp:40) on local variable 'j', ./pca.hpp:278->dut.cpp:40 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln278', ./pca.hpp:278->dut.cpp:40) [26]  (0.880 ns)
	'select' operation 32 bit ('select_ln277', ./pca.hpp:277->dut.cpp:40) [27]  (0.227 ns)
	'add' operation 32 bit ('add_ln278', ./pca.hpp:278->dut.cpp:40) [44]  (0.880 ns)
	'store' operation 0 bit ('store_ln278', ./pca.hpp:278->dut.cpp:40) of variable 'add_ln278', ./pca.hpp:278->dut.cpp:40 on local variable 'j', ./pca.hpp:278->dut.cpp:40 [47]  (0.387 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[40] ('mul_i11', ./pca.hpp:280->dut.cpp:40) [33]  (0.996 ns)

 <State 4>: 1.200ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('covMatrix_addr', ./pca.hpp:280->dut.cpp:40) [37]  (0.000 ns)
	'load' operation 64 bit ('covMatrix_load', ./pca.hpp:280->dut.cpp:40) on array 'covMatrix' [39]  (1.200 ns)

 <State 5>: 2.400ns
The critical path consists of the following:
	'load' operation 64 bit ('covMatrix_load', ./pca.hpp:280->dut.cpp:40) on array 'covMatrix' [39]  (1.200 ns)
	'store' operation 0 bit ('store_ln280', ./pca.hpp:280->dut.cpp:40) of variable 'covMatrix_load', ./pca.hpp:280->dut.cpp:40 on array 'standarisedData' [43]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
