INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MII
WARNING: [VRFC 10-3380] identifier 'WR_ADDR_temp' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:42]
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-311] analyzing module en_decoder
INFO: [VRFC 10-311] analyzing module data_config
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/file_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module lsfr_12bit
INFO: [VRFC 10-311] analyzing module lsfr_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sim_1/new/MII_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MII_tb
