/*
 * Copyright (c) 2023 Advanced Micro Devices, Inc. (AMD)
 * Copyright (c) 2023 Alp Sayin <alpsayin@gmail.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */



#ifndef _ZEPHYR_ARCH_MICROBLAZE_INCLUDE_MICROBLAZE_MICROBLAZE_REGS_H_
#define _ZEPHYR_ARCH_MICROBLAZE_INCLUDE_MICROBLAZE_MICROBLAZE_REGS_H_

#define CAUSE_EXP_MASK	0x0000001f
#define CAUSE_EXP_SHIFT 0

#define MSR_IE_BIT   (31 - 30)
#define MSR_IE_MASK  (1 << MSR_IE_BIT)
#define MSR_EE_BIT   (31 - 23)
#define MSR_EE_MASK  (1 << MSR_EE_BIT)
#define MSR_C_BIT    (31 - 29)
#define MSR_C_MASK   (1 << MSR_C_BIT)
#define MSR_EIP_BIT  (31 - 22)
#define MSR_EIP_MASK (1 << MSR_EIP_BIT)
#define MSR_BIP_BIT  (31 - 28)
#define MSR_BIP_MASK (1 << MSR_BIP_BIT)

#define ESF_OFFSET(rx) __z_arch_esf_t_##rx##_OFFSET

#define XIL_EXCEPTION_ID_FIRST		   0U
#define XIL_EXCEPTION_ID_FSL		   0U
#define XIL_EXCEPTION_ID_UNALIGNED_ACCESS  1U
#define XIL_EXCEPTION_ID_ILLEGAL_OPCODE	   2U
#define XIL_EXCEPTION_ID_M_AXI_I_EXCEPTION 3U
#define XIL_EXCEPTION_ID_IPLB_EXCEPTION	   3U
#define XIL_EXCEPTION_ID_M_AXI_D_EXCEPTION 4U
#define XIL_EXCEPTION_ID_DPLB_EXCEPTION	   4U
#define XIL_EXCEPTION_ID_DIV_BY_ZERO	   5U
#define XIL_EXCEPTION_ID_FPU		   6U
#define XIL_EXCEPTION_ID_STACK_VIOLATION   7U
#define XIL_EXCEPTION_ID_MMU		   7U
#define XIL_EXCEPTION_ID_LAST		   XIL_EXCEPTION_ID_MMU

#endif /* _ZEPHYR_ARCH_MICROBLAZE_INCLUDE_MICROBLAZE_MICROBLAZE_REGS_H_ */
