{
	"title": "CVE-2020-0574",
	"cve": "CVE-2020-0574",
	"notes": [
		{
			"type": "Description",
			"text": "Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access."
		},
		{
			"title": "Published",
			"type": "Other",
			"text": "2020-03-12"
		},
		{
			"title": "Modified",
			"type": "Other",
			"text": "2020-03-18"
		}
	],
	"references": [
		{
			"url": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html",
			"description": "CONFIRM:https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"
		}
	]
}
