digraph "CFG for '_Z16histogram_kernelPfS_S_S_iiiiS_' function" {
	label="CFG for '_Z16histogram_kernelPfS_S_S_iiiiS_' function";

	Node0x54e1d80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !4, !invariant.load !5\l  %15 = zext i16 %14 to i32\l  %16 = mul i32 %10, %15\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %18 = add i32 %16, %17\l  %19 = mul nsw i32 %7, %6\l  %20 = mul nsw i32 %19, %5\l  %21 = icmp slt i32 %18, %20\l  br i1 %21, label %22, label %66\l|{<s0>T|<s1>F}}"];
	Node0x54e1d80:s0 -> Node0x54e4950;
	Node0x54e1d80:s1 -> Node0x54e49e0;
	Node0x54e4950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%22:\l22:                                               \l  %23 = freeze i32 %18\l  %24 = freeze i32 %19\l  %25 = sdiv i32 %23, %24\l  %26 = mul i32 %25, %24\l  %27 = sub i32 %23, %26\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %3, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %31 = fpext float %30 to double\l  %32 = fcmp contract uge double %31, 1.000000e-01\l  br i1 %32, label %33, label %66\l|{<s0>T|<s1>F}}"];
	Node0x54e4950:s0 -> Node0x54e4330;
	Node0x54e4950:s1 -> Node0x54e49e0;
	Node0x54e4330 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%33:\l33:                                               \l  %34 = sext i32 %18 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %0, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %37 = sext i32 %25 to i64\l  %38 = getelementptr inbounds float, float addrspace(1)* %1, i64 %37\l  %39 = load float, float addrspace(1)* %38, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %40 = getelementptr inbounds float, float addrspace(1)* %2, i64 %37\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %42 = fcmp contract oeq float %39, %41\l  %43 = fadd contract float %39, -1.000000e+00\l  %44 = fadd contract float %41, 1.000000e+00\l  %45 = select i1 %42, float %44, float %41\l  %46 = select i1 %42, float %43, float %39\l  %47 = fcmp contract ugt float %46, %36\l  %48 = fcmp contract ugt float %36, %45\l  %49 = select i1 %47, i1 true, i1 %48\l  br i1 %49, label %66, label %50\l|{<s0>T|<s1>F}}"];
	Node0x54e4330:s0 -> Node0x54e49e0;
	Node0x54e4330:s1 -> Node0x54e7460;
	Node0x54e7460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%50:\l50:                                               \l  %51 = fsub contract float %36, %46\l  %52 = fsub contract float %45, %46\l  %53 = fdiv contract float %51, %52\l  %54 = sitofp i32 %4 to float\l  %55 = fmul contract float %53, %54\l  %56 = add nsw i32 %4, -1\l  %57 = sitofp i32 %56 to float\l  %58 = fcmp contract olt float %55, %57\l  %59 = select contract i1 %58, float %55, float %57\l  %60 = fptosi float %59 to i32\l  %61 = mul nsw i32 %25, %4\l  %62 = add nsw i32 %61, %60\l  %63 = sext i32 %62 to i64\l  %64 = getelementptr inbounds float, float addrspace(1)* %8, i64 %63\l  %65 = atomicrmw fadd float addrspace(1)* %64, float 1.000000e+00\l... syncscope(\"agent-one-as\") monotonic, align 4\l  br label %66\l}"];
	Node0x54e7460 -> Node0x54e49e0;
	Node0x54e49e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%66:\l66:                                               \l  ret void\l}"];
}
