/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [12:0] _01_;
  wire [3:0] _02_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [30:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [33:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_5z ? celloutsig_0_6z[1] : celloutsig_0_7z[2];
  assign celloutsig_1_19z = celloutsig_1_16z ? celloutsig_1_3z[0] : celloutsig_1_7z[17];
  assign celloutsig_0_5z = ~(celloutsig_0_0z[5] & celloutsig_0_1z[1]);
  assign celloutsig_0_8z = celloutsig_0_6z[0] ^ celloutsig_0_7z[3];
  assign celloutsig_0_10z = celloutsig_0_4z[28] ^ celloutsig_0_5z;
  assign celloutsig_1_14z = celloutsig_1_3z[2] ^ celloutsig_1_2z[19];
  reg [3:0] _09_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 4'h0;
    else _09_ <= in_data[187:184];
  assign { _02_[3:1], _00_ } = _09_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 13'h0000;
    else _01_ <= in_data[60:48];
  assign celloutsig_0_6z = in_data[32:30] / { 1'h1, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_16z = { celloutsig_1_5z[9], celloutsig_1_4z } <= { celloutsig_1_7z[16:14], celloutsig_1_14z };
  assign celloutsig_0_4z = in_data[46:16] % { 1'h1, in_data[42:31], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = in_data[65:62] % { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_1_18z = { celloutsig_1_7z[6:4], celloutsig_1_16z, _02_[3:1], _00_, celloutsig_1_1z, celloutsig_1_6z } % { 1'h1, celloutsig_1_3z[5:2], _02_[3:1], _00_, celloutsig_1_17z };
  assign celloutsig_0_3z = { celloutsig_0_1z[0], celloutsig_0_0z } != { _01_[9], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z } != celloutsig_0_0z[5:3];
  assign celloutsig_1_6z = celloutsig_1_5z[3:0] != celloutsig_1_2z[14:11];
  assign celloutsig_0_1z = - celloutsig_0_0z[3:1];
  assign celloutsig_1_8z = ~ { celloutsig_1_7z[19:16], celloutsig_1_3z };
  assign celloutsig_1_5z = in_data[120:106] | celloutsig_1_2z[19:5];
  assign celloutsig_1_4z = celloutsig_1_2z[2:0] >> in_data[184:182];
  assign celloutsig_0_0z = in_data[60:55] <<< in_data[66:61];
  assign celloutsig_1_1z = in_data[156:154] <<< in_data[136:134];
  assign celloutsig_1_2z = { in_data[125:109], celloutsig_1_1z } <<< { celloutsig_1_1z[2:1], celloutsig_1_1z, _02_[3:1], _00_, celloutsig_1_1z, _02_[3:1], _00_, _02_[3:1], _00_ };
  assign celloutsig_1_3z = celloutsig_1_2z[10:4] <<< in_data[129:123];
  assign celloutsig_1_7z = { in_data[178:176], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z } ^ { in_data[142:116], celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_5z[4:3], celloutsig_1_16z } ^ celloutsig_1_8z[8:6];
  assign _02_[0] = _00_;
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
