<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — circuit stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="bound.html">bound</a></span> (33)
<br/><span class="tag"><a href="depth.html">depth</a></span> (32)
<br/><span class="tag"><a href="lower.html">lower</a></span> (20)
<br/><span class="tag"><a href="boolean.html">boolean</a></span> (19)
<br/><span class="tag"><a href="complex.html">complex</a></span> (15)
</div>
<h2><span class="ttl">Stem</span> circuit$ (<a href="../words.html">all stems</a>)</h2>
<h3>198 papers:</h3>
<dl class="toc"><dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2015-LongfieldNMT.html">PLDI-2015-LongfieldNMT</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Preventing glitches and short circuits in high-level self-timed chip specifications (<abbr title="Stephen Longfield Jr.">SLJ</abbr>, <abbr title="Brittany Nkounkou">BN</abbr>, <abbr title="Rajit Manohar">RM</abbr>, <abbr title="Ross Tate">RT</abbr>), pp. 270–279.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2015-BaconFHS.html">STOC-2015-BaconFHS</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Sparse Quantum Codes from Quantum Circuits (<abbr title="Dave Bacon">DB</abbr>, <abbr title="Steven T. Flammia">STF</abbr>, <abbr title="Aram Wettroth Harrow">AWH</abbr>, <abbr title="Jonathan Shi">JS</abbr>), pp. 327–334.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2015-BunT.html">ICALP-v1-2015-BunT</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span></dt><dd>Hardness Amplification and the Approximate Degree of Constant-Depth Circuits (<abbr title="Mark Bun">MB</abbr>, <abbr title="Justin Thaler">JT</abbr>), pp. 268–280.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2015-KomarathSS.html">ICALP-v1-2015-KomarathSS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Comparator Circuits over Finite Bounded Posets (<abbr title="Balagopal Komarath">BK</abbr>, <abbr title="Jayalal Sarma">JS</abbr>, <abbr title="K. S. Sunil">KSS</abbr>), pp. 834–845.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v2-2015-AmarilliBS.html">ICALP-v2-2015-AmarilliBS</a></dt><dd>Provenance Circuits for Trees and Treelike Instances (<abbr title="Antoine Amarilli">AA</abbr>, <abbr title="Pierre Bourhis">PB</abbr>, <abbr title="Pierre Senellart">PS</abbr>), pp. 56–68.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2015-AmanoS.html">LATA-2015-AmanoS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>A Nonuniform Circuit Class with Multilayer of Threshold Gates Having Super Quasi Polynomial Size Lower Bounds Against NEXP (<abbr title="Kazuyuki Amano">KA</abbr>, <abbr title="Atsushi Saito">AS</abbr>), pp. 461–472.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-Kerschbaum.html">SAC-2015-Kerschbaum</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Oblivious outsourcing of garbled circuit generation (<abbr title="Florian Kerschbaum">FK</abbr>), pp. 2134–2140.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-2014-YoshimizuHFL.html">ESOP-2014-YoshimizuHFL</a> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Measurements in Proof Nets as Higher-Order Quantum Circuits (<abbr title="Akira Yoshimizu">AY</abbr>, <abbr title="Ichiro Hasuo">IH</abbr>, <abbr title="Claudia Faggian">CF</abbr>, <abbr title="Ugo Dal Lago">UDL</abbr>), pp. 371–391.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-ArtemenkoS.html">STOC-2014-ArtemenkoS</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Pseudorandom generators with optimal seed length for non-boolean poly-size circuits (<abbr title="Sergei Artemenko">SA</abbr>, <abbr title="Ronen Shaltiel">RS</abbr>), pp. 99–108.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-GenkinIPST.html">STOC-2014-GenkinIPST</a></dt><dd>Circuits resilient to additive attacks with applications to secure computation (<abbr title="Daniel Genkin">DG</abbr>, <abbr title="Yuval Ishai">YI</abbr>, <abbr title="Manoj Prabhakaran">MP</abbr>, <abbr title="Amit Sahai">AS</abbr>, <abbr title="Eran Tromer">ET</abbr>), pp. 495–504.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Rossman.html">STOC-2014-Rossman</a></dt><dd>Formulas vs. circuits for small distance connectivity (<abbr title="Benjamin Rossman">BR</abbr>), pp. 203–212.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Sherstov.html">STOC-2014-Sherstov</a></dt><dd>Breaking the minsky-papert barrier for constant-depth circuits (<abbr title="Alexander A. Sherstov">AAS</abbr>), pp. 223–232.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Williams.html">STOC-2014-Williams</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>New algorithms and lower bounds for circuits with linear threshold gates (<abbr title="Ryan Williams">RW</abbr>), pp. 194–202.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Williams14a.html">STOC-2014-Williams14a</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Faster all-pairs shortest paths via circuit complexity (<abbr title="Ryan Williams">RW</abbr>), pp. 664–673.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/afl.png" alt="AFL"/><a href="../AFL-2014-Valdats.html">AFL-2014-Valdats</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/regular%20expression.html" title="regular expression">#regular expression</a></span></dt><dd>Boolean Circuit Complexity of Regular Languages (<abbr title="Maris Valdats">MV</abbr>), pp. 342–354.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2014-KumarS.html">ICALP-v1-2014-KumarS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Superpolynomial Lower Bounds for General Homogeneous Depth 4 Arithmetic Circuits (<abbr title="Mrinal Kumar">MK</abbr>, <abbr title="Shubhangi Saraf">SS</abbr>), pp. 751–762.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icgt.png" alt="ICGT"/><a href="../ICGT-2014-KreowskiKLL.html">ICGT-2014-KreowskiKLL</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/graph%20transformation.html" title="graph transformation">#graph transformation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Graph Transformation Meets Reversible Circuits: Generation, Evaluation, and Synthesis (<abbr title="Hans-Jörg Kreowski">HJK</abbr>, <abbr title="Sabine Kuske">SK</abbr>, <abbr title="Aaron Lye">AL</abbr>, <abbr title="Melanie Luderer">ML</abbr>), pp. 237–252.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-HodgesVCCQNK.html">CHI-2014-HodgesVCCQNK</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Circuit stickers: peel-and-stick construction of interactive electronic prototypes (<abbr title="Steve Hodges">SH</abbr>, <abbr title="Nicolas Villar">NV</abbr>, <abbr title="Nicholas Chen">NC</abbr>, <abbr title="Tushar Chugh">TC</abbr>, <abbr title="Jie Qi">JQ</abbr>, <abbr title="Diana Nowacka">DN</abbr>, <abbr title="Yoshihiro Kawahara">YK</abbr>), pp. 1743–1746.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-QiB.html">CHI-2014-QiB</a> <span class="tag"><a href="../tag/sketching.html" title="sketching">#sketching</a></span></dt><dd>Sketching in circuits: designing and building electronics on paper (<abbr title="Jie Qi">JQ</abbr>, <abbr title="Leah Buechley">LB</abbr>), pp. 1713–1722.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DUXU-DI-2014-FrankjaerG.html">DUXU-DI-2014-FrankjaerG</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Wearable Networks, Creating Hybrid Spaces with Soft Circuits (<abbr title="Tania Raune Frankjær">TRF</abbr>, <abbr title="Daniel Gilgen">DG</abbr>), pp. 435–445.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-GoldwasserKPVZ.html">STOC-2013-GoldwasserKPVZ</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Reusable garbled circuits and succinct functional encryption (<abbr title="Shafi Goldwasser">SG</abbr>, <abbr title="Yael Tauman Kalai">YTK</abbr>, <abbr title="Raluca A. Popa">RAP</abbr>, <abbr title="Vinod Vaikuntanathan">VV</abbr>, <abbr title="Nickolai Zeldovich">NZ</abbr>), pp. 555–564.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-GorbunovVW.html">STOC-2013-GorbunovVW</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span></dt><dd>Attribute-based encryption for circuits (<abbr title="Sergey Gorbunov">SG</abbr>, <abbr title="Vinod Vaikuntanathan">VV</abbr>, <abbr title="Hoeteck Wee">HW</abbr>), pp. 545–554.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2013-MilesV.html">STOC-2013-MilesV</a></dt><dd>Shielding circuits with groups (<abbr title="Eric Miles">EM</abbr>, <abbr title="Emanuele Viola">EV</abbr>), pp. 251–260.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2013-KumarMN.html">ICALP-v1-2013-KumarMN</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Arithmetic Circuit Lower Bounds via MaxRank (<abbr title="Mrinal Kumar">MK</abbr>, <abbr title="Gaurav Maheshwari">GM</abbr>, <abbr title="Jayalal Sarma">JS</abbr>), pp. 661–672.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PPDP-2013-ODonnell.html">PPDP-2013-ODonnell</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Extensible sparse functional arrays with circuit parallelism (<abbr title="John T. O'Donnell">JTO</abbr>), pp. 133–144.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2012-AgrawalSSS.html">STOC-2012-AgrawalSSS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Jacobian hits circuits: hitting-sets, lower bounds for depth-D occur-k formulas &amp; depth-3 transcendence degree-k circuits (<abbr title="Manindra Agrawal">MA</abbr>, <abbr title="Chandan Saha">CS</abbr>, <abbr title="Ramprasad Saptharishi">RS</abbr>, <abbr title="Nitin Saxena">NS</abbr>), pp. 599–614.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2012-GalHKPV.html">STOC-2012-GalHKPV</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Tight bounds on computing error-correcting codes by bounded-depth circuits with arbitrary gates (<abbr title="Anna Gál">AG</abbr>, <abbr title="Kristoffer Arnsfelt Hansen">KAH</abbr>, <abbr title="Michal Koucký">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Emanuele Viola">EV</abbr>), pp. 479–494.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2012-GuptaKL.html">STOC-2012-GuptaKL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>Reconstruction of depth-4 multilinear circuits with top fan-in 2 (<abbr title="Ankit Gupta">AG</abbr>, <abbr title="Neeraj Kayal">NK</abbr>, <abbr title="Satyanarayana V. Lokam">SVL</abbr>), pp. 625–642.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2012-GuetGHMS.html">CAV-2012-GuetGHMS</a> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Delayed Continuous-Time Markov Chains for Genetic Regulatory Circuits (<abbr title="Calin C. Guet">CCG</abbr>, <abbr title="Ashutosh Gupta">AG</abbr>, <abbr title="Thomas A. Henzinger">TAH</abbr>, <abbr title="Maria Mateescu">MM</abbr>, <abbr title="Ali Sezgin">AS</abbr>), pp. 294–309.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2012-Myers.html">CAV-2012-Myers</a> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Genetic Circuits (<abbr title="Chris J. Myers">CJM</abbr>), p. 5.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-2012-FilardoE.html">ICLP-2012-FilardoE</a></dt><dd>A Flexible Solver for Finite Arithmetic Circuits (<abbr title="Nathaniel Wesley Filardo">NWF</abbr>, <abbr title="Jason Eisner">JE</abbr>), pp. 425–438.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2012-ArvindV.html">LATA-2012-ArvindV</a> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Isomorphism Testing of Boolean Functions Computable by Constant-Depth Circuits (<abbr title="Vikraman Arvind">VA</abbr>, <abbr title="Yadu Vasudev">YV</abbr>), pp. 83–94.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2012-Noual.html">LATA-2012-Noual</a></dt><dd>Dynamics of Circuits and Intersecting Circuits (<abbr title="Mathilde Noual">MN</abbr>), pp. 433–444.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2012-HannahD.html">ICML-2012-HannahD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Ensemble Methods for Convex Regression with Applications to Geometric Programming Based Circuit Design (<abbr title="Lauren Hannah">LH</abbr>, <abbr title="David B. Dunson">DBD</abbr>), p. 24.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2012-JarvisaloKKK12.html">SAT-2012-JarvisaloKKK12</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Finding Efficient Circuits for Ensemble Computation (<abbr title="Matti Järvisalo">MJ</abbr>, <abbr title="Petteri Kaski">PK</abbr>, <abbr title="Mikko Koivisto">MK</abbr>, <abbr title="Janne H. Korhonen">JHK</abbr>), pp. 369–382.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2011-SarafV.html">STOC-2011-SarafV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Black-box identity testing of depth-4 multilinear circuits (<abbr title="Shubhangi Saraf">SS</abbr>, <abbr title="Ilya Volkovich">IV</abbr>), pp. 421–430.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2011-SaxenaS.html">STOC-2011-SaxenaS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Blackbox identity testing for bounded top fanin depth-3 circuits: the field doesn’t matter (<abbr title="Nitin Saxena">NS</abbr>, <abbr title="C. Seshadhri">CS</abbr>), pp. 431–440.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-J-2010-Birget11.html">CIAA-J-2010-Birget11</a></dt><dd>On the Circuit-Size of inverses (<abbr title="Jean-Camille Birget">JCB</abbr>), pp. 1925–1938.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-FaustPV.html">ICALP-v1-2011-FaustPV</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span></dt><dd>Tamper-Proof Circuits: How to Trade Leakage for Tamper-Resilience (<abbr title="Sebastian Faust">SF</abbr>, <abbr title="Krzysztof Pietrzak">KP</abbr>, <abbr title="Daniele Venturi">DV</abbr>), pp. 391–402.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-HarkinsH.html">ICALP-v1-2011-HarkinsH</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Exact Learning Algorithms, Betting Games, and Circuit Lower Bounds (<abbr title="Ryan C. Harkins">RCH</abbr>, <abbr title="John M. Hitchcock">JMH</abbr>), pp. 416–423.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-JansenS.html">ICALP-v1-2011-JansenS</a> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Permanent Does Not Have Succinct Polynomial Size Arithmetic Circuits of Constant Depth (<abbr title="Maurice J. Jansen">MJJ</abbr>, <abbr title="Rahul Santhanam">RS</abbr>), pp. 724–735.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2011-Mengel.html">ICALP-v1-2011-Mengel</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Characterizing Arithmetic Circuit Classes by Constraint Satisfaction Problems — (Extended Abstract) (<abbr title="Stefan Mengel">SM</abbr>), pp. 700–711.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/gpce.png" alt="GPCE"/><a href="../GPCE-2011-Launchbury.html">GPCE-2011-Launchbury</a></dt><dd>Theorem-based circuit derivation in cryptol (<abbr title="John Launchbury">JL</abbr>), pp. 185–186.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2011-BelovS11.html">SAT-2011-BelovS11</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Minimally Unsatisfiable Boolean Circuits (<abbr title="Anton Belov">AB</abbr>, <abbr title="João P. Marques Silva">JPMS</abbr>), pp. 145–158.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2011-BuningZB11.html">SAT-2011-BuningZB11</a> <span class="tag"><a href="../tag/normalisation.html" title="normalisation">#normalisation</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>Transformations into Normal Forms for Quantified Circuits (<abbr title="Hans Kleine Büning">HKB</abbr>, <abbr title="Xishun Zhao">XZ</abbr>, <abbr title="Uwe Bubeck">UB</abbr>), pp. 245–258.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/wrla.png" alt="WRLA"/><a href="../WRLA-2010-KatelmanKM.html">WRLA-2010-KatelmanKM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Concurrent Rewriting Semantics and Analysis of Asynchronous Digital Circuits (<abbr title="Michael Katelman">MK</abbr>, <abbr title="Sean Keller">SK</abbr>, <abbr title="José Meseguer">JM</abbr>), pp. 140–156.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2010-HrubesWY.html">STOC-2010-HrubesWY</a> <span class="tag"><a href="../tag/commutative.html" title="commutative">#commutative</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Non-commutative circuits and the sum-of-squares problem (<abbr title="Pavel Hrubes">PH</abbr>, <abbr title="Avi Wigderson">AW</abbr>, <abbr title="Amir Yehudayoff">AY</abbr>), pp. 667–676.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2010-KarninMSV.html">STOC-2010-KarninMSV</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Deterministic identity testing of depth-4 multilinear circuits with bounded top fan-in (<abbr title="Zohar Shay Karnin">ZSK</abbr>, <abbr title="Partha Mukhopadhyay">PM</abbr>, <abbr title="Amir Shpilka">AS</abbr>, <abbr title="Ilya Volkovich">IV</abbr>), pp. 649–658.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2010-PaturiP.html">STOC-2010-PaturiP</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>On the complexity of circuit satisfiability (<abbr title="Ramamohan Paturi">RP</abbr>, <abbr title="Pavel Pudlák">PP</abbr>), pp. 241–250.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2010-Milius.html">LICS-2010-Milius</a> <span class="tag"><a href="../tag/calculus.html" title="calculus">#calculus</a></span></dt><dd>A Sound and Complete Calculus for Finite Stream Circuits (<abbr title="Stefan Milius">SM</abbr>), pp. 421–430.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2010-BelovS10.html">SAT-2010-BelovS10</a> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Improved Local Search for Circuit Satisfiability (<abbr title="Anton Belov">AB</abbr>, <abbr title="Zbigniew Stachniak">ZS</abbr>), pp. 293–299.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2010-GoultiaevaB10.html">SAT-2010-GoultiaevaB10</a></dt><dd>Exploiting Circuit Representations in QBF Solving (<abbr title="Alexandra Goultiaeva">AG</abbr>, <abbr title="Fahiem Bacchus">FB</abbr>), pp. 333–339.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/tap.png" alt="TAP"/><a href="../TAP-2010-GoldbergM.html">TAP-2010-GoldbergM</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Generating High-Quality Tests for Boolean Circuits by Treating Tests as Proof Encoding (<abbr title="Eugene Goldberg">EG</abbr>, <abbr title="Panagiotis Manolios">PM</abbr>), pp. 101–116.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2009-Amano.html">ICALP-v1-2009-Amano</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounds on the Size of Small Depth Circuits for Approximating Majority (<abbr title="Kazuyuki Amano">KA</abbr>), pp. 59–70.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HIMI-II-2009-Matsak.html">HIMI-II-2009-Matsak</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Representing Logical Inference Steps with Digital Circuits (<abbr title="Erika Matsak">EM</abbr>), pp. 178–184.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2009-BuningZB09.html">SAT-2009-BuningZB09</a> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/subclass.html" title="subclass">#subclass</a></span></dt><dd>Resolution and Expressiveness of Subclasses of Quantified Boolean Formulas and Circuits (<abbr title="Hans Kleine Büning">HKB</abbr>, <abbr title="Xishun Zhao">XZ</abbr>, <abbr title="Uwe Bubeck">UB</abbr>), pp. 391–397.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2009-GoultiaevaIB09.html">SAT-2009-GoultiaevaIB09</a></dt><dd>Beyond CNF: A Circuit-Based QBF Solver (<abbr title="Alexandra Goultiaeva">AG</abbr>, <abbr title="Vicki Iverson">VI</abbr>, <abbr title="Fahiem Bacchus">FB</abbr>), pp. 412–426.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2009-KojevnikovKY09.html">SAT-2009-KojevnikovKY09</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Finding Efficient Circuits Using SAT-Solvers (<abbr title="Arist Kojevnikov">AK</abbr>, <abbr title="Alexander S. Kulikov">ASK</abbr>, <abbr title="Grigory Yaroslavtsev">GY</abbr>), pp. 32–44.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2008-DvirSY.html">STOC-2008-DvirSY</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Hardness-randomness tradeoffs for bounded depth arithmetic circuits (<abbr title="Zeev Dvir">ZD</abbr>, <abbr title="Amir Shpilka">AS</abbr>, <abbr title="Amir Yehudayoff">AY</abbr>), pp. 741–748.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2008-Raz.html">STOC-2008-Raz</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Elusive functions and lower bounds for arithmetic circuits (<abbr title="Ran Raz">RR</abbr>), pp. 711–720.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-2008-McKenzieTV.html">CSL-2008-McKenzieTV</a></dt><dd>Extensional Uniformity for Boolean Circuits (<abbr title="Pierre McKenzie">PM</abbr>, <abbr title="Michael Thomas">MT</abbr>, <abbr title="Heribert Vollmer">HV</abbr>), pp. 64–78.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/afl.png" alt="AFL"/><a href="../AFL-2008-Bartha.html">AFL-2008-Bartha</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation equivalence of automata and circuits (<abbr title="Miklós Bartha">MB</abbr>), pp. 86–99.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-A-2008-HallgrenH.html">ICALP-A-2008-HallgrenH</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Superpolynomial Speedups Based on Almost Any Quantum Circuit (<abbr title="Sean Hallgren">SH</abbr>, <abbr title="Aram Wettroth Harrow">AWH</abbr>), pp. 782–795.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-A-2008-Saxena.html">ICALP-A-2008-Saxena</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Diagonal Circuit Identity Testing and Lower Bounds (<abbr title="Nitin Saxena">NS</abbr>), pp. 60–71.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-C-2008-KolesnikovS.html">ICALP-C-2008-KolesnikovS</a></dt><dd>Improved Garbled Circuit: Free XOR Gates and Applications (<abbr title="Vladimir Kolesnikov">VK</abbr>, <abbr title="Thomas Schneider">TS</abbr>), pp. 486–498.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-TarauL.html">SAC-2008-TarauL</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Revisiting exact combinational circuit synthesis (<abbr title="Paul Tarau">PT</abbr>, <abbr title="Brenda Luderman">BL</abbr>), pp. 1758–1759.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2007-ZaraketAK.html">ASE-2007-ZaraketAK</a> <span class="tag"><a href="../tag/program%20analysis.html" title="program analysis">#program analysis</a></span></dt><dd>Sequential circuits for program analysis (<abbr title="Fadi A. Zaraket">FAZ</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="Sarfraz Khurshid">SK</abbr>), pp. 114–123.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2007-Santhanam.html">STOC-2007-Santhanam</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Circuit lower bounds for Merlin-Arthur classes (<abbr title="Rahul Santhanam">RS</abbr>), pp. 275–283.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2007-Sherstov.html">STOC-2007-Sherstov</a></dt><dd>Separating AC0 from depth-2 majority circuits (<abbr title="Alexander A. Sherstov">AAS</abbr>), pp. 294–301.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2007-Shpilka.html">STOC-2007-Shpilka</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interpolation of depth-3 arithmetic circuits with two multiplication gates (<abbr title="Amir Shpilka">AS</abbr>), pp. 284–293.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-2007-AehligB.html">CSL-2007-AehligB</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Propositional Logic for Circuit Classes (<abbr title="Klaus Aehlig">KA</abbr>, <abbr title="Arnold Beckmann">AB</abbr>), pp. 512–526.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-2007-TarauL.html">ICLP-2007-TarauL</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Logic Programming Framework for Combinational Circuit Synthesis (<abbr title="Paul Tarau">PT</abbr>, <abbr title="Brenda Luderman">BL</abbr>), pp. 180–194.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-2007-ZaraketAK.html">ICSE-2007-ZaraketAK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>Sequential Circuits for Relational Analysis (<abbr title="Fadi A. Zaraket">FAZ</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="Sarfraz Khurshid">SK</abbr>), pp. 13–22.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2007-AudemardS07.html">SAT-2007-AudemardS07</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span></dt><dd>Circuit Based Encoding of CNF Formula (<abbr title="Gilles Audemard">GA</abbr>, <abbr title="Lakhdar Saïs">LS</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2007-ManoliosV07.html">SAT-2007-ManoliosV07</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Circuit to CNF Conversion (<abbr title="Panagiotis Manolios">PM</abbr>, <abbr title="Daron Vroon">DV</abbr>), pp. 4–9.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2006-ThompsonM.html">PEPM-2006-ThompsonM</a> <span class="tag"><a href="../tag/partial%20evaluation.html" title="partial evaluation">#partial evaluation</a></span></dt><dd>Bit-level partial evaluation of synchronous circuits (<abbr title="Sarah Thompson">ST</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 29–37.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2006-AngluinACW.html">STOC-2006-AngluinACW</a> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Learning a circuit by injecting values (<abbr title="Dana Angluin">DA</abbr>, <abbr title="James Aspnes">JA</abbr>, <abbr title="Jiang Chen">JC</abbr>, <abbr title="Yinghua Wu">YW</abbr>), pp. 584–593.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2006-MagniezMMO.html">ICALP-v1-2006-MagniezMMO</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-testing of Quantum Circuits (<abbr title="Frédéric Magniez">FM</abbr>, <abbr title="Dominic Mayers">DM</abbr>, <abbr title="Michele Mosca">MM</abbr>, <abbr title="Harold Ollivier">HO</abbr>), pp. 72–83.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2006-UchizawaDM.html">ICALP-v1-2006-UchizawaDM</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy Complexity and Entropy of Threshold Circuits (<abbr title="Kei Uchizawa">KU</abbr>, <abbr title="Rodney J. Douglas">RJD</abbr>, <abbr title="Wolfgang Maass">WM</abbr>), pp. 631–642.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2006-LehmanW.html">SEKE-2006-LehmanW</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Rule-Based Expert System for the Diagnosis of Convergence Problems in Circuit Simulation (<abbr title="Christopher W. Lehman">CWL</abbr>, <abbr title="Mary Jane Willshire">MJW</abbr>), pp. 57–60.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2006-TangM06.html">SAT-2006-TangM06</a> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span></dt><dd>Solving Quantified Boolean Formulas with Circuit Observability Don’t Cares (<abbr title="Daijue Tang">DT</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 368–381.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2005-JinHS.html">TACAS-2005-JinHS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Conflict Analysis for Finding All Satisfying Assignments of a Boolean Circuit (<abbr title="HoonSang Jin">HJ</abbr>, <abbr title="HyoJung Han">HH</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 287–300.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2005-DvirS.html">STOC-2005-DvirS</a> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Locally decodable codes with 2 queries and polynomial identity testing for depth 3 circuits (<abbr title="Zeev Dvir">ZD</abbr>, <abbr title="Amir Shpilka">AS</abbr>), pp. 592–601.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2005-KouckyPT.html">STOC-2005-KouckyPT</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounded-depth circuits: separating wires from gates (<abbr title="Michal Koucký">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 257–265.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2005-Kresz.html">CIAA-2005-Kresz</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation of Soliton Circuits (<abbr title="Miklós Krész">MK</abbr>), pp. 347–348.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2005-ChattopadhyayH.html">ICALP-2005-ChattopadhyayH</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Lower Bounds for Circuits with Few Modular and Symmetric Gates (<abbr title="Arkadev Chattopadhyay">AC</abbr>, <abbr title="Kristoffer Arnsfelt Hansen">KAH</abbr>), pp. 994–1005.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2005-TessonT.html">ICALP-2005-TessonT</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>Restricted Two-Variable Sentences, Circuits and Communication Complexity (<abbr title="Pascal Tesson">PT</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 526–538.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2005-Valiant.html">ICALP-2005-Valiant</a> <span class="tag"><a href="../tag/artificial%20reality.html" title="artificial reality">#artificial reality</a></span></dt><dd>Holographic Circuits (<abbr title="Leslie G. Valiant">LGV</abbr>), pp. 1–15.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-DalkilicS05a.html">SAC-2005-DalkilicS05a</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Circle: design and implementation of a classifier based on circuit minimization (<abbr title="Mehmet M. Dalkilic">MMD</abbr>, <abbr title="Arijit Sengupta">AS</abbr>), pp. 547–548.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2005-Goldberg05.html">SAT-2005-Goldberg05</a> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Equivalence Checking of Circuits with Parameterized Specifications (<abbr title="Eugene Goldberg">EG</abbr>), pp. 107–121.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2004-ThompsonM.html">SAS-2004-ThompsonM</a> <span class="tag"><a href="../tag/abstract%20interpretation.html" title="abstract interpretation">#abstract interpretation</a></span></dt><dd>Abstract Interpretation of Combinational Asynchronous Circuits (<abbr title="Sarah Thompson">ST</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 181–196.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-2004-Terui.html">LICS-2004-Terui</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Proof Nets and Boolean Circuits (<abbr title="Kazushige Terui">KT</abbr>), pp. 182–191.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2004-TangYRM04.html">SAT-2004-TangYRM04</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Analysis of Search Based Algorithms for Satisfiability of Quantified Boolean Formulas Arising from Circuit State Space Diameter Problems (<abbr title="Daijue Tang">DT</abbr>, <abbr title="Yinlei Yu">YY</abbr>, <abbr title="Darsh Ranjan">DR</abbr>, <abbr title="Sharad Malik">SM</abbr>).</dd> 
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-J-2004-JacksonS04.html">SAT-J-2004-JacksonS04</a></dt><dd>Clause Form Conversions for Boolean Circuits (<abbr title="Paul Jackson">PJ</abbr>, <abbr title="Daniel Sheridan">DS</abbr>), pp. 183–198.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-J-2004-TangYRM04a.html">SAT-J-2004-TangYRM04a</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/quantifier.html" title="quantifier">#quantifier</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Analysis of Search Based Algorithms for Satisfiability of Propositional and Quantified Boolean Formulas Arising from Circuit State Space Diameter Problems (<abbr title="Daijue Tang">DT</abbr>, <abbr title="Yinlei Yu">YY</abbr>, <abbr title="Darsh Ranjan">DR</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 292–305.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2003-KabanetsI.html">STOC-2003-KabanetsI</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Derandomizing polynomial identity tests means proving circuit lower bounds (<abbr title="Valentine Kabanets">VK</abbr>, <abbr title="Russell Impagliazzo">RI</abbr>), pp. 355–364.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2003-Schnoebelen.html">ICALP-2003-Schnoebelen</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Oracle Circuits for Branching-Time Model Checking (<abbr title="Philippe Schnoebelen">PS</abbr>), pp. 790–801.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2003-GassendCDD.html">SAC-2003-GassendCDD</a> <span class="tag"><a href="../tag/authentication.html" title="authentication">#authentication</a></span></dt><dd>Delay-Based Circuit Authentication and Applications (<abbr title="Blaise Gassend">BG</abbr>, <abbr title="Dwaine E. Clarke">DEC</abbr>, <abbr title="Marten van Dijk">MvD</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 294–301.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2003-BroeringL03.html">SAT-2003-BroeringL03</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/sat.html" title="sat">#sat</a></span></dt><dd>Width-Based Algorithms for SAT and CIRCUIT-SAT: (Extended Abstract) (<abbr title="Elizabeth Broering">EB</abbr>, <abbr title="Satyanarayana V. Lokam">SVL</abbr>), pp. 162–171.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2002-BrzozowskiG.html">CIAA-2002-BrzozowskiG</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation of Gate Circuits in the Algebra of Transients (<abbr title="Janusz A. Brzozowski">JAB</abbr>, <abbr title="Mihaela Gheorghiu">MG</abbr>), pp. 57–66.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2002-GheorghiuB.html">CIAA-2002-GheorghiuB</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span></dt><dd>Feedback-Free Circuits in the Algebra of Transients (<abbr title="Mihaela Gheorghiu">MG</abbr>, <abbr title="Janusz A. Brzozowski">JAB</abbr>), pp. 106–116.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2002-CornoRS.html">SAC-2002-CornoRS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An evolutionary algorithm for reducing integrated-circuit test application time (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 608–612.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2001-LachishR.html">STOC-2001-LachishR</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Explicit lower bound of 4.5n — o(n) for boolena circuits (<abbr title="Oded Lachish">OL</abbr>, <abbr title="Ran Raz">RR</abbr>), pp. 399–408.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2001-RazS.html">STOC-2001-RazS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Lower bounds for matrix product, in bounded depth circuits with arbitrary gates (<abbr title="Ran Raz">RR</abbr>, <abbr title="Amir Shpilka">AS</abbr>), pp. 409–418.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2001-Trakhtenbrot.html">STOC-2001-Trakhtenbrot</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Automata, circuits and hybrids: facets of continuous time (<abbr title="Boris A. Trakhtenbrot">BAT</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2001-ZhengMM.html">CAV-2001-ZhengMM</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Abstraction for Verification of Timed Circuits and Systems (<abbr title="Hao Zheng">HZ</abbr>, <abbr title="Eric Mercer">EM</abbr>, <abbr title="Chris J. Myers">CJM</abbr>), pp. 182–193.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2001-Trakhtenbrot.html">ICALP-2001-Trakhtenbrot</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>Automata, Circuits, and Hybrids: Facets of Continuous Time (<abbr title="Boris A. Trakhtenbrot">BAT</abbr>), pp. 4–23.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-CornoRS.html">SAC-2001-CornoRS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span></dt><dd>Evolving effective CA/CSTP: BIST architectures for sequential circuits (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2000-KabanetsC.html">STOC-2000-KabanetsC</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Circuit minimization problem (<abbr title="Valentine Kabanets">VK</abbr>, <abbr title="Jin-yi Cai">JyC</abbr>), pp. 73–79.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-HeymanGGS.html">CAV-2000-HeymanGGS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Achieving Scalability in Parallel Reachability Analysis of Very Large Circuits (<abbr title="Tamir Heyman">TH</abbr>, <abbr title="Daniel Geist">DG</abbr>, <abbr title="Orna Grumberg">OG</abbr>, <abbr title="Assaf Schuster">AS</abbr>), pp. 20–35.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-KukulaS.html">CAV-2000-KukulaS</a></dt><dd>Building Circuits from Relations (<abbr title="James H. Kukula">JHK</abbr>, <abbr title="Thomas R. Shiple">TRS</abbr>), pp. 113–123.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-Yoneda.html">CAV-2000-Yoneda</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>VINAS-P: A Tool for Trace Theoretic Verification of Timed Asynchronous Circuits (<abbr title="Tomohiro Yoneda">TY</abbr>), pp. 572–575.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../CL-2000-AzevedoB.html">CL-2000-AzevedoB</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Modelling Digital Circuits Problems with Set Constraints (<abbr title="Francisco Azevedo">FA</abbr>, <abbr title="Pedro Barahona">PB</abbr>), pp. 414–428.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../CL-2000-JunttilaN.html">CL-2000-JunttilaN</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards an Efficient Tableau Method for Boolean Circuit Satisfiability Checking (<abbr title="Tommi A. Junttila">TAJ</abbr>, <abbr title="Ilkka Niemelä">IN</abbr>), pp. 553–567.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1999-AllenderABDL.html">ICALP-1999-AllenderABDL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounded Depth Arithmetic Circuits: Counting and Closure (<abbr title="Eric Allender">EA</abbr>, <abbr title="Andris Ambainis">AA</abbr>, <abbr title="David A. Mix Barrington">DAMB</abbr>, <abbr title="Samir Datta">SD</abbr>, <abbr title="Huong LeThanh">HL</abbr>), pp. 149–158.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../WIA-1999-SeuringG.html">WIA-1999-SeuringG</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span></dt><dd>A Structural Method for Output Compaction of Sequential Automata Implemented as Circuits (<abbr title="Markus Seuring">MS</abbr>, <abbr title="Michael Gössel">MG</abbr>), pp. 158–163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1998-AharonovKN.html">STOC-1998-AharonovKN</a> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span></dt><dd>Quantum Circuits with Mixed States (<abbr title="Dorit Aharonov">DA</abbr>, <abbr title="Alexei Kitaev">AK</abbr>, <abbr title="Noam Nisan">NN</abbr>), pp. 20–30.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1998-ColeMHMRSSV.html">STOC-1998-ColeMHMRSSV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Randomized Protocols for Low Congestion Circuit Routing in Multistage Interconnection Networks (<abbr title="Richard Cole">RC</abbr>, <abbr title="Bruce M. Maggs">BMM</abbr>, <abbr title="Friedhelm Meyer auf der Heide">FMadH</abbr>, <abbr title="Michael Mitzenmacher">MM</abbr>, <abbr title="Andréa W. Richa">AWR</abbr>, <abbr title="Klaus Schröder">KS</abbr>, <abbr title="Ramesh K. Sitaraman">RKS</abbr>, <abbr title="Berthold Vöcking">BV</abbr>), pp. 378–388.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1998-GrigorievK.html">STOC-1998-GrigorievK</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span></dt><dd>An Exponential Lower Bound for Depth 3 Arithmetic Circuits (<abbr title="Dima Grigoriev">DG</abbr>, <abbr title="Marek Karpinski">MK</abbr>), pp. 577–582.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1998-JohannsenP.html">LICS-1998-JohannsenP</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>On Proofs about Threshold Circuits and Counting Hierarchies (<abbr title="Jan Johannsen">JJ</abbr>, <abbr title="Chris Pollett">CP</abbr>), pp. 444–452.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1998-Grolmusz.html">ICALP-1998-Grolmusz</a></dt><dd>A Degree-Decreasing Lemma for (MOD q — MOD p) Circuits (<abbr title="Vince Grolmusz">VG</abbr>), pp. 215–222.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1998-LagunovskyAK.html">ICPR-1998-LagunovskyAK</a> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/reverse%20engineering.html" title="reverse engineering">#reverse engineering</a></span></dt><dd>Recognition of integrated circuit images in reverse engineering (<abbr title="Dmitry Lagunovsky">DL</abbr>, <abbr title="Sergey Ablameyko">SA</abbr>, <abbr title="M. Kutas">MK</abbr>), pp. 1640–1642.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-ImpagliazzoW.html">STOC-1997-ImpagliazzoW</a> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span></dt><dd>P = BPP if E Requires Exponential Circuits: Derandomizing the XOR Lemma (<abbr title="Russell Impagliazzo">RI</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 220–229.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-McCuaigRST.html">STOC-1997-McCuaigRST</a></dt><dd>Permanents, Pfaffian Orientations, and Even Directed Circuits (Extended Abstract) (<abbr title="William McCuaig">WM</abbr>, <abbr title="Neil Robertson">NR</abbr>, <abbr title="Paul D. Seymour">PDS</abbr>, <abbr title="Robin Thomas">RT</abbr>), pp. 402–405.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1997-PaturiSZ.html">STOC-1997-PaturiSZ</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span></dt><dd>Exponential Lower Bounds for Depth 3 Boolean Circuits (<abbr title="Ramamohan Paturi">RP</abbr>, <abbr title="Michael E. Saks">MES</abbr>, <abbr title="Francis Zane">FZ</abbr>), pp. 86–91.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1997-PandeyB.html">CAV-1997-PandeyB</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Exploiting Symmetry When Verifying Transitor-Level Circuits by Symbolic Trajectory Evaluation (<abbr title="Manish Pandey">MP</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 244–255.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-CornoPRR.html">SAC-1997-CornoPRR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SAARA: a simulated annealing algorithm for test pattern generation for digital circuits (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 228–232.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-MoonLK.html">SAC-1997-MoonLK</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Genetic VLSI circuit partitioning with two-dimensional geographic crossover and zigzag mapping (<abbr title="Byung Ro Moon">BRM</abbr>, <abbr title="Yoon-Sik Lee">YSL</abbr>, <abbr title="Chun-Kyung Kim">CKK</abbr>), pp. 274–278.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-1996-Margaria.html">TACAS-1996-Margaria</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Fully Automatic Verifcation and Error Detection for Parameterized Iterative Sequential Circuits (<abbr title="Tiziana Margaria-Steffen">TMS</abbr>), pp. 258–277.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-BartalFL.html">STOC-1996-BartalFL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Lower Bounds for On-line Graph Problems with Application to On-line Circuit and Optical Routing (<abbr title="Yair Bartal">YB</abbr>, <abbr title="Amos Fiat">AF</abbr>, <abbr title="Stefano Leonardi">SL</abbr>), pp. 531–540.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-ChaudhuriR.html">STOC-1996-ChaudhuriR</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>Deterministic Restrictions in Circuit Complexity (<abbr title="Shiva Chaudhuri">SC</abbr>, <abbr title="Jaikumar Radhakrishnan">JR</abbr>), pp. 30–36.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1996-KushilevitzOR.html">STOC-1996-KushilevitzOR</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/privacy.html" title="privacy">#privacy</a></span></dt><dd>Characterizing Linear Size Circuits in Terms of Privacy (<abbr title="Eyal Kushilevitz">EK</abbr>, <abbr title="Rafail Ostrovsky">RO</abbr>, <abbr title="Adi Rosén">AR</abbr>), pp. 541–550.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1996-Fujita.html">CAV-1996-Fujita</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Arithmetic Circuits by Comparing Two Similar Circuits (<abbr title="Masahiro Fujita">MF</abbr>), pp. 159–168.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1996-KapurS.html">CAV-1996-KapurS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Mechanically Verifying a Family of Multiplier Circuits (<abbr title="Deepak Kapur">DK</abbr>, <abbr title="Mahadevan Subramaniam">MS</abbr>), pp. 135–146.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-1996-Otto.html">CSL-1996-Otto</a> <span class="tag"><a href="../tag/invariant.html" title="invariant">#invariant</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>The Logic of Explicitly Presentation-Invariant Circuits (<abbr title="Martin Otto">MO</abbr>), pp. 369–384.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1995-BealsNT.html">STOC-1995-BealsNT</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>More on the complexity of negation-limited circuits (<abbr title="Robert Beals">RB</abbr>, <abbr title="Tetsuro Nishino">TN</abbr>, <abbr title="Keisuke Tanaka">KT</abbr>), pp. 585–595.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1995-GoldmannH.html">STOC-1995-GoldmannH</a></dt><dd>Monotone circuits for connectivity have depth (log n)2-o(1) (Extended Abstract) (<abbr title="Mikael Goldmann">MG</abbr>, <abbr title="Johan Håstad">JH</abbr>), pp. 569–574.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1995-Bryant.html">CAV-1995-Bryant</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Multipliers and Dividers: Insights on Arithmetic Circuits Verification (Extended Abstract) (<abbr title="Randal E. Bryant">REB</abbr>), pp. 1–3.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1995-McMillan.html">CAV-1995-McMillan</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Trace Theoretic Verification of Asynchronous Circuits Using Unfoldings (<abbr title="Kenneth L. McMillan">KLM</abbr>), pp. 180–195.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1995-KoblerW.html">ICALP-1995-KoblerW</a></dt><dd>New Collapse Consequences of NP Having Small Circuits (<abbr title="Johannes Köbler">JK</abbr>, <abbr title="Osamu Watanabe">OW</abbr>), pp. 196–207.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1995-Lang95a.html">ICML-1995-Lang95a</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Hill Climbing Beats Genetic Search on a Boolean Circuit Synthesis Problem of Koza’s (<abbr title="Kevin J. Lang">KJL</abbr>), pp. 340–343.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-Grolmusz.html">STOC-1994-Grolmusz</a></dt><dd>A weight-size trade-off for circuits with MOD m gates (<abbr title="Vince Grolmusz">VG</abbr>), pp. 68–74.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-JakobyRS.html">STOC-1994-JakobyRS</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Circuit complexity: from the worst case to the average case (<abbr title="Andreas Jakoby">AJ</abbr>, <abbr title="Rüdiger Reischuk">RR</abbr>, <abbr title="Christian Schindelhauer">CS</abbr>), pp. 58–67.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-KrauseP.html">STOC-1994-KrauseP</a></dt><dd>On the computational power of depth 2 circuits with threshold and modulo gates (<abbr title="Matthias Krause">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>), pp. 48–57.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1994-RokickiM.html">CAV-1994-RokickiM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Verification of Timed Circuits (<abbr title="Tomas Rokicki">TR</abbr>, <abbr title="Chris J. Myers">CJM</abbr>), pp. 468–480.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1994-BrownH.html">LICS-1994-BrownH</a> <span class="tag"><a href="../tag/category%20theory.html" title="category theory">#category theory</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Categories, Allegories and Circuit Design (<abbr title="Carolyn Brown">CB</abbr>, <abbr title="Graham Hutton">GH</abbr>), pp. 372–381.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1993-AgrawalAV.html">HPDC-1993-AgrawalAV</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Test Pattern Generation for Sequential Circuits on a Network of Workstations (<abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Joan Villoldo">JV</abbr>), pp. 114–120.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-AllenderJ.html">STOC-1993-AllenderJ</a> <span class="tag"><a href="../tag/commutative.html" title="commutative">#commutative</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Depth reduction for noncommutative arithmetic circuits (<abbr title="Eric Allender">EA</abbr>, <abbr title="Jia Jiao">JJ</abbr>), pp. 515–522.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-AspnesAFPW.html">STOC-1993-AspnesAFPW</a> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>On-line load balancing with applications to machine scheduling and virtual circuit routing (<abbr title="James Aspnes">JA</abbr>, <abbr title="Yossi Azar">YA</abbr>, <abbr title="Amos Fiat">AF</abbr>, <abbr title="Serge A. Plotkin">SAP</abbr>, <abbr title="Orli Waarts">OW</abbr>), pp. 623–631.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-GoldmannK.html">STOC-1993-GoldmannK</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulating threshold circuits by majority circuits (<abbr title="Mikael Goldmann">MG</abbr>, <abbr title="Marek Karpinski">MK</abbr>), pp. 551–560.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-ImpagliazzoPS.html">STOC-1993-ImpagliazzoPS</a></dt><dd>Size-depth trade-offs for threshold circuits (<abbr title="Russell Impagliazzo">RI</abbr>, <abbr title="Ramamohan Paturi">RP</abbr>, <abbr title="Michael E. Saks">MES</abbr>), pp. 541–550.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-KarchmerW.html">STOC-1993-KarchmerW</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Characterizing non-deterministic circuit size (<abbr title="Mauricio Karchmer">MK</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 532–540.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-PudlakR.html">STOC-1993-PudlakR</a></dt><dd>Modified ranks of tensors and the size of circuits (<abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Vojtech Rödl">VR</abbr>), pp. 523–531.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1993-GuptaF.html">CAV-1993-GuptaF</a> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Parametric Circuit Representation Using Inductive Boolean Functions (<abbr title="Aarti Gupta">AG</abbr>, <abbr title="Allan L. Fisher">ALF</abbr>), pp. 15–28.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SHI-1993-TakeguchiTO.html">HCI-SHI-1993-TakeguchiTO</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Knowledge Representation for Large Scale Integrated Circuit Failure Analysis (<abbr title="Yuko Takeguchi">YT</abbr>, <abbr title="Takashi Torii">TT</abbr>, <abbr title="Shinichi Okabe">SO</abbr>), pp. 92–97.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1993-BombanaBCFSZ.html">SEKE-1993-BombanaBCFSZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Expert Solution to Functional Testability Analysis of VLSI Circuits (<abbr title="Massimo Bombana">MB</abbr>, <abbr title="Giacomo Buonanno">GB</abbr>, <abbr title="Patrizia Cavalloro">PC</abbr>, <abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Giuseppe Zaza">GZ</abbr>), pp. 263–265.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1992-PatersonZ.html">STOC-1992-PatersonZ</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Shallow Multiplication Circuits and Wise Financial Investments (<abbr title="Mike Paterson">MP</abbr>, <abbr title="Uri Zwick">UZ</abbr>), pp. 429–437.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1992-JainKG.html">CAV-1992-JainKG</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Towards a Verification Technique for Large Synchronous Circuits (<abbr title="Prabhat Jain">PJ</abbr>, <abbr title="Prabhakar Kudva">PK</abbr>, <abbr title="Ganesh Gopalakrishnan">GG</abbr>), pp. 109–122.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1992-McMillan.html">CAV-1992-McMillan</a> <span class="tag"><a href="../tag/explosion.html" title="explosion">#explosion</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Using Unfoldings to Avoid the State Explosion Problem in the Verification of Asynchronous Circuits (<abbr title="Kenneth L. McMillan">KLM</abbr>), pp. 164–177.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1992-Straubing.html">ICALP-1992-Straubing</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/first-order.html" title="first-order">#first-order</a></span></dt><dd>Circuit Complexity and the Expressive Power of Generalized First-Order Formulas (<abbr title="Howard Straubing">HS</abbr>), pp. 16–27.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1991-Goldschlag.html">CAV-1991-Goldschlag</a> <span class="tag"><a href="../tag/liveness.html" title="liveness">#liveness</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Mechanically Verifying Safety and Liveness Properties of Delay Insensitive Circuits (<abbr title="David M. Goldschlag">DMG</abbr>), pp. 354–364.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ISLP-1991-FilkornSTW.html">ISLP-1991-FilkornSTW</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Experiences from a Large Industrial Circuit Design Application (<abbr title="Thomas Filkorn">TF</abbr>, <abbr title="Richard Schmid">RS</abbr>, <abbr title="Erik Tidén">ET</abbr>, <abbr title="Peter Warkentin">PW</abbr>), pp. 581–595.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1990-RazW.html">STOC-1990-RazW</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Monotone Circuits for Matching Require Linear Depth (<abbr title="Ran Raz">RR</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 287–292.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1990-Szegedy.html">STOC-1990-Szegedy</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Functions with Bounded Symmetric Communication Complexity and Circuits with mod m Gates (<abbr title="Mario Szegedy">MS</abbr>), pp. 278–286.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-BryantS.html">CAV-1990-BryantS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Digital Circuits Using Symbolic Ternary System Models (<abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Carl-Johan H. Seger">CJHS</abbr>), pp. 33–43.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-CamuratiGPR.html">CAV-1990-CamuratiGPR</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>The Use of Model Checking in ATPG for Sequential Circuits (<abbr title="Paolo Camurati">PC</abbr>, <abbr title="Marco Gilli">MG</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 86–95.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-JosephsU.html">CAV-1990-JosephsU</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span></dt><dd>An Algebra for Delay-Insensitive Circuits (<abbr title="Mark B. Josephs">MBJ</abbr>, <abbr title="Jan Tijmen Udding">JTU</abbr>), pp. 343–352.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1989-ReifT.html">STOC-1989-ReifT</a> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span></dt><dd>Optimal Size Integer Division Circuits (<abbr title="John H. Reif">JHR</abbr>, <abbr title="Stephen R. Tate">SRT</abbr>), pp. 264–273.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1989-Yao.html">STOC-1989-Yao</a></dt><dd>Circuits and Local Computation (<abbr title="Andrew Chi-Chih Yao">ACCY</abbr>), pp. 186–196.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1989-McKenzieT.html">ICALP-1989-McKenzieT</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span></dt><dd>Automata Theory Meets Circuit Complexity (<abbr title="Pierre McKenzie">PM</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 589–602.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1988-AggarwalCR.html">STOC-1988-AggarwalCR</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy Consumption in VLSI Circuits (Preliminary Version) (<abbr title="Alok Aggarwal">AA</abbr>, <abbr title="Ashok K. Chandra">AKC</abbr>, <abbr title="Prabhakar Raghavan">PR</abbr>), pp. 205–216.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1988-KarchmerW.html">STOC-1988-KarchmerW</a></dt><dd>Monotone Circuits for Connectivity Require Super-logarithmic Depth (<abbr title="Mauricio Karchmer">MK</abbr>, <abbr title="Avi Wigderson">AW</abbr>), pp. 539–550.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1988-HoareG.html">LICS-1988-HoareG</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Partial Correctness of C-MOS Switching Circuits: An Exercise in Applied Logic (<abbr title="Charles Antony Richard Hoare">CARH</abbr>, <abbr title="Michael J. C. Gordon">MJCG</abbr>), pp. 28–36.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1988-RudichB.html">ICALP-1988-RudichB</a> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/transitive.html" title="transitive">#transitive</a></span></dt><dd>Optimal Circuits and Transitive Automorphism Groups (<abbr title="Steven Rudich">SR</abbr>, <abbr title="Leonard Berman">LB</abbr>), pp. 516–524.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1987-MillerT.html">STOC-1987-MillerT</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Dynamic Parallel Complexity of Computational Circuits (<abbr title="Gary L. Miller">GLM</abbr>, <abbr title="Shang-Hua Teng">SHT</abbr>), pp. 254–263.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1987-Smolensky.html">STOC-1987-Smolensky</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>Algebraic Methods in the Theory of Lower Bounds for Boolean Circuit Complexity (<abbr title="Roman Smolensky">RS</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-Hastad.html">STOC-1986-Hastad</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Almost Optimal Lower Bounds for Small Depth Circuits (<abbr title="Johan Håstad">JH</abbr>), pp. 6–20.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-Siegel.html">STOC-1986-Siegel</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span></dt><dd>Aspects of Information Flow in VLSI Circuits (Extended Abstract) (<abbr title="Alan Siegel">AS</abbr>), pp. 448–459.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1986-Gupta86.html">ICLP-1986-Gupta86</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Test-pattern Generation for VLSI Circuits in a Prolog Environment (<abbr title="Rajiv Gupta">RG</abbr>), pp. 528–535.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1985-AnantharamanCFM.html">POPL-1985-AnantharamanCFM</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Compiling Path Expressions into VLSI Circuits (<abbr title="Thomas S. Anantharaman">TSA</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Michael J. Foster">MJF</abbr>, <abbr title="Bud Mishra">BM</abbr>), pp. 191–204.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Alt.html">STOC-1984-Alt</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span></dt><dd>Comparison of Arithmetic Functions with Respect to Boolean Circuit Depth (Extended Abstract) (<abbr title="Helmut Alt">HA</abbr>), pp. 466–470.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-AwerbuchIS.html">STOC-1984-AwerbuchIS</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Finding Euler Circuits in Logarithmic Parallel Time (<abbr title="Baruch Awerbuch">BA</abbr>, <abbr title="Amos Israeli">AI</abbr>, <abbr title="Yossi Shiloach">YS</abbr>), pp. 249–257.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Boppana.html">STOC-1984-Boppana</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Threshold Functions and Bounded Depth Monotone Circuits (<abbr title="Ravi B. Boppana">RBB</abbr>), pp. 475–479.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1984-Jung.html">ICALP-1984-Jung</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>On Probabilistic Tape Complexity and Fast Circuits for Matrix Inversion Problems (Extended Abstract) (<abbr title="Hermann Jung">HJ</abbr>), pp. 281–291.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-AhoUY.html">STOC-1983-AhoUY</a></dt><dd>On Notions of Information Transfer in VLSI Circuits (<abbr title="Alfred V. Aho">AVA</abbr>, <abbr title="Jeffrey D. Ullman">JDU</abbr>, <abbr title="Mihalis Yannakakis">MY</abbr>), pp. 133–139.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-ChandraFL83a.html">STOC-1983-ChandraFL83a</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Unbounded Fan-in Circuits and Associative Functions (<abbr title="Ashok K. Chandra">AKC</abbr>, <abbr title="Steven Fortune">SF</abbr>, <abbr title="Richard J. Lipton">RJL</abbr>), pp. 52–60.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-Fich.html">STOC-1983-Fich</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>New Bounds for Parallel Prefix Circuits (<abbr title="Faith E. Fich">FEF</abbr>), pp. 100–109.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-Sipser.html">STOC-1983-Sipser</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Borel Sets and Circuit Complexity (<abbr title="Michael Sipser">MS</abbr>), pp. 61–69.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1983-Valiant.html">STOC-1983-Valiant</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/exponential.html" title="exponential">#exponential</a></span> <span class="tag"><a href="../tag/strict.html" title="strict">#strict</a></span></dt><dd>Exponential Lower Bounds for Restricted Monotone Circuits (<abbr title="Leslie G. Valiant">LGV</abbr>), pp. 110–117.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1983-ChandraFL.html">ICALP-1983-ChandraFL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Lower Bounds for Constant Depth Circuits for Prefix Problems (<abbr title="Ashok K. Chandra">AKC</abbr>, <abbr title="Steven Fortune">SF</abbr>, <abbr title="Richard J. Lipton">RJL</abbr>), pp. 109–117.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-Kissin.html">STOC-1982-Kissin</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Measuring Energy Consumption in VLSI Circuits: a Foundation (<abbr title="Gloria Kissin">GK</abbr>), pp. 99–104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ILPC-1982-Eshghi82.html">ILPC-1982-Eshghi82</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/metalanguage.html" title="metalanguage">#metalanguage</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Application of Meta-language Programming to Fault Finding in Logic Circuits (<abbr title="Kave Eshghi">KE</abbr>), pp. 240–246.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1981-LudererCHKM.html">SOSP-1981-LudererCHKM</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>A Distributed UNIX System Based on a Virtual Circuit Switch (<abbr title="Gottfried W. R. Luderer">GWRL</abbr>, <abbr title="H. Che">HC</abbr>, <abbr title="J. P. Haggerty">JPH</abbr>, <abbr title="Peter A. Kirslis">PAK</abbr>, <abbr title="W. T. Marshall">WTM</abbr>), pp. 160–168.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1978-Tompa.html">STOC-1978-Tompa</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Time-Space Tradeoffs for Computing Functions, Using Connectivity Properties of their Circuits (<abbr title="Martin Tompa">MT</abbr>), pp. 196–204.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1978-ItaiR.html">ICALP-1978-ItaiR</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Covering a Graph by Circuits (<abbr title="Alon Itai">AI</abbr>, <abbr title="Michael Rodeh">MR</abbr>), pp. 289–299.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1977-AngluinV.html">STOC-1977-AngluinV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Fast Probabilistic Algorithms for Hamiltonian Circuits and Matchings (<abbr title="Dana Angluin">DA</abbr>, <abbr title="Leslie G. Valiant">LGV</abbr>), pp. 30–41.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1977-Itai.html">STOC-1977-Itai</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Finding a Minimum Circuit in a Graph (<abbr title="Alon Itai">AI</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1976-Valiant.html">STOC-1976-Valiant</a></dt><dd>Universal Circuits (Preliminary Report) (<abbr title="Leslie G. Valiant">LGV</abbr>), pp. 196–203.</dd> <div class="pagevis" style="width:7px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>