module delay11 (
    input clk,
    input [7:0] data_in,
    output [7:0] data_out
);
    reg [7:0] data_r [10:0];
    always @(posedge clk) begin
        data_r[0] <= data_in;
        data_r[1] <= data_r[0];
        data_r[2] <= data_r[1];
        data_r[3] <= data_r[2];
        data_r[4] <= data_r[3];
        data_r[5] <= data_r[4];
        data_r[6] <= data_r[5];
        data_r[7] <= data_r[6];
        data_r[8] <= data_r[7];
        data_r[9] <= data_r[8];
        data_r[10] <= data_r[9];
        data_out  <= data_r[0];
    end

endmodule