[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32702       tick       3379870       1559712       1507546       3379870 
      2  32702       tick       4659360       2252278       2228770       4659360 
      3  32702       tick       4656478       2253831       2238000       4656478 
      4  32702       tick       4657838       2253269       2232305       4657838 
      5  32702       tick       4661435       2254247       2238337       4661435 
      6  32702       tick       4665217       2256308       2237098       4665217 
      7  32702       tick       4653173       2250233       2234770       4653173 
      8  32702       tick       4673893       2260263       2223593       4673893 
      9  32702       tick       4654881       2250952       2224389       4654881 
     10  32702       tick       4659717       2254461       2230646       4659717 
     11  32702       tick       4654740       2250443       2230803       4654740 
     12  32702       tick       4657324       2252334       2230779       4657324 
     13  32702       tick       4663408       2254897       2238667       4663408 
     14  32702       tick       4657435       2250619       2229189       4657435 
     15  32702       tick       4668649       2258047       2235156       4668649 
     16  32702       tick       4667151       2257200       2223683       4667151 
     17  32702       tick       4671016       2258545       2218368       4671016 
     18  32702       tick       4661945       2255239       2231791       4661945 
     19  32702       exit       3754370       1815577       1797154       3754370 
