Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4dc78b282cf74a63a7f4e3c8380bfdca --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Entire_tb_behav xil_defaultlib.Entire_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port write [Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.srcs/sources_1/new/Entire_tb.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port write [Z:/dcengr/My Documents/COEN_122/Lab1/Lab3/Lab3.srcs/sources_1/new/Entire_tb.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMem
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Entire_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Entire_tb_behav
