library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use ieee.numeric_std.all;

entity Stream is 
	port (
			clk : in std_logic;
			peak: in std_logic;
			
			A_Client : buffer std_logic;
			N_Client: buffer std_logic;
			
			debug: buffer std_logic
			);
end Stream;

architecture control of Stream is
signal arrival_rate : integer:= 50000000;
signal count : integer:= 1;

signal N_Client_count : integer:=0;
begin

		clock : process(clk)
			begin
			if( (clk'event and clk = '1') )then
				count <= count + 1;
				if(count >= 25000000)then -- 1 second clock, arrival rate -- use half arival rate
					if(N_Client_count < 5)then
						N_Client <= not N_Client;
						N_client_count <= N_client_count + 1;
					else
						A_Client <= not A_Client;
						N_Client_count <= 0;
					end if;
				count <= 0;
				end if;
			end if;
			
		end process clock;


end control;
		