<!DOCTYPE html>
<!-- saved from url=(0060)https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture) -->
<html class="client-js gr__en_wikipedia_org ve-not-available" lang="en" dir="ltr"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<title>Ivy Bridge (microarchitecture) - Wikipedia</title>
<script>document.documentElement.className=document.documentElement.className.replace(/(^|\s)client-nojs(\s|$)/,"$1client-js$2");RLCONF={"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"Ivy_Bridge_(microarchitecture)","wgTitle":"Ivy Bridge (microarchitecture)","wgCurRevisionId":899456765,"wgRevisionId":899456765,"wgArticleId":33895801,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Webarchive template wayback links","CS1 Japanese-language sources (ja)","CS1 errors: external links","Use mdy dates from September 2018","Commons category link from Wikidata","Intel x86 microprocessors","Computer-related introductions in 2012","Intel microarchitectures"],"wgBreakFrames":!1,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April",
"May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Ivy_Bridge_(microarchitecture)","wgRelevantArticleId":33895801,"wgRequestId":"XSUYCwpAAEYAABL-wlAAAABQ","wgCSPNonce":!1,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgPoweredByHHVM":!0,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q70475","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};
RLSTATE={"ext.gadget.charinsert-styles":"ready","ext.globalCssJs.user.styles":"ready","ext.globalCssJs.site.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","ext.globalCssJs.site":"ready","user":"ready","user.options":"ready","user.tokens":"loading","ext.cite.styles":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","jquery.tablesorter.styles":"ready","mediawiki.toc.styles":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready","ext.3d.styles":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","mediawiki.page.ready","jquery.tablesorter","mediawiki.toc","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.watchlist-notice","ext.gadget.DRN-wizard",
"ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp","skins.vector.js"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.tokens@0tffind",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="./file_files/load.php">
<script async="" src="./file_files/load(1).php"></script>
<style>
.mw-editfont-monospace{font-family:monospace,monospace}.mw-editfont-sans-serif{font-family:sans-serif}.mw-editfont-serif{font-family:serif} .mw-editfont-monospace,.mw-editfont-sans-serif,.mw-editfont-serif{font-size:13px; }.mw-editfont-monospace.oo-ui-textInputWidget,.mw-editfont-sans-serif.oo-ui-textInputWidget,.mw-editfont-serif.oo-ui-textInputWidget{font-size:inherit}.mw-editfont-monospace > .oo-ui-inputWidget-input,.mw-editfont-sans-serif > .oo-ui-inputWidget-input,.mw-editfont-serif > .oo-ui-inputWidget-input{font-size:13px}
.mw-ui-button{background-color:#f8f9fa;color:#222222;display:inline-block;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;min-width:4em;max-width:28.75em;margin:0;padding:0.57142857em 0.9375em;border:1px solid #a2a9b1;border-radius:2px;cursor:pointer;vertical-align:middle;font-family:inherit;font-size:1em;font-weight:bold;line-height:1;text-align:center;-webkit-appearance:none;*display:inline; zoom:1}.mw-ui-button:visited{color:#222222}.mw-ui-button:hover{background-color:#ffffff;color:#444444;border-color:#a2a9b1}.mw-ui-button:focus{background-color:#ffffff;color:#222222;border-color:#3366cc;box-shadow:inset 0 0 0 1px #3366cc,inset 0 0 0 2px #ffffff;outline-width:0}.mw-ui-button:focus::-moz-focus-inner{border-color:transparent;padding:0}.mw-ui-button:active,.mw-ui-button.is-on{background-color:#c8ccd1;color:#000000;border-color:#72777d;box-shadow:none}.mw-ui-button:disabled{background-color:#c8ccd1;color:#ffffff;border-color:#c8ccd1;cursor:default}.mw-ui-button:disabled:hover,.mw-ui-button:disabled:active{background-color:#c8ccd1;color:#ffffff;box-shadow:none;border-color:#c8ccd1}.mw-ui-button:not(:disabled){-webkit-transition:background-color 100ms,color 100ms,border-color 100ms,box-shadow 100ms;-moz-transition:background-color 100ms,color 100ms,border-color 100ms,box-shadow 100ms;transition:background-color 100ms,color 100ms,border-color 100ms,box-shadow 100ms}.mw-ui-button.mw-ui-quiet,.mw-ui-button.mw-ui-quiet.mw-ui-progressive,.mw-ui-button.mw-ui-quiet.mw-ui-destructive{background-color:transparent;color:#222222;border-color:transparent}.mw-ui-button.mw-ui-quiet:hover,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:hover,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:hover{background-color:transparent;color:#444444;border-color:transparent;box-shadow:none}.mw-ui-button.mw-ui-quiet:active,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:active,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:active{background-color:transparent;color:#000000;border-color:transparent}.mw-ui-button.mw-ui-quiet:focus,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:focus,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:focus{background-color:transparent;color:#222222;border-color:transparent;box-shadow:none}.mw-ui-button.mw-ui-quiet:disabled,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:disabled,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:disabled,.mw-ui-button.mw-ui-quiet:disabled:hover,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:disabled:hover,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:disabled:hover,.mw-ui-button.mw-ui-quiet:disabled:active,.mw-ui-button.mw-ui-quiet.mw-ui-progressive:disabled:active,.mw-ui-button.mw-ui-quiet.mw-ui-destructive:disabled:active{background-color:transparent;color:#72777d;border-color:transparent}.mw-ui-button.mw-ui-progressive{background-color:#3366cc;color:#fff;border:1px solid #3366cc}.mw-ui-button.mw-ui-progressive:hover{background-color:#447ff5;border-color:#447ff5}.mw-ui-button.mw-ui-progressive:focus{box-shadow:inset 0 0 0 1px #3366cc,inset 0 0 0 2px #ffffff}.mw-ui-button.mw-ui-progressive:active,.mw-ui-button.mw-ui-progressive.is-on{background-color:#2a4b8d;border-color:#2a4b8d;box-shadow:none}.mw-ui-button.mw-ui-progressive:disabled{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1}.mw-ui-button.mw-ui-progressive:disabled:hover,.mw-ui-button.mw-ui-progressive:disabled:active{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1;box-shadow:none}.mw-ui-button.mw-ui-progressive.mw-ui-quiet{color:#3366cc}.mw-ui-button.mw-ui-progressive.mw-ui-quiet:hover{background-color:transparent;color:#447ff5}.mw-ui-button.mw-ui-progressive.mw-ui-quiet:active{color:#2a4b8d}.mw-ui-button.mw-ui-progressive.mw-ui-quiet:focus{background-color:transparent;color:#3366cc}.mw-ui-button.mw-ui-destructive{background-color:#dd3333;color:#fff;border:1px solid #dd3333}.mw-ui-button.mw-ui-destructive:hover{background-color:#ff4242;border-color:#ff4242}.mw-ui-button.mw-ui-destructive:focus{box-shadow:inset 0 0 0 1px #dd3333,inset 0 0 0 2px #ffffff}.mw-ui-button.mw-ui-destructive:active,.mw-ui-button.mw-ui-destructive.is-on{background-color:#b32424;border-color:#b32424;box-shadow:none}.mw-ui-button.mw-ui-destructive:disabled{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1}.mw-ui-button.mw-ui-destructive:disabled:hover,.mw-ui-button.mw-ui-destructive:disabled:active{background-color:#c8ccd1;color:#fff;border-color:#c8ccd1;box-shadow:none}.mw-ui-button.mw-ui-destructive.mw-ui-quiet{color:#dd3333}.mw-ui-button.mw-ui-destructive.mw-ui-quiet:hover{background-color:transparent;color:#ff4242}.mw-ui-button.mw-ui-destructive.mw-ui-quiet:active{color:#b32424}.mw-ui-button.mw-ui-destructive.mw-ui-quiet:focus{background-color:transparent;color:#dd3333}.mw-ui-button.mw-ui-big{font-size:1.3em}.mw-ui-button.mw-ui-block{display:block;width:100%;margin-left:auto;margin-right:auto}input.mw-ui-button::-moz-focus-inner,button.mw-ui-button::-moz-focus-inner{margin-top:-1px;margin-bottom:-1px}a.mw-ui-button{text-decoration:none}a.mw-ui-button:hover,a.mw-ui-button:focus{text-decoration:none}.mw-ui-button-group > *{min-width:48px;border-radius:0;float:left}.mw-ui-button-group > *:first-child{border-top-left-radius:2px;border-bottom-left-radius:2px}.mw-ui-button-group > *:not(:first-child){border-left:0}.mw-ui-button-group > *:last-child{border-top-right-radius:2px;border-bottom-right-radius:2px}.mw-ui-button-group .is-on .button{cursor:default}
.mw-ui-icon{position:relative;line-height:1.5em;min-height:1.5em;min-width:1.5em}span.mw-ui-icon{display:inline-block}.mw-ui-icon.mw-ui-icon-element{text-indent:-999px;overflow:hidden;width:3.5em;min-width:3.5em;max-width:3.5em}.mw-ui-icon.mw-ui-icon-element:before{left:0;right:0;position:absolute;margin:0 1em}.mw-ui-icon.mw-ui-icon-element.mw-ui-icon-large{width:4.625em;min-width:4.625em;max-width:4.625em;line-height:4.625em;min-height:4.625em}.mw-ui-icon.mw-ui-icon-element.mw-ui-icon-large:before{min-height:4.625em}.mw-ui-icon.mw-ui-icon-before:before,.mw-ui-icon.mw-ui-icon-element:before{background-position:50% 50%;background-repeat:no-repeat;background-size:100% auto;float:left;display:block;min-height:1.5em;content:''}.mw-ui-icon.mw-ui-icon-before:before{position:relative;width:1.5em;margin-right:1em}.mw-ui-icon.mw-ui-icon-small:before{background-size:66.67% auto}
.cite-accessibility-label{ top:-99999px;clip:rect(1px 1px 1px 1px); clip:rect(1px,1px,1px,1px); position:absolute !important;padding:0 !important;border:0 !important;height:1px !important;width:1px !important; overflow:hidden}:target .mw-cite-targeted-backlink{font-weight:bold}.mw-cite-up-arrow-backlink{display:none}:target .mw-cite-up-arrow-backlink{display:inline}:target .mw-cite-up-arrow{display:none}
.ve-init-mw-progressBarWidget{height:1em;overflow:hidden;margin:0 25%}.ve-init-mw-progressBarWidget-bar{height:1em;width:0} .ve-init-mw-progressBarWidget{height:0.75em;border:1px solid #36c;background:#fff;border-radius:2px;box-shadow:0 0.1em 0 0 rgba(0,0,0,0.15)}.ve-init-mw-progressBarWidget-bar{height:0.75em;background:#36c}
.wp-teahouse-question-form{position:absolute;margin-left:auto;margin-right:auto;background-color:#f4f3f0;border:1px solid #a7d7f9;padding:1em}#wp-th-question-ask{float:right}.wp-teahouse-ask a.external{background-image:none !important}.wp-teahouse-respond-form{position:absolute;margin-left:auto;margin-right:auto;background-color:#f4f3f0;border:1px solid #a7d7f9;padding:1em}.wp-th-respond{float:right}.wp-teahouse-respond a.external{background-image:none !important}
.rt-tooltip{position:absolute;z-index:100;max-width:350px;background:#fff;color:#222;font-size:13px;line-height:1.5em;border:1px solid #c8ccd1;border-radius:3px;-webkit-box-shadow:0 15px 45px -10px rgba(0,0,0,0.3);box-shadow:0 15px 45px -10px rgba(0,0,0,0.3);overflow-wrap:break-word}.rt-tooltip.rt-tooltip-insideWindow{z-index:110}.rt-tooltipContent{padding:8px 11px}.rt-tooltip-above .rt-tooltipContent{margin-bottom:-8px;padding-bottom:16px}.rt-tooltip-below .rt-tooltipContent{margin-top:-10px;padding-top:18px}.rt-tooltipTail,.rt-tooltipTail:after{position:absolute;width:12px;height:12px}.rt-tooltipTail{background:#c8ccd1;background:-webkit-linear-gradient(bottom left,#c8ccd1 50%,rgba(0,0,0,0) 50%);background:linear-gradient(to top right,#c8ccd1 50%,rgba(0,0,0,0) 50%)}.rt-tooltipTail:after{content:"";background:#fff;bottom:1px;left:1px}.rt-tooltip-above .rt-tooltipTail{-webkit-transform:rotate(-45deg);transform:rotate(-45deg);-webkit-transform-origin:100% 100%;transform-origin:100% 100%;bottom:0;left:15px}.rt-tooltip-below .rt-tooltipTail{-webkit-transform:rotate(135deg);transform:rotate(135deg);-webkit-transform-origin:0 0;transform-origin:0 0;top:0;left:27px}.rt-settingsLink{background-image:linear-gradient(transparent,transparent),url(data:image/svg+xml,%3C%3Fxml%20version%3D%221.0%22%20encoding%3D%22utf-8%22%3F%3E%0D%0A%3Csvg%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%20viewBox%3D%220%200%2024%2024%22%3E%0D%0A%20%20%20%20%3Cpath%20fill%3D%22%23555%22%20d%3D%22M20%2014.5v-2.9l-1.8-.3c-.1-.4-.3-.8-.6-1.4l1.1-1.5-2.1-2.1-1.5%201.1c-.5-.3-1-.5-1.4-.6L13.5%205h-2.9l-.3%201.8c-.5.1-.9.3-1.4.6L7.4%206.3%205.3%208.4l1%201.5c-.3.5-.4.9-.6%201.4l-1.7.2v2.9l1.8.3c.1.5.3.9.6%201.4l-1%201.5%202.1%202.1%201.5-1c.4.2.9.4%201.4.6l.3%201.8h3l.3-1.8c.5-.1.9-.3%201.4-.6l1.5%201.1%202.1-2.1-1.1-1.5c.3-.5.5-1%20.6-1.4l1.5-.3zM12%2016c-1.7%200-3-1.3-3-3s1.3-3%203-3%203%201.3%203%203-1.3%203-3%203z%22%2F%3E%0D%0A%3C%2Fsvg%3E);float:right;cursor:pointer;margin:-4px -4px 0 8px;height:24px;width:24px;border-radius:2px;background-position:center center;background-repeat:no-repeat;background-size:24px 24px}.rt-settingsLink:hover{background-color:#eee}.rt-target{background-color:#def}.rt-enableSelect{font-weight:bold}.rt-settingsFormSeparator{margin:0.85714286em 0}.rt-numberInput.rt-numberInput{width:150px}.rt-tooltipsForCommentsField.rt-tooltipsForCommentsField.rt-tooltipsForCommentsField{margin-top:1.64285714em}.rt-disabledHelp{border-collapse:collapse}.rt-disabledHelp td{padding:0}.rt-disabledNote.rt-disabledNote{vertical-align:bottom;padding-left:0.36em;font-weight:bold}@-webkit-keyframes rt-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-moz-keyframes rt-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@keyframes rt-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-webkit-keyframes rt-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-moz-keyframes rt-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@keyframes rt-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }}@-webkit-keyframes rt-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }}@-moz-keyframes rt-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }}@keyframes rt-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px) }}@-webkit-keyframes rt-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }}@-moz-keyframes rt-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }}@keyframes rt-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0) }100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px) }}.rt-fade-in-up{-webkit-animation:rt-fade-in-up 0.2s ease forwards;-moz-animation:rt-fade-in-up 0.2s ease forwards;animation:rt-fade-in-up 0.2s ease forwards }.rt-fade-in-down{-webkit-animation:rt-fade-in-down 0.2s ease forwards;-moz-animation:rt-fade-in-down 0.2s ease forwards;animation:rt-fade-in-down 0.2s ease forwards }.rt-fade-out-down{-webkit-animation:rt-fade-out-down 0.2s ease forwards;-moz-animation:rt-fade-out-down 0.2s ease forwards;animation:rt-fade-out-down 0.2s ease forwards }.rt-fade-out-up{-webkit-animation:rt-fade-out-up 0.2s ease forwards;-moz-animation:rt-fade-out-up 0.2s ease forwards;animation:rt-fade-out-up 0.2s ease forwards }
.suggestions{overflow:hidden;position:absolute;top:0;left:0;width:0;border:0;z-index:1099;padding:0;margin:-1px 0 0 0}.suggestions-special{position:relative;background-color:#fff;cursor:pointer;border:1px solid #a2a9b1;margin:0;margin-top:-2px;display:none;padding:0.25em 0.25em;line-height:1.25em}.suggestions-results{background-color:#fff;cursor:pointer;border:1px solid #a2a9b1;padding:0;margin:0}.suggestions-result{color:#000;margin:0;line-height:1.5em;padding:0.01em 0.25em;text-align:left; overflow:hidden;text-overflow:ellipsis;white-space:nowrap}.suggestions-result-current{background-color:#2a4b8d;color:#fff}.suggestions-special .special-label{color:#72777d;text-align:left}.suggestions-special .special-query{color:#000;font-style:italic;text-align:left}.suggestions-special .special-hover{background-color:#c8ccd1}.suggestions-result-current .special-label,.suggestions-result-current .special-query{color:#fff}.highlight{font-weight:bold}
@media screen {
	.tochidden,.toctoggle{-moz-user-select:none;-webkit-user-select:none;-ms-user-select:none;user-select:none}.toctoggle{font-size:94%}}
@media print {
	.toc.tochidden,.toctoggle{display:none}}
@-webkit-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-webkit-transform:translateY(-20px)}100%{opacity:1;-webkit-transform:translateY(0)}}@-moz-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-moz-transform:translateY(-20px)}100%{opacity:1;-moz-transform:translateY(0)}}@-o-keyframes centralAuthPPersonalAnimation{0%{opacity:0;-o-transform:translateY(-20px)}100%{opacity:1;-o-transform:translateY(0)}}@keyframes centralAuthPPersonalAnimation{0%{opacity:0;transform:translateY(-20px)}100%{opacity:1;transform:translateY(0)}}.centralAuthPPersonalAnimation{-webkit-animation-duration:1s;-moz-animation-duration:1s;-o-animation-duration:1s;animation-duration:1s;-webkit-animation-fill-mode:both;-moz-animation-fill-mode:both;-o-animation-fill-mode:both;animation-fill-mode:both;-webkit-animation-name:centralAuthPPersonalAnimation;-moz-animation-name:centralAuthPPersonalAnimation;-o-animation-name:centralAuthPPersonalAnimation;animation-name:centralAuthPPersonalAnimation}
@media print{#centralNotice{display:none}}.cn-closeButton{display:inline-block;zoom:1;background:url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAUBAMAAAB/pwA+AAAAElBMVEUAAAAQEBDPz88AAABAQEDv7+9oe1vvAAAABnRSTlMA3rLe3rJS22KzAAAARElEQVQI12PAAUIUQCSTK5BwFgIxFU1AhKECUFAYKAAioXwwBeZChMGCEGGQIFQYJohgIhQgtCEMQ7ECYTHCOciOxA4AADgJTXIb9s8AAAAASUVORK5CYII=) no-repeat;background:url(/w/extensions/CentralNotice/resources/ext.centralNotice.display/images/close.png?8e3d8) no-repeat!ie;width:20px;height:20px;text-indent:20px;white-space:nowrap;overflow:hidden}
.uls-menu{border-radius:2px; font-size:medium}.uls-search,.uls-language-settings-close-block{border-top-right-radius:2px;border-top-left-radius:2px}.uls-language-list{border-bottom-right-radius:2px;border-bottom-left-radius:2px}.uls-menu.callout:before,.uls-menu.callout:after{border-top:10px solid transparent;border-bottom:10px solid transparent;display:inline-block; top:17px;position:absolute;content:''}.uls-menu.callout.selector-right:before{ border-left:10px solid #c8ccd1; right:-11px}.uls-menu.callout.selector-right:after{ border-left:10px solid #fff; right:-10px}.uls-menu.callout.selector-left:before{ border-right:10px solid #c8ccd1; left:-11px}.uls-menu.callout.selector-left:after{ border-right:10px solid #fff; left:-10px}.uls-ui-languages button{margin:5px 15px 5px 0;white-space:nowrap;overflow:hidden}.uls-search-wrapper-wrapper{position:relative;padding-left:40px;margin-top:5px;margin-bottom:5px}.uls-icon-back{background:transparent url(/w/extensions/UniversalLanguageSelector/resources/images/back-grey-ltr.png?90e9b) no-repeat scroll center center;background-image:-webkit-linear-gradient(transparent,transparent),url(/w/extensions/UniversalLanguageSelector/resources/images/back-grey-ltr.svg?e226b);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2224%22 height=%2224%22 viewBox=%220 0 24 24%22%3E %3Cpath fill=%22%2354595d%22 d=%22M7 13.1l8.9 8.9c.8-.8.8-2 0-2.8l-6.1-6.1 6-6.1c.8-.8.8-2 0-2.8L7 13.1z%22/%3E %3C/svg%3E");background-size:28px;background-position:center center;height:32px;width:40px;display:block;position:absolute;left:0;border-right:1px solid #c8ccd1;opacity:0.8}.uls-icon-back:hover{opacity:1;cursor:pointer}.uls-menu .uls-no-results-view .uls-no-found-more{background-color:#fff}.uls-menu .uls-no-results-view h3{padding:0 28px;margin:0;color:#54595d;font-size:1em;font-weight:normal}  .skin-vector .uls-menu{border-color:#c8ccd1;-webkit-box-shadow:0 2px 2px 0 rgba(0,0,0,0.25);box-shadow:0 2px 2px 0 rgba(0,0,0,0.25);font-size:0.875em}.skin-vector .uls-search{border-bottom-color:#c8ccd1}.skin-vector .uls-search-label{opacity:0.51;-webkit-transition:opacity 250ms;-moz-transition:opacity 250ms;transition:opacity 250ms}.skin-vector .uls-search-wrapper:hover .uls-search-label{opacity:0.87}.skin-vector .uls-filtersuggestion{color:#72777d}.skin-vector .uls-lcd-region-title{color:#54595d}
.ext-quick-survey-panel,.ext-qs-loader-bar{width:auto;background-color:#eaecf0} .ext-qs-loader-bar{display:block;height:100px;margin-left:1.4em;clear:right;float:right;background-color:#eaecf0}.ext-qs-loader-bar.mw-ajax-loader{top:0}@media all and (min-width:720px){.ext-qs-loader-bar,.ext-quick-survey-panel{margin-left:1.4em;width:300px;clear:right;float:right}}
.mw-ui-icon-popups-settings:before{background-image:url(/w/load.php?modules=ext.popups.images&image=popups-settings&format=rasterized&lang=en&skin=vector&version=1m99t2f);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Cg fill=%22%2354595d%22%3E %3Cpath d=%22M10.112 4.554a5.334 5.334 0 1 0 0 10.668 5.334 5.334 0 0 0 0-10.668zm0 7.823a2.49 2.49 0 1 1 0-4.978 2.49 2.49 0 0 1 0 4.978z%22/%3E %3Cpath d=%22M11.4 5.303L11.05 3h-2.1L8.6 5.303a4.9 4.9 0 0 1 2.8 0zm-2.8 9.394L8.95 17h2.1l.35-2.303a4.9 4.9 0 0 1-2.8 0zm5.712-7.028l1.4-1.876L14.2 4.309l-1.876 1.4a4.9 4.9 0 0 1 1.981 1.981l.007-.021zm-8.624 4.662L4.309 14.2 5.8 15.691l1.876-1.4a4.9 4.9 0 0 1-1.981-1.981l-.007.021zm9.009-.931L17 11.05v-2.1l-2.303-.35a4.9 4.9 0 0 1 0 2.8zM5.303 8.6L3 8.95v2.1l2.303.35a4.9 4.9 0 0 1 0-2.8zm7.028 5.712l1.876 1.4 1.484-1.512-1.4-1.876a4.9 4.9 0 0 1-1.981 1.981l.021.007zM7.669 5.688L5.8 4.309 4.309 5.8l1.4 1.876a4.9 4.9 0 0 1 1.96-1.988z%22/%3E %3C/g%3E %3C/svg%3E")}.mw-ui-icon-popups-close:before{background-image:url(/w/load.php?modules=ext.popups.images&image=popups-close&format=rasterized&lang=en&skin=vector&version=1m99t2f);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E close %3C/title%3E %3Cpath d=%22M4.34 2.93l12.73 12.73-1.41 1.41L2.93 4.35z%22/%3E %3Cpath d=%22M17.07 4.34L4.34 17.07l-1.41-1.41L15.66 2.93z%22/%3E %3C/svg%3E")}.mw-ui-icon-preview-generic:before{background-image:url(/w/load.php?modules=ext.popups.images&image=preview-generic&format=rasterized&lang=en&skin=vector&version=1m99t2f);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E sad face %3C/title%3E %3Cpath d=%22M2 0a2 2 0 0 0-2 2v18l4-4h14a2 2 0 0 0 2-2V2a2 2 0 0 0-2-2H2zm4 4c1.336 0 2.007 1.617 1.06 2.56-.943.947-2.56.276-2.56-1.06A1.5 1.5 0 0 1 6 4zm8 0c1.336 0 2.007 1.617 1.06 2.56-.943.947-2.56.276-2.56-1.06A1.5 1.5 0 0 1 14 4zm-4 5c2.61 0 4.83.67 5.65 3H4.35C5.17 9.67 7.39 9 10 9z%22/%3E %3C/svg%3E")}.mw-ui-icon-footer:before{background-image:url(/w/load.php?modules=ext.popups.images&image=footer&format=rasterized&lang=en&skin=vector&version=1m99t2f);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 xmlns:xlink=%22http://www.w3.org/1999/xlink%22 width=%22230%22 height=%22179%22 viewBox=%220 0 230 179%22%3E %3Cdefs%3E %3Crect id=%22a%22 width=%22201%22 height=%2213%22 rx=%222%22/%3E %3Crect id=%22b%22 width=%22201%22 height=%22169%22 y=%2210%22 rx=%222%22/%3E %3Crect id=%22c%22 width=%2230%22 height=%222%22 x=%22135%22 y=%22158%22 rx=%221%22/%3E %3C/defs%3E %3Cg fill=%22none%22 fill-rule=%22evenodd%22%3E %3Cg transform=%22matrix%281 0 0 -1 0 13%29%22%3E %3Cuse fill=%22%23f8f9fa%22 xlink:href=%22%23a%22/%3E %3Crect width=%22199%22 height=%2211%22 x=%221%22 y=%221%22 stroke=%22%23a2a9b1%22 stroke-width=%222%22 rx=%222%22/%3E %3C/g%3E %3Cuse fill=%22%23fff%22 xlink:href=%22%23b%22/%3E %3Crect width=%22199%22 height=%22167%22 x=%221%22 y=%2211%22 stroke=%22%23a2a9b1%22 stroke-width=%222%22 rx=%222%22/%3E %3Cg opacity=%22.4%22 fill=%22%2372777d%22 transform=%22translate%2867 35%29%22%3E %3Crect width=%2273%22 height=%222%22 y=%227%22 fill=%22%23c8ccd1%22 rx=%221%22/%3E %3Crect width=%2281%22 height=%222%22 y=%2231%22 rx=%221%22/%3E %3Crect width=%2232%22 height=%222%22 y=%2285%22 rx=%221%22/%3E %3Crect width=%2273%22 height=%222%22 x=%2235%22 y=%2285%22 rx=%221%22/%3E %3Crect width=%2217%22 height=%222%22 y=%2245%22 rx=%221%22/%3E %3Crect width=%2217%22 height=%222%22 x=%2291%22 y=%2245%22 rx=%221%22/%3E %3Crect width=%2268%22 height=%222%22 x=%2220%22 y=%2245%22 rx=%221%22/%3E %3Crect width=%2217%22 height=%222%22 y=%2278%22 rx=%221%22/%3E %3Crect width=%2237%22 height=%222%22 x=%2272%22 y=%2278%22 rx=%221%22/%3E %3Crect width=%2249%22 height=%222%22 x=%2220%22 y=%2278%22 rx=%221%22/%3E %3Crect width=%2224%22 height=%222%22 x=%2284%22 y=%2231%22 rx=%221%22 transform=%22matrix%28-1 0 0 1 192 0%29%22/%3E %3Crect width=%2281%22 height=%222%22 y=%2266%22 rx=%221%22/%3E %3Crect width=%2214%22 height=%222%22 x=%2254%22 y=%2224%22 rx=%221%22/%3E %3Crect width=%2237%22 height=%222%22 x=%2271%22 y=%2224%22 rx=%221%22/%3E %3Crect width=%2251%22 height=%222%22 y=%2224%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2259%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2252%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2292%22 rx=%221%22/%3E %3Crect width=%22108%22 height=%222%22 y=%2238%22 rx=%221%22/%3E %3Crect width=%2251%22 height=%222%22 rx=%221%22/%3E %3C/g%3E %3Crect width=%2230%22 height=%222%22 x=%2267%22 y=%22158%22 fill=%22%2372777d%22 opacity=%22.4%22 rx=%221%22/%3E %3Crect width=%2230%22 height=%222%22 x=%2299%22 y=%22158%22 fill=%22%2372777d%22 opacity=%22.4%22 rx=%221%22/%3E %3Cuse fill=%22%2336c%22 xlink:href=%22%23c%22/%3E %3Crect width=%2233%22 height=%225%22 x=%22133.5%22 y=%22156.5%22 stroke=%22%23ffc057%22 stroke-opacity=%22.447%22 stroke-width=%223%22 rx=%222.5%22/%3E %3Ccircle cx=%2234%22 cy=%2249%22 r=%2219%22 fill=%22%23eaecf0%22/%3E %3Cg fill=%22%23a2a9b1%22 transform=%22translate%285 5%29%22%3E %3Ccircle cx=%221.5%22 cy=%221.5%22 r=%221.5%22/%3E %3Ccircle cx=%226%22 cy=%221.5%22 r=%221.5%22/%3E %3Ccircle cx=%2210.5%22 cy=%221.5%22 r=%221.5%22/%3E %3C/g%3E %3Cpath stroke=%22%23ff00af%22 d=%22M174.5 159.5h54.01%22 stroke-linecap=%22square%22/%3E %3C/g%3E %3C/svg%3E")}.mw-ui-icon-preview-disambiguation:before{background-image:url(/w/load.php?modules=ext.popups.images&image=preview-disambiguation&format=rasterized&lang=en&skin=vector&version=1m99t2f);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E articles %3C/title%3E %3Cpath d=%22M5 0v2h11v14h2V2a2 2 0 0 0-2-2z%22/%3E %3Cpath d=%22M13 20a2 2 0 0 0 2-2V5a2 2 0 0 0-2-2H4a2 2 0 0 0-2 2v13a2 2 0 0 0 2 2zM9 5h4v5H9zM4 5h4v1H4zm0 2h4v1H4zm0 2h4v1H4zm0 2h9v1H4zm0 2h9v1H4zm0 2h9v1H4z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-generic:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-generic&format=rasterized&lang=en&skin=vector&version=1m99t2f);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E reference %3C/title%3E %3Cpath d=%22M15 10l-2.78-2.78L9.44 10V1H5a2 2 0 0 0-2 2v14a2 2 0 0 0 2 2h10a2 2 0 0 0 2-2V3a2 2 0 0 0-2-2z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-book:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-book&format=rasterized&lang=en&skin=vector&version=1m99t2f);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E book %3C/title%3E %3Cpath d=%22M15 2a7.65 7.65 0 0 0-5 2 7.65 7.65 0 0 0-5-2H1v15h4a7.65 7.65 0 0 1 5 2 7.65 7.65 0 0 1 5-2h4V2zm2.5 13.5H14a4.38 4.38 0 0 0-3 1V5s1-1.5 4-1.5h2.5z%22/%3E %3Cpath d=%22M9 3.5h2v1H9z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-journal:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-journal&format=rasterized&lang=en&skin=vector&version=1m99t2f);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E journal %3C/title%3E %3Cpath d=%22M2 18.5A1.5 1.5 0 0 0 3.5 20H5V0H3.5A1.5 1.5 0 0 0 2 1.5zM6 0v20h10a2 2 0 0 0 2-2V2a2 2 0 0 0-2-2zm7 8H8V7h5zm3-2H8V5h8z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-news:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-news&format=rasterized&lang=en&skin=vector&version=1m99t2f);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E newspaper %3C/title%3E %3Cpath d=%22M5 2a2 2 0 0 0-2 2v12a1 1 0 0 1-1-1V5h-.5A1.5 1.5 0 0 0 0 6.5v10A1.5 1.5 0 0 0 1.5 18H18a2 2 0 0 0 2-2V4a2 2 0 0 0-2-2zm1 2h11v4H6zm0 6h6v1H6zm0 2h6v1H6zm0 2h6v1H6zm7-4h4v5h-4z%22/%3E %3C/svg%3E")}.mw-ui-icon-reference-web:before{background-image:url(/w/load.php?modules=ext.popups.images&image=reference-web&format=rasterized&lang=en&skin=vector&version=1m99t2f);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Ctitle%3E browser %3C/title%3E %3Cpath d=%22M2 2a2 2 0 0 0-2 2v12a2 2 0 0 0 2 2h16a2 2 0 0 0 2-2V4a2 2 0 0 0-2-2zm2 1.5A1.5 1.5 0 1 1 2.5 5 1.5 1.5 0 0 1 4 3.5zM18 16H2V8h16z%22/%3E %3C/svg%3E")}
.client-js ol.mw-collapsible:before,.client-js ul.mw-collapsible:before,.client-js .mw-collapsible-toggle-li{ display:list-item;list-style:none;margin-bottom:0.1em}.client-js ol.mw-made-collapsible:before,.client-js ul.mw-made-collapsible:before{display:none}.client-js ol.mw-collapsible:not(.mw-made-collapsible):before,.client-js ul.mw-collapsible:not(.mw-made-collapsible):before,.client-js table.mw-collapsible:not(.mw-made-collapsible) :first-child tr:first-child th:last-child:before,.client-js table.mw-collapsible:not(.mw-made-collapsible) > caption:first-child:after,.client-js div.mw-collapsible:not(.mw-made-collapsible):before{content:'[hide]'}.client-js td.mw-collapsed:not(.mw-made-collapsible):before,.client-js table.mw-collapsed:not(.mw-made-collapsible) :first-child tr:first-child th:last-child:before,.client-js table.mw-collapsed:not(.mw-made-collapsible) > caption:first-child:after,.client-js div.mw-collapsed:not(.mw-made-collapsible):before{content:'[show]'}.client-js .mw-collapsible[id^='mw-customcollapsible'] th:before,.client-js .mw-collapsible[id^='mw-customcollapsible']:before{content:none !important}.client-js table.mw-collapsible:not(.mw-made-collapsible) > caption:first-child:after{float:none;display:block}.client-js .mw-collapsed:not(.mw-made-collapsible) > p,.client-js .mw-collapsed:not(.mw-made-collapsible) > table,.client-js .mw-collapsed:not(.mw-made-collapsible) > thead + tbody,.client-js .mw-collapsed:not(.mw-made-collapsible) tr:not(:first-child),.client-js .mw-collapsed:not(.mw-made-collapsible) .mw-collapsible-content{display:none} .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-collapsible:not(.mw-made-collapsible):before,.mw-collapsible-toggle{float:right}  .mw-content-ltr .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-rtl .mw-content-ltr .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-ltr .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-rtl .mw-content-ltr .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-ltr .mw-collapsible-toggle,.mw-content-rtl .mw-content-ltr .mw-collapsible-toggle{float:right} .mw-content-rtl .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-ltr .mw-content-rtl .mw-collapsible:not(.mw-made-collapsible) th:before,.mw-content-rtl .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-ltr .mw-content-rtl .mw-collapsible:not(.mw-made-collapsible):before,.mw-content-rtl .mw-collapsible-toggle,.mw-content-ltr .mw-content-rtl .mw-collapsible-toggle{float:left} li .mw-collapsible-toggle,.mw-content-ltr li .mw-collapsible-toggle,.mw-content-rtl li .mw-collapsible-toggle,.mw-content-ltr .mw-content-rtl li .mw-collapsible-toggle,.mw-content-rtl .mw-content-ltr li .mw-collapsible-toggle{float:none}fieldset.mw-collapsible .mw-collapsible-toggle{position:absolute;right:0;z-index:1}ol.mw-collapsible:not(.mw-made-collapsible):before,ul.mw-collapsible:not(.mw-made-collapsible):before{float:none !important}</style><style>
.mw-collapsible-toggle{float:right;-moz-user-select:none;-webkit-user-select:none;-ms-user-select:none;user-select:none}.mw-collapsible-toggle-default:before{content:'['}.mw-collapsible-toggle-default:after{content:']'}.mw-customtoggle,.mw-collapsible-toggle{cursor:pointer} caption .mw-collapsible-toggle,.mw-content-ltr caption .mw-collapsible-toggle,.mw-content-rtl caption .mw-collapsible-toggle,.mw-content-rtl .mw-content-ltr caption .mw-collapsible-toggle,.mw-content-ltr .mw-content-rtl caption .mw-collapsible-toggle{float:none}
.suggestions a.mw-searchSuggest-link,.suggestions a.mw-searchSuggest-link:hover,.suggestions a.mw-searchSuggest-link:active,.suggestions a.mw-searchSuggest-link:focus{color:#000;text-decoration:none}.suggestions-result-current a.mw-searchSuggest-link,.suggestions-result-current a.mw-searchSuggest-link:hover,.suggestions-result-current a.mw-searchSuggest-link:active,.suggestions-result-current a.mw-searchSuggest-link:focus{color:#fff}.suggestions a.mw-searchSuggest-link .special-query{ overflow:hidden;text-overflow:ellipsis;white-space:nowrap}
.mw-mmv-overlay{position:fixed;top:0;left:0;right:0;bottom:0;z-index:1000;background-color:#000}body.mw-mmv-lightbox-open{overflow-y:auto;  }body.mw-mmv-lightbox-open #mw-page-base,body.mw-mmv-lightbox-open #mw-head-base,body.mw-mmv-lightbox-open #mw-navigation,body.mw-mmv-lightbox-open #content,body.mw-mmv-lightbox-open #footer,body.mw-mmv-lightbox-open #globalWrapper{ display:none}body.mw-mmv-lightbox-open > *{ display:none}body.mw-mmv-lightbox-open > .mw-mmv-overlay,body.mw-mmv-lightbox-open > .mw-mmv-wrapper{display:block}.mw-mmv-filepage-buttons{margin-top:5px}.mw-mmv-filepage-buttons .mw-mmv-view-expanded,.mw-mmv-filepage-buttons .mw-mmv-view-config{display:block;line-height:inherit}.mw-mmv-filepage-buttons .mw-mmv-view-expanded.mw-ui-icon:before{background-image:url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 1024 768%22%3E %3Cpath d=%22M851.2 71.6L690.7 232.1l-40.1-40.3-9.6 164.8 164.8-9.3-40.3-40.4L926 146.4l58.5 58.5L997.6 0 792.7 13.1%22/%3E %3Cpath d=%22M769.6 89.3H611.9l70.9 70.8 7.9 7.5m-47.1 234.6l-51.2 3 3-51.2 9.4-164.4 5.8-100.3H26.4V768h883.1V387l-100.9 5.8-165 9.4zM813.9 678H113.6l207.2-270.2 31.5-12.9L548 599.8l105.9-63.2 159.8 140.8.2.6zm95.6-291.9V228l-79.1 78.9 7.8 7.9%22/%3E %3C/svg%3E")}.mw-mmv-filepage-buttons .mw-mmv-view-config.mw-ui-icon:before{background-image:url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 1024 768%22%3E %3Cpath d=%22M897 454.6V313.4L810.4 299c-6.4-23.3-16-45.7-27.3-65.8l50.5-71.4-99.4-100.2-71.4 50.5c-20.9-11.2-42.5-20.9-65.8-27.3L582.6-1H441.4L427 85.6c-23.3 6.4-45.7 16-65.8 27.3l-71.4-50.5-100.3 99.5 50.5 71.4c-11.2 20.9-20.9 42.5-27.3 66.6L127 313.4v141.2l85.8 14.4c6.4 23.3 16 45.7 27.3 66.6L189.6 607l99.5 99.5 71.4-50.5c20.9 11.2 42.5 20.9 66.6 27.3l14.4 85.8h141.2l14.4-86.6c23.3-6.4 45.7-16 65.8-27.3l71.4 50.5 99.5-99.5-50.5-71.4c11.2-20.9 20.9-42.5 27.3-66.6l86.4-13.6zm-385 77c-81.8 0-147.6-66.6-147.6-147.6 0-81.8 66.6-147.6 147.6-147.6S659.6 302.2 659.6 384 593.8 531.6 512 531.6z%22/%3E %3C/svg%3E");opacity:0.75}.mw-mmv-filepage-buttons .mw-mmv-view-config.mw-ui-icon:before:hover{opacity:1}.mw-mmv-button{background-color:transparent;min-width:0;border:0;padding:0;overflow-x:hidden;text-indent:-9999em}
@-webkit-keyframes mwe-popups-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-moz-keyframes mwe-popups-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@keyframes mwe-popups-fade-in-up{0%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-webkit-keyframes mwe-popups-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-moz-keyframes mwe-popups-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@keyframes mwe-popups-fade-in-down{0%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}100%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}}@-webkit-keyframes mwe-popups-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}}@-moz-keyframes mwe-popups-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}}@keyframes mwe-popups-fade-out-down{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,20px);-moz-transform:translate(0,20px);-ms-transform:translate(0,20px);transform:translate(0,20px)}}@-webkit-keyframes mwe-popups-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}}@-moz-keyframes mwe-popups-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}}@keyframes mwe-popups-fade-out-up{0%{opacity:1;-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}100%{opacity:0;-webkit-transform:translate(0,-20px);-moz-transform:translate(0,-20px);-ms-transform:translate(0,-20px);transform:translate(0,-20px)}}.mwe-popups-fade-in-up{-webkit-animation:mwe-popups-fade-in-up 0.2s ease forwards;-moz-animation:mwe-popups-fade-in-up 0.2s ease forwards;animation:mwe-popups-fade-in-up 0.2s ease forwards}.mwe-popups-fade-in-down{-webkit-animation:mwe-popups-fade-in-down 0.2s ease forwards;-moz-animation:mwe-popups-fade-in-down 0.2s ease forwards;animation:mwe-popups-fade-in-down 0.2s ease forwards}.mwe-popups-fade-out-down{-webkit-animation:mwe-popups-fade-out-down 0.2s ease forwards;-moz-animation:mwe-popups-fade-out-down 0.2s ease forwards;animation:mwe-popups-fade-out-down 0.2s ease forwards}.mwe-popups-fade-out-up{-webkit-animation:mwe-popups-fade-out-up 0.2s ease forwards;-moz-animation:mwe-popups-fade-out-up 0.2s ease forwards;animation:mwe-popups-fade-out-up 0.2s ease forwards}   #mwe-popups-settings{z-index:1000;background:#fff;width:420px;border:1px solid #a2a9b1;box-shadow:0 2px 2px 0 rgba(0,0,0,0.25);border-radius:2px;font-size:14px}#mwe-popups-settings header{-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;border-bottom:1px solid #c8ccd1;position:relative;display:table;width:100%;padding:5px 7px 5px 0}#mwe-popups-settings header > div{display:table-cell;width:3.5em;vertical-align:middle;cursor:pointer}#mwe-popups-settings header h1{margin-bottom:0.6em;padding-top:0.5em;border:0;width:100%;font-family:sans-serif;font-size:18px;font-weight:bold;text-align:center}#mwe-popups-settings .mwe-ui-icon-popups-close{opacity:0.87;-webkit-transition:opacity 100ms;-moz-transition:opacity 100ms;transition:opacity 100ms}#mwe-popups-settings .mwe-ui-icon-popups-close:hover{opacity:0.73}#mwe-popups-settings .mwe-ui-icon-popups-close:active{opacity:1}#mwe-popups-settings main{display:block;width:350px;padding:32px 0 24px;margin:0 auto}#mwe-popups-settings main p{color:#54595d;font-size:17px;margin:16px 0 0}#mwe-popups-settings main p:first-child{margin-top:0}#mwe-popups-settings main form img,#mwe-popups-settings main form input,#mwe-popups-settings main form label{vertical-align:top}#mwe-popups-settings main form img{margin-right:60px}#mwe-popups-settings main form input{display:inline-block;margin:0 10px 0 0;padding:0}#mwe-popups-settings main form label{font-size:13px;display:inline-block;line-height:16px;width:300px}#mwe-popups-settings main form label > span{color:#000;font-size:18px;font-weight:bold;display:block;margin-bottom:5px;line-height:18px}.mwe-popups-settings-help{font-size:13px;font-weight:800;margin:40px;position:relative}.mwe-popups-settings-help .mw-ui-icon:before,.mwe-popups-settings-help .mw-ui-icon{height:140px;width:180px;max-width:none;margin:0}.mwe-popups-settings-help p{left:180px;bottom:20px;position:absolute}.mwe-popups{background:#fff;position:absolute;z-index:110;-webkit-box-shadow:0 30px 90px -20px rgba(0,0,0,0.3),0 0 1px 1px rgba(0,0,0,0.05);box-shadow:0 30px 90px -20px rgba(0,0,0,0.3),0 0 1px 1px rgba(0,0,0,0.05);padding:0;display:none;font-size:14px;line-height:20px;min-width:300px;border-radius:2px; }.mwe-popups .mw-ui-icon{font-size:16px}.mwe-popups .mw-ui-icon:before{background-size:20px}.mwe-popups .mw-ui-icon-preview-disambiguation,.mwe-popups .mw-ui-icon-preview-generic{margin:21px 0 8px 0;opacity:0.25}.mwe-popups .mwe-popups-container{color:#222222;margin-top:-9px;padding-top:9px;text-decoration:none}.mwe-popups .mwe-popups-container footer{padding:16px;margin:0;font-size:10px;position:absolute;bottom:0;left:0}.mwe-popups .mwe-popups-extract{margin:16px;display:block;color:#222222;text-decoration:none;position:relative;   }.mwe-popups .mwe-popups-extract:hover{text-decoration:none}.mwe-popups .mwe-popups-extract:after{content:' ';position:absolute;bottom:0;width:25%;height:20px;background-color:transparent;pointer-events:none}.mwe-popups .mwe-popups-extract[dir='ltr']:after{ right:0; background-image:-webkit-linear-gradient(to right,rgba(255,255,255,0),#ffffff 50%); background-image:-moz-linear-gradient(to right,rgba(255,255,255,0),#ffffff 50%); background-image:linear-gradient(to right,rgba(255,255,255,0),#ffffff 50%)}.mwe-popups .mwe-popups-extract[dir='rtl']:after{ left:0; background-image:-webkit-linear-gradient(to left,rgba(255,255,255,0),#ffffff 50%); background-image:-moz-linear-gradient(to left,rgba(255,255,255,0),#ffffff 50%); background-image:linear-gradient(to left,rgba(255,255,255,0),#ffffff 50%)}.mwe-popups .mwe-popups-extract p{margin:0}.mwe-popups .mwe-popups-extract ul,.mwe-popups .mwe-popups-extract ol,.mwe-popups .mwe-popups-extract li,.mwe-popups .mwe-popups-extract dl,.mwe-popups .mwe-popups-extract dd,.mwe-popups .mwe-popups-extract dt{margin-top:0;margin-bottom:0}.mwe-popups svg{overflow:hidden}.mwe-popups.mwe-popups-is-tall{width:450px}.mwe-popups.mwe-popups-is-tall > div > a > svg{vertical-align:middle}.mwe-popups.mwe-popups-is-tall .mwe-popups-extract{width:215px;height:180px;overflow:hidden;float:left}.mwe-popups.mwe-popups-is-tall footer{width:215px;left:0}.mwe-popups.mwe-popups-is-not-tall{width:320px}.mwe-popups.mwe-popups-is-not-tall .mwe-popups-extract{min-height:40px;max-height:140px;overflow:hidden;margin-bottom:47px;padding-bottom:0}.mwe-popups.mwe-popups-is-not-tall footer{width:290px}.mwe-popups.mwe-popups-type-generic .mwe-popups-extract,.mwe-popups.mwe-popups-type-disambiguation .mwe-popups-extract{min-height:auto;padding-top:4px;margin-bottom:60px;margin-top:0}.mwe-popups.mwe-popups-type-generic .mwe-popups-read-link,.mwe-popups.mwe-popups-type-disambiguation .mwe-popups-read-link{font-weight:bold;font-size:12px}.mwe-popups.mwe-popups-type-generic .mwe-popups-extract:hover + footer .mwe-popups-read-link,.mwe-popups.mwe-popups-type-disambiguation .mwe-popups-extract:hover + footer .mwe-popups-read-link{text-decoration:underline}.mwe-popups.mwe-popups-no-image-pointer:before{content:'';position:absolute;border:8px solid transparent;border-top:0;border-bottom:8px solid rgba(0,0,0,0.07);top:-8px;left:10px}.mwe-popups.mwe-popups-no-image-pointer:after{content:'';position:absolute;border:11px solid transparent;border-top:0;border-bottom:11px solid #ffffff;top:-7px;left:7px}.mwe-popups.flipped-x.mwe-popups-no-image-pointer:before{left:auto;right:10px}.mwe-popups.flipped-x.mwe-popups-no-image-pointer:after{left:auto;right:7px}.mwe-popups.mwe-popups-image-pointer:before{content:'';position:absolute;border:9px solid transparent;border-top:0;border-bottom:9px solid #a2a9b1;top:-9px;left:9px;z-index:111}.mwe-popups.mwe-popups-image-pointer:after{content:'';position:absolute;border:12px solid transparent;border-top:0;border-bottom:12px solid #ffffff;top:-8px;left:6px;z-index:112}.mwe-popups.mwe-popups-image-pointer.flipped-x:before{content:'';position:absolute;border:9px solid transparent;border-top:0;border-bottom:9px solid #a2a9b1;top:-9px;left:293px}.mwe-popups.mwe-popups-image-pointer.flipped-x:after{content:'';position:absolute;border:12px solid transparent;border-top:0;border-bottom:12px solid #ffffff;top:-8px;left:290px}.mwe-popups.mwe-popups-image-pointer .mwe-popups-extract{padding-top:16px;margin-top:200px}.mwe-popups.mwe-popups-image-pointer > div > a > svg{margin-top:-8px;position:absolute;z-index:113;left:0}.mwe-popups.flipped-x.mwe-popups-is-tall{min-height:242px}.mwe-popups.flipped-x.mwe-popups-is-tall:before{content:'';position:absolute;border:9px solid transparent;border-top:0;border-bottom:9px solid #a2a9b1;top:-9px;left:420px;z-index:111}.mwe-popups.flipped-x.mwe-popups-is-tall > div > a > svg{margin:0;margin-top:-8px;margin-bottom:-7px;position:absolute;z-index:113;right:0}.mwe-popups.flipped-x-y:before{content:'';position:absolute;border:9px solid transparent;border-bottom:0;border-top:9px solid #a2a9b1;bottom:-9px;left:293px;z-index:111}.mwe-popups.flipped-x-y:after{content:'';position:absolute;border:12px solid transparent;border-bottom:0;border-top:12px solid #ffffff;bottom:-8px;left:290px;z-index:112}.mwe-popups.flipped-x-y.mwe-popups-is-tall{min-height:242px}.mwe-popups.flipped-x-y.mwe-popups-is-tall:before{content:'';position:absolute;border:9px solid transparent;border-bottom:0;border-top:9px solid #a2a9b1;bottom:-9px;left:420px}.mwe-popups.flipped-x-y.mwe-popups-is-tall:after{content:'';position:absolute;border:12px solid transparent;border-bottom:0;border-top:12px solid #ffffff;bottom:-8px;left:417px}.mwe-popups.flipped-x-y.mwe-popups-is-tall > div > a > svg{margin:0;margin-bottom:-9px;position:absolute;z-index:113;right:0}.mwe-popups.flipped-y:before{content:'';position:absolute;border:8px solid transparent;border-bottom:0;border-top:8px solid #a2a9b1;bottom:-8px;left:10px}.mwe-popups.flipped-y:after{content:'';position:absolute;border:11px solid transparent;border-bottom:0;border-top:11px solid #ffffff;bottom:-7px;left:7px}.mwe-popups-is-tall polyline{-webkit-transform:translate(0,0);-moz-transform:translate(0,0);-ms-transform:translate(0,0);transform:translate(0,0)}.mwe-popups-is-tall.flipped-x-y polyline{-webkit-transform:translate(0,-8px);-moz-transform:translate(0,-8px);-ms-transform:translate(0,-8px);transform:translate(0,-8px)}.mwe-popups-is-tall.flipped-x polyline{-webkit-transform:translate(0,8px);-moz-transform:translate(0,8px);-ms-transform:translate(0,8px);transform:translate(0,8px)}.rtl .mwe-popups-is-tall polyline{-webkit-transform:translate(-100%,0);-moz-transform:translate(-100%,0);-ms-transform:translate(-100%,0);transform:translate(-100%,0)}.rtl .mwe-popups-is-tall.flipped-x-y polyline{-webkit-transform:translate(-100%,-8px);-moz-transform:translate(-100%,-8px);-ms-transform:translate(-100%,-8px);transform:translate(-100%,-8px)}.rtl .mwe-popups-is-tall.flipped-x polyline{-webkit-transform:translate(-100%,8px);-moz-transform:translate(-100%,8px);-ms-transform:translate(-100%,8px);transform:translate(-100%,8px)}.mwe-popups-settings-icon{display:block;overflow:hidden;font-size:16px;width:1.5em;height:1.5em;padding:3px;float:right;margin:4px 4px 2px 4px;text-indent:-1em;border-radius:2px}.mwe-popups-settings-icon:hover{background-color:#eaecf0}.mwe-popups-settings-icon:active{background-color:#c8ccd1}.mwe-popups .mwe-popups-title{display:block;font-weight:bold;margin:0 16px}#mw-content-text .reference a[href*='#'] *{pointer-events:none}.mwe-popups.mwe-popups-type-reference .mwe-popups-title{margin-top:16px}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon{vertical-align:middle}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon.mw-ui-icon-element{min-width:1.5em;width:1.5em}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon.mw-ui-icon-element:before{margin:0}.mwe-popups.mwe-popups-type-reference .mwe-popups-title .mw-ui-icon.mw-ui-icon-reference-generic{ margin-left:-2px}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract{margin-bottom:55px;max-height:100px;min-height:20px}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract:after{display:none}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract .mwe-popups-fade{position:absolute;width:100%;height:20px;background-color:transparent;background-image:-webkit-linear-gradient(top,rgba(255,255,255,0),#ffffff);background-image:-moz-linear-gradient(top,rgba(255,255,255,0),#ffffff);background-image:linear-gradient(rgba(255,255,255,0),#ffffff);opacity:0;pointer-events:none;-webkit-transition:opacity 250ms ease;-moz-transition:opacity 250ms ease;transition:opacity 250ms ease}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract.mwe-popups-fade-out .mwe-popups-fade{opacity:1}.mwe-popups.mwe-popups-type-reference .mwe-popups-extract .mw-parser-output{max-height:inherit;overflow:auto}.mwe-popups.mwe-popups-type-reference .mwe-popups-read-link{font-size:12px}.mwe-popups-overlay{background-color:rgba(255,255,255,0.9);z-index:999;position:fixed;height:100%;width:100%;top:0;bottom:0;left:0;right:0;display:flex;justify-content:center;align-items:center}#mwe-popups-svg{position:absolute;top:-1000px}
.ve-init-mw-tempWikitextEditorWidget{border:0;padding:0;color:inherit;line-height:1.5em;width:100%; }.ve-init-mw-tempWikitextEditorWidget:focus{outline:0;padding:0}.ve-init-mw-tempWikitextEditorWidget::selection{background:rgba(109,169,247,0.5); }
#p-lang .body ul .uls-trigger,#p-lang .pBody ul .uls-trigger{background-image:none;padding:0} .mw-interlanguage-selector,.mw-interlanguage-selector:active{cursor:pointer;padding:4px 6px 4px 25px;font-size:13px;font-weight:normal;background-image:url(/w/extensions/UniversalLanguageSelector/resources/images/compact-links-trigger.png?b0c8e);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2218%22 height=%2218%22 viewBox=%220 0 24 24%22%3E %3Cpath fill=%22%2372777d%22 d=%22M13 19l.8-3h5.3l.9 3h2.2L18 6h-3l-4.2 13H13zm3.5-11l2 6h-4l2-6zM5 4l.938 1.906H1V8h1.594C3.194 9.8 4 11.206 5 12.406c-1.1.7-4.313 1.781-4.313 1.781L2 16s3.487-1.387 4.688-2.188c1 .7 2.319 1.188 3.719 1.688l.594-2c-1-.3-1.988-.688-2.688-1.188 1.1-1.1 1.9-2.506 2.5-4.406h2.188l.5-2H7.938L7 4H5zm-.188 4h3.781c-.4 1.3-.906 2-1.906 3-1.1-1-1.475-1.7-1.875-3z%22/%3E %3C/svg%3E");background-size:18px;background-repeat:no-repeat;background-position:left 4px center;margin:4px 0;text-align:left}.mw-interlanguage-selector:active,.mw-interlanguage-selector.selector-open{background-color:#c8ccd1;color:#54595d}.interlanguage-uls-menu:before,.interlanguage-uls-menu:after{border-top:10px solid transparent;border-bottom:10px solid transparent;display:inline-block; top:17px;position:absolute;content:''}.interlanguage-uls-menu.selector-right:before{ border-left:10px solid #c8ccd1; right:-11px}.interlanguage-uls-menu.selector-right:after{ border-left:10px solid #fff; right:-10px}.interlanguage-uls-menu.selector-left:before{ border-right:10px solid #c8ccd1; left:-11px}.interlanguage-uls-menu.selector-left:after{ border-right:10px solid #fff; left:-10px}
#uls-settings-block{background-color:#f8f9fa;border-top:1px solid #c8ccd1;padding-left:10px;line-height:1.2em;border-radius:0 0 2px 2px}#uls-settings-block > button{background:left top transparent no-repeat;background-size:20px auto;color:#54595d;display:inline-block;margin:8px 15px;border:0;padding:0 0 0 26px;font-size:medium;cursor:pointer}#uls-settings-block > button:hover{color:#222}#uls-settings-block > button.display-settings-block{background-image:url(/w/extensions/UniversalLanguageSelector/resources/images/display.png?d25f1);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Cpath fill=%22%23222%22 d=%22M.002 2.275V15.22h8.405c.535 1.624-.975 1.786-1.902 2.505 0 0 2.293-.024 3.439-.024 1.144 0 3.432.024 3.432.024-.905-.688-2.355-.868-1.902-2.505h8.527V2.275h-20zm6.81 1.84h.797l3.313 8.466H9.879L8.836 9.943H5.462l-1.043 2.638h-.982zm.368 1.104c-.084.369-.211.785-.368 1.227L5.83 9.023h2.699l-.982-2.577c-.128-.33-.234-.747-.368-1.227zm7.117.982c.753 0 1.295.157 1.656.491.365.334.552.858.552 1.595v4.294h-.675l-.184-.859h-.062c-.315.396-.605.655-.92.798-.311.138-.758.184-1.227.184-.626 0-1.115-.168-1.472-.491-.353-.323-.491-.754-.491-1.35 0-1.275 1.028-1.963 3.068-2.025h1.043v-.429c0-.495-.091-.87-.307-1.104-.211-.238-.574-.307-1.043-.307-.526 0-1.115.107-1.779.429l-.307-.675a4.748 4.748 0 0 1 1.043-.429 4.334 4.334 0 0 1 1.104-.123zm.307 3.313c-.761.027-1.318.157-1.656.368-.334.207-.491.54-.491.982 0 .346.1.617.307.798.211.181.544.245.92.245.595 0 1.012-.164 1.35-.491.342-.326.552-.762.552-1.35v-.552z%22/%3E %3C/svg%3E")}#uls-settings-block > button.input-settings-block{background-image:url(/w/extensions/UniversalLanguageSelector/resources/images/input.png?aea9e);background-image:linear-gradient(transparent,transparent),url("data:image/svg+xml,%3Csvg xmlns=%22http://www.w3.org/2000/svg%22 width=%2220%22 height=%2220%22 viewBox=%220 0 20 20%22%3E %3Cpath fill=%22%23222%22 d=%22M9 1.281c-.124.259-.185.599-.5.688-.55.081-1.133.018-1.688 0-.866-.032-1.733-.148-2.594 0-.588.157-.953.727-1.188 1.25-.178.416-.271.836-.344 1.281H-.002V16h20V4.5H3.654c.109-.52.203-1.057.563-1.469.222-.231.587-.17.875-.188 1.212.003 2.415.179 3.625.063.463-.058.812-.455.969-.875l.188-.438-.875-.313zM1.875 7.125h1.563c.094 0 .188.093.188.188v1.531a.201.201 0 0 1-.188.188H1.875c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.563c.094 0 .156.093.156.188v1.531c0 .094-.062.188-.156.188H4.719c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.563c.094 0 .156.093.156.188v1.531c0 .094-.062.188-.156.188H7.563a.201.201 0 0 1-.188-.188V7.313c0-.094.093-.188.188-.188zm2.813 0h1.563c.094 0 .188.093.188.188v1.531a.201.201 0 0 1-.188.188h-1.563c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.563c.094 0 .156.093.156.188v1.531c0 .094-.062.188-.156.188H13.22c-.094 0-.156-.093-.156-.188V7.313c0-.094.062-.188.156-.188zm2.844 0h1.531c.094 0 .188.093.188.188v1.531a.201.201 0 0 1-.188.188h-1.531a.201.201 0 0 1-.188-.188V7.313c0-.094.093-.188.188-.188zm-12.844 3h1.563c.094 0 .156.093.156.188v1.563c0 .094-.062.156-.156.156H3.22c-.094 0-.156-.062-.156-.156v-1.563c0-.094.062-.188.156-.188zm2.906 0h1.563c.094 0 .188.093.188.188v1.563c0 .094-.093.156-.188.156H6.126c-.094 0-.156-.062-.156-.156v-1.563c0-.094.062-.188.156-.188zm2.938 0h1.531c.094 0 .188.093.188.188v1.563c0 .094-.093.156-.188.156H9.064c-.094 0-.188-.062-.188-.156v-1.563c0-.094.093-.188.188-.188zm2.906 0h1.563c.094 0 .156.093.156.188v1.563c0 .094-.062.156-.156.156H11.97c-.094 0-.188-.062-.188-.156v-1.563c0-.094.093-.188.188-.188zm2.906 0h1.563c.094 0 .156.093.156.188v1.563c0 .094-.062.156-.156.156h-1.563c-.094 0-.156-.062-.156-.156v-1.563c0-.094.062-.188.156-.188zM4.001 13.688h12c.088 0 .156.068.156.156v.844a.154.154 0 0 1-.156.156h-12a.154.154 0 0 1-.156-.156v-.844c0-.088.068-.156.156-.156z%22/%3E %3C/svg%3E")}</style><style>
.ve-activated .ve-init-mw-desktopArticleTarget-editableContent #toc,.ve-activated #siteNotice,.ve-activated .mw-indicators,.ve-activated #t-print,.ve-activated #t-permalink,.ve-activated #p-coll-print_export,.ve-activated #t-cite,.ve-deactivating .ve-ui-surface,.ve-active .ve-init-mw-desktopArticleTarget-editableContent,.ve-active .ve-init-mw-tempWikitextEditorWidget{display:none} .ve-activating .ve-ui-surface{height:0;padding:0 !important; overflow:hidden} .ve-loading #content > :not(.ve-init-mw-desktopArticleTarget-loading-overlay), .ve-activated .ve-init-mw-desktopArticleTarget-uneditableContent{pointer-events:none;-webkit-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;opacity:0.5}.ve-activated #firstHeading{ -webkit-user-select:text;-moz-user-select:text;-ms-user-select:text;user-select:text;pointer-events:auto;cursor:text}.ve-activated #firstHeading a{ pointer-events:none}.ve-activated #catlinks{cursor:pointer}.ve-activated #catlinks a{opacity:1}.ve-activated #content{position:relative} .ve-init-mw-desktopArticleTarget-loading-overlay{position:absolute;top:1.25em;left:0;right:0;z-index:1;margin-top:-0.5em}.ve-init-mw-desktopArticleTarget-toolbarPlaceholder{transition:height 250ms ease;height:0; } .oo-ui-element-hidden{display:none !important; } .mw-editsection{white-space:nowrap; unicode-bidi:-moz-isolate;unicode-bidi:-webkit-isolate;unicode-bidi:isolate}.mw-editsection-divider{color:#54595d} .ve-init-mw-desktopArticleTarget-toolbarPlaceholder{border-bottom:1px solid #c8ccd1;box-shadow:0 1px 1px 0 rgba(0,0,0,0.1)}.ve-init-mw-desktopArticleTarget-toolbarPlaceholder-open{height:42px} .ve-init-mw-desktopArticleTarget-toolbar,.ve-init-mw-desktopArticleTarget-toolbarPlaceholder{font-size:0.875em; margin:-1.14em -1.14em 1.14em -1.14em; }@media screen and (min-width:982px){.ve-init-mw-desktopArticleTarget-toolbar,.ve-init-mw-desktopArticleTarget-toolbarPlaceholder{ margin:-1.43em -1.71em 1.43em -1.71em}}</style><meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="./file_files/load(2).php">
<link rel="stylesheet" href="./file_files/load(3).php">
<meta name="generator" content="MediaWiki 1.34.0-wmf.11">
<meta name="referrer" content="origin">
<meta name="referrer" content="origin-when-crossorigin">
<meta name="referrer" content="origin-when-cross-origin">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/2/27/Intel_Core_i5-3210M_SR0N0_BGA-1023.jpg/1200px-Intel_Core_i5-3210M_SR0N0_BGA-1023.jpg">
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit">
<link rel="edit" title="Edit this page" href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit">
<link rel="apple-touch-icon" href="https://en.wikipedia.org/static/apple-touch/wikipedia.png">
<link rel="shortcut icon" href="https://en.wikipedia.org/static/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="https://en.wikipedia.org/w/opensearch_desc.php" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikipedia.org/w/api.php?action=rsd">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/3.0/">
<link rel="canonical" href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)">
<link rel="dns-prefetch" href="https://login.wikimedia.org/">
<link rel="dns-prefetch" href="https://meta.wikimedia.org/">
<!--[if lt IE 9]><script src="/w/load.php?modules=html5shiv&amp;only=scripts&amp;raw=1&amp;sync=1"></script><![endif]-->
<style type="text/css">/* Chart.js */
@-webkit-keyframes chartjs-render-animation{from{opacity:0.99}to{opacity:1}}@keyframes chartjs-render-animation{from{opacity:0.99}to{opacity:1}}.chartjs-render-monitor{-webkit-animation:chartjs-render-animation 0.001s;animation:chartjs-render-animation 0.001s;}</style></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Ivy_Bridge_microarchitecture rootpage-Ivy_Bridge_microarchitecture skin-vector action-view" data-gr-c-s-loaded="true">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><div id="centralNotice"></div><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">Ivy Bridge (microarchitecture)</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div role="note" class="hatnote navigation-not-searchable">This article is about the Intel microarchitecture. For other uses, see <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(disambiguation)" class="mw-redirect mw-disambig" title="Ivy Bridge (disambiguation)">Ivy Bridge</a>.</div>
<p class="mw-empty-elt">
</p>
<table class="infobox" style="width:22em"><caption>Ivy Bridge</caption><tbody><tr><td colspan="2" style="text-align:center"><a href="https://en.wikipedia.org/wiki/File:Ivy_Bridge_Codename_Logo.jpg" class="image"><img alt="Ivy Bridge Codename Logo.jpg" src="./file_files/Ivy_Bridge_Codename_Logo.jpg" decoding="async" width="195" height="90" data-file-width="195" data-file-height="90"></a><div>Intel's internal Ivy Bridge logo<sup id="cite_ref-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-1">[1]</a></sup></div></td></tr><tr><th scope="row">CPUID code</th><td>0306A9h</td></tr><tr><th scope="row">Product code</th><td>80637 (desktop)</td></tr><tr><th scope="row">L1 <a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a></th><td>64&nbsp;<a href="https://en.wikipedia.org/wiki/Kibibyte" title="Kibibyte">KB</a> per core</td></tr><tr><th scope="row">L2 cache</th><td>256&nbsp;KB per core</td></tr><tr><th scope="row">L3 cache</th><td>2&nbsp;<a href="https://en.wikipedia.org/wiki/Mebibytes" class="mw-redirect" title="Mebibytes">MB</a> to 8&nbsp;MB shared</td></tr><tr><th scope="row">Model</th><td>Pentium G Series</td></tr><tr><th scope="row">Created</th><td>April 29, 2012<span class="noprint">; 7 years ago</span><span style="display:none">&nbsp;(<span class="bday dtstart published updated">April 29, 2012</span>)</span></td></tr><tr><th scope="row">Transistors</th><td>2,104&nbsp;M <a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22&nbsp;nm</a> (<a href="https://en.wikipedia.org/wiki/FinFET" title="FinFET">Tri-Gate</a>)</td></tr><tr><th scope="row">Architecture</th><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a> <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a></td></tr><tr><th scope="row">Instructions</th><td><a href="https://en.wikipedia.org/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>, <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>, <a href="https://en.wikipedia.org/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a></td></tr><tr><th scope="row">Extensions</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>, <a href="https://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a></li><li><a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="https://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="https://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="https://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="https://en.wikipedia.org/wiki/SSE4" title="SSE4">SSE4</a>, <a href="https://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="https://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a></li><li><a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="https://en.wikipedia.org/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">VT-x</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">VT-d</a>, <a href="https://en.wikipedia.org/wiki/F16C" title="F16C">F16C</a></li></ul></div></td></tr><tr><th scope="row">Socket(s)</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/LGA_1155" title="LGA 1155">LGA 1155</a></li><li><a href="https://en.wikipedia.org/wiki/LGA_2011" title="LGA 2011">LGA 2011</a></li><li><a href="https://en.wikipedia.org/wiki/LGA_2011-1" class="mw-redirect" title="LGA 2011-1">LGA 2011-1</a></li><li><a href="https://en.wikipedia.org/wiki/LGA_1356" title="LGA 1356">LGA 1356</a></li><li><a href="https://en.wikipedia.org/wiki/Socket_G2" title="Socket G2">Socket G2</a></li><li><a href="https://en.wikipedia.org/w/index.php?title=BGA-1023&amp;action=edit&amp;redlink=1" class="new" title="BGA-1023 (page does not exist)">BGA-1023</a></li><li><a href="https://en.wikipedia.org/w/index.php?title=BGA-1224&amp;action=edit&amp;redlink=1" class="new" title="BGA-1224 (page does not exist)">BGA-1224</a></li><li><a href="https://en.wikipedia.org/w/index.php?title=BGA-1284&amp;action=edit&amp;redlink=1" class="new" title="BGA-1284 (page does not exist)">BGA-1284</a></li></ul></div></td></tr><tr><th scope="row">Predecessor</th><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a> (Tock)</td></tr><tr><th scope="row">Successor</th><td><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> (Tock/Architecture)</td></tr><tr><th scope="row"><a href="https://en.wikipedia.org/wiki/GPU" class="mw-redirect" title="GPU">GPU</a></th><td><a href="https://en.wikipedia.org/wiki/Intel_HD_Graphics" class="mw-redirect" title="Intel HD Graphics">HD Graphics 2500</a><br>650&nbsp;MHz to 1150&nbsp;MHz<br><a href="https://en.wikipedia.org/wiki/Intel_HD_Graphics" class="mw-redirect" title="Intel HD Graphics">HD Graphics 4000</a><br>350&nbsp;MHz to 1300&nbsp;MHz<br><a href="https://en.wikipedia.org/wiki/Intel_HD_Graphics" class="mw-redirect" title="Intel HD Graphics">HD Graphics P4000</a><br>650&nbsp;MHz to 1250&nbsp;MHz</td></tr></tbody></table>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="https://en.wikipedia.org/wiki/File:Intel_Core_i5-3210M_SR0N0_BGA-1023.jpg" class="image"><img alt="" src="./file_files/220px-Intel_Core_i5-3210M_SR0N0_BGA-1023.jpg" decoding="async" width="220" height="165" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/27/Intel_Core_i5-3210M_SR0N0_BGA-1023.jpg/330px-Intel_Core_i5-3210M_SR0N0_BGA-1023.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/27/Intel_Core_i5-3210M_SR0N0_BGA-1023.jpg/440px-Intel_Core_i5-3210M_SR0N0_BGA-1023.jpg 2x" data-file-width="2048" data-file-height="1536"></a>  <div class="thumbcaption"><div class="magnify"><a href="https://en.wikipedia.org/wiki/File:Intel_Core_i5-3210M_SR0N0_BGA-1023.jpg" class="internal" title="Enlarge"></a></div>A uncovered Intel Core i5-3210M (<a href="https://en.wikipedia.org/wiki/Ball_grid_array" title="Ball grid array">BGA</a>) inside of a laptop, an Ivy Bridge CPU</div></div></div>
<p><b>Ivy Bridge</b> is the <a href="https://en.wikipedia.org/wiki/List_of_Intel_codenames" title="List of Intel codenames">codename</a> for the "third generation" of the <a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Intel Core processors</a> (<a href="https://en.wikipedia.org/wiki/Intel_Core_i7" class="mw-redirect" title="Intel Core i7">Core i7</a>, <a href="https://en.wikipedia.org/wiki/Intel_Core_i5" class="mw-redirect" title="Intel Core i5">i5</a>, <a href="https://en.wikipedia.org/wiki/Intel_Core_i3" class="mw-redirect" title="Intel Core i3">i3</a>). Ivy Bridge is a <a href="https://en.wikipedia.org/wiki/Die_shrink" title="Die shrink">die shrink</a> to <a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22 nanometer manufacturing process</a> based on the <a href="https://en.wikipedia.org/wiki/32_nanometer" title="32 nanometer">32 nanometer</a> <a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy&nbsp;Bridge</a> ("second generation" of Intel Core) - see <a href="https://en.wikipedia.org/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">tick–tock model</a>. The name is also applied more broadly to the <a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22&nbsp;nm</a> <a href="https://en.wikipedia.org/wiki/Die_shrink" title="Die shrink">die shrink</a> of the Sandy Bridge microarchitecture based on <a href="https://en.wikipedia.org/wiki/FinFET" title="FinFET">FinFET</a> ("3D") <a href="https://en.wikipedia.org/wiki/Tri-Gate_transistor" class="mw-redirect" title="Tri-Gate transistor">Tri-Gate transistors</a>, which is also used in the <a href="https://en.wikipedia.org/wiki/Intel_Xeon" class="mw-redirect" title="Intel Xeon">Xeon</a> and <a href="https://en.wikipedia.org/wiki/Core_i7" class="mw-redirect" title="Core i7">Core i7</a> <i>Ivy Bridge-EX</i> (Ivytown), <i>Ivy Bridge-EP</i> and <i>Ivy Bridge-E</i> microprocessors released in 2013.
</p><p>Ivy Bridge processors are backwards compatible with the Sandy&nbsp;Bridge platform, but such systems might require a firmware update (vendor specific).<sup id="cite_ref-2" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-2">[2]</a></sup> In 2011, Intel released the 7-series <a href="https://en.wikipedia.org/wiki/Panther_Point" class="mw-redirect" title="Panther Point">Panther Point</a> <a href="https://en.wikipedia.org/wiki/List_of_Intel_chipsets#Core_i_Series_chipsets" title="List of Intel chipsets">chipsets</a> with integrated <a href="https://en.wikipedia.org/wiki/USB_3.0" title="USB 3.0">USB 3.0</a> to complement Ivy&nbsp;Bridge.<sup id="cite_ref-3" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-3">[3]</a></sup>
</p><p>Volume production of Ivy&nbsp;Bridge chips began in the third quarter of 2011.<sup id="cite_ref-4" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-4">[4]</a></sup> <a href="https://en.wikipedia.org/wiki/Quad-core" class="mw-redirect" title="Quad-core">Quad-core</a> and dual-core-mobile models launched on April 29, 2012 and May 31, 2012 respectively.<sup id="cite_ref-5" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-5">[5]</a></sup> Core&nbsp;i3 desktop processors, as well as the first 22&nbsp;nm <a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a>, were announced and available the first week of September 2012.<sup id="cite_ref-6" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-6">[6]</a></sup>
</p><p>Ivy Bridge is the earliest Intel microarchitecture to officially support <a href="https://en.wikipedia.org/wiki/Windows_10" title="Windows 10">Windows 10</a>.<sup id="cite_ref-7" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-7">[7]</a></sup>
</p>
<div id="toc" class="toc"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Ivy_Bridge_features_and_performance"><span class="tocnumber">2</span> <span class="toctext">Ivy Bridge features and performance</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Benchmark_comparisons"><span class="tocnumber">2.1</span> <span class="toctext">Benchmark comparisons</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Thermal_performance_and_heat_issues_when_overclocking"><span class="tocnumber">2.2</span> <span class="toctext">Thermal performance and heat issues when overclocking</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Models_and_steppings"><span class="tocnumber">2.3</span> <span class="toctext">Models and steppings</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Ivy_Bridge-E/EN/EP/EX_features"><span class="tocnumber">3</span> <span class="toctext">Ivy Bridge-E/EN/EP/EX features</span></a>
<ul>
<li class="toclevel-2 tocsection-7"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Models_and_steppings_2"><span class="tocnumber">3.1</span> <span class="toctext">Models and steppings</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#List_of_Ivy_Bridge_processors"><span class="tocnumber">4</span> <span class="toctext">List of Ivy Bridge processors</span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Desktop_processors"><span class="tocnumber">4.1</span> <span class="toctext">Desktop processors</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Server_processors"><span class="tocnumber">4.2</span> <span class="toctext">Server processors</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Mobile_processors"><span class="tocnumber">4.3</span> <span class="toctext">Mobile processors</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-12"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Roadmap"><span class="tocnumber">5</span> <span class="toctext">Roadmap</span></a></li>
<li class="toclevel-1 tocsection-13"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#See_also"><span class="tocnumber">6</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#Notes"><span class="tocnumber">7</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#References"><span class="tocnumber">8</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#External_links"><span class="tocnumber">9</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The Ivy&nbsp;Bridge CPU microarchitecture is a shrink from Sandy&nbsp;Bridge and remains largely unchanged.  Like its predecessor, Sandy Bridge, Ivy Bridge was also primarily developed by Intel's Israel branch, located in <a href="https://en.wikipedia.org/wiki/Haifa,_Israel" class="mw-redirect" title="Haifa, Israel">Haifa, Israel</a>.<sup id="cite_ref-8" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-8">[8]</a></sup>  Notable improvements include:<sup id="cite_ref-9" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-9">[9]</a></sup><sup id="cite_ref-10" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-10">[10]</a></sup>
</p>
<ul><li>22&nbsp;nm <a href="https://en.wikipedia.org/wiki/Tri-gate_transistor" class="mw-redirect" title="Tri-gate transistor">Tri-gate transistor</a> ("3-D") technology (up to 50% less power consumption at the same performance level as 2-D planar transistors).<sup id="cite_ref-11" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-11">[11]</a></sup></li>
<li>A new random number generator and the <a href="https://en.wikipedia.org/wiki/RdRand" title="RdRand">RdRand</a> instruction,<sup id="cite_ref-ieee_spectrum_12-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-ieee_spectrum-12">[12]</a></sup> codenamed Bull Mountain.<sup id="cite_ref-bull_mountain_13-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-bull_mountain-13">[13]</a></sup></li></ul>
<h2><span class="mw-headline" id="Ivy_Bridge_features_and_performance">Ivy Bridge features and performance</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=2" title="Edit section: Ivy Bridge features and performance">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The mobile and desktop Ivy&nbsp;Bridge chips also include significant changes over Sandy&nbsp;Bridge:
</p>
<ul><li><a href="https://en.wikipedia.org/wiki/F16C" title="F16C">F16C</a><sup id="cite_ref-14" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-14">[14]</a></sup> (16-bit Floating-point conversion instructions).</li>
<li><a href="https://en.wikipedia.org/wiki/RdRand" title="RdRand">RdRand</a> instruction (Intel Secure Key).<sup id="cite_ref-15" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-15">[15]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_Express_3" class="mw-redirect" title="PCI Express 3">PCI Express 3.0</a> support (not on Core&nbsp;i3 and ULV processors).<sup id="cite_ref-16" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-16">[16]</a></sup></li>
<li>Max <a href="https://en.wikipedia.org/wiki/CPU_multiplier" title="CPU multiplier">CPU multiplier</a> of 63 (57 for Sandy Bridge).<sup id="cite_ref-IB_17-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-IB-17">[17]</a></sup></li>
<li>RAM support up to 2800&nbsp;<a href="https://en.wikipedia.org/wiki/Megatransfers_per_second" class="mw-redirect" title="Megatransfers per second">MT/s</a> in 200&nbsp;MHz increments.<sup id="cite_ref-IB_17-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-IB-17">[17]</a></sup></li>
<li>The built-in <a href="https://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a> has 6 or 16 <a href="https://en.wikipedia.org/wiki/Execution_units" class="mw-redirect" title="Execution units">execution units</a> (EUs), compared to Sandy&nbsp;Bridge's 6 or 12.<sup id="cite_ref-anandtech_ivy_bridge_18-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-anandtech_ivy_bridge-18">[18]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_HD_Graphics" class="mw-redirect" title="Intel HD Graphics">Intel HD Graphics</a> with <a href="https://en.wikipedia.org/wiki/DirectX_11" class="mw-redirect" title="DirectX 11">DirectX 11</a>, <a href="https://en.wikipedia.org/wiki/OpenGL" title="OpenGL">OpenGL 3.1</a>, and <a href="https://en.wikipedia.org/wiki/OpenCL" title="OpenCL">OpenCL 1.1</a> support. OpenGL 4.0 is supported with 10.18.10.5059 WHQL drivers<sup id="cite_ref-19" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-19">[19]</a></sup><sup id="cite_ref-20" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-20">[20]</a></sup> and later drivers. On Linux OpenGL 4.2 is supported as of <a href="https://en.wikipedia.org/wiki/Mesa_(computer_graphics)" title="Mesa (computer graphics)">Mesa</a> 17.1.<sup id="cite_ref-21" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-21">[21]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/DDR3L" class="mw-redirect" title="DDR3L">DDR3L</a> and <a href="https://en.wikipedia.org/wiki/Configurable_TDP" class="mw-redirect" title="Configurable TDP">configurable TDP</a> (cTDP) for mobile processors.<sup id="cite_ref-22" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-22">[22]</a></sup></li>
<li>Multiple <a href="https://en.wikipedia.org/wiki/4K_resolution" title="4K resolution">4K</a> video playback.</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Quick_Sync_Video" title="Intel Quick Sync Video">Intel Quick Sync Video</a> version 2.<sup id="cite_ref-anandtech_ivy_bridge_18-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-anandtech_ivy_bridge-18">[18]</a></sup></li>
<li>Up to three displays are supported (with some limitations: with chipset of 7-series and using two of them with DisplayPort or eDP).<sup id="cite_ref-23" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-23">[23]</a></sup></li>
<li>A 14- to 19-stage <a href="https://en.wikipedia.org/wiki/Instruction_pipeline" class="mw-redirect" title="Instruction pipeline">instruction pipeline</a>, depending on the <a href="https://en.wikipedia.org/wiki/Micro-operation_cache" class="mw-redirect" title="Micro-operation cache">micro-operation cache</a> hit or miss.<sup id="cite_ref-24" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-24">[24]</a></sup></li></ul>
<dl><dd><table class="wikitable" style="text-align: center">
<caption><span class="nowrap"><a href="https://en.wikipedia.org/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> sizes</span><sup id="cite_ref-25" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-25">[25]</a></sup><sup id="cite_ref-26" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-26">[26]</a></sup>
</caption>
<tbody><tr>
<th colspan="2">Cache
</th>
<th colspan="3">Page Size
</th></tr>
<tr>
<th>Name</th>
<th>Level</th>
<th>4&nbsp;KB</th>
<th>2&nbsp;MB</th>
<th>1&nbsp;GB
</th></tr>
<tr>
<td>DTLB</td>
<td>1st</td>
<td>64</td>
<td>32</td>
<td>4
</td></tr>
<tr>
<td>ITLB</td>
<td>1st</td>
<td>128</td>
<td>8 / logical core</td>
<td>none
</td></tr>
<tr>
<td>STLB</td>
<td>2nd</td>
<td>512</td>
<td>none</td>
<td>none
</td></tr></tbody></table></dd></dl>
<h3><span class="mw-headline" id="Benchmark_comparisons">Benchmark comparisons</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=3" title="Edit section: Benchmark comparisons">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Compared to its predecessor, Sandy Bridge:
</p>
<ul><li>3% to 6% increase in CPU performance when compared clock for clock<sup id="cite_ref-27" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-27">[27]</a></sup><sup id="cite_ref-28" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-28">[28]</a></sup></li>
<li>25% to 68% increase in integrated GPU performance.<sup id="cite_ref-performance_29-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-performance-29">[29]</a></sup></li></ul>
<h3><span class="mw-headline" id="Thermal_performance_and_heat_issues_when_overclocking">Thermal performance and heat issues when overclocking</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=4" title="Edit section: Thermal performance and heat issues when overclocking">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Ivy Bridge's temperatures are reportedly 10&nbsp;°C higher compared to Sandy Bridge when a CPU is <a href="https://en.wikipedia.org/wiki/Overclocking" title="Overclocking">overclocked</a>, even at default voltage setting.<sup id="cite_ref-heat_30-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-heat-30">[30]</a></sup> Impress PC Watch, a Japanese website, performed experiments that confirmed earlier speculations that this is because Intel used a poor quality (and perhaps lower cost) <a href="https://en.wikipedia.org/wiki/Thermal_interface_material" title="Thermal interface material">thermal interface material</a> (thermal paste, or "TIM") between the chip and the <a href="https://en.wikipedia.org/wiki/Heat_spreader" title="Heat spreader">heat spreader</a>, instead of the <a href="https://en.wikipedia.org/wiki/Solder_flux" class="mw-redirect" title="Solder flux">fluxless</a> solder of previous generations.<sup id="cite_ref-vr-zone_31-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-vr-zone-31">[31]</a></sup><sup id="cite_ref-techpowerup_32-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-techpowerup-32">[32]</a></sup><sup id="cite_ref-cheapTIM_33-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-cheapTIM-33">[33]</a></sup> The mobile Ivy Bridge processors are not affected by this issue because they do not use a heat spreader between the chip and cooling system.
</p><p>Enthusiast reports describe the TIM used by Intel as low-quality,<sup id="cite_ref-cheapTIM_33-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-cheapTIM-33">[33]</a></sup> and not up to par for a "premium" CPU, with some speculation that this is by design to encourage sales of prior processors.<sup id="cite_ref-vr-zone_31-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-vr-zone-31">[31]</a></sup> Further analyses caution that the processor can be damaged or void its warranty if home users attempt to remedy the matter.<sup id="cite_ref-vr-zone_31-2" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-vr-zone-31">[31]</a></sup><sup id="cite_ref-34" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-34">[34]</a></sup> The TIM has much lower <a href="https://en.wikipedia.org/wiki/Thermal_conductivity" title="Thermal conductivity">thermal conductivity</a>, causing heat to trap on the die.<sup id="cite_ref-heat_30-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-heat-30">[30]</a></sup> Experiments with replacing this TIM with a higher-quality one or other heat removal methods showed a substantial temperature drop, and improvements to the increased voltages and overclocking sustainable by Ivy&nbsp;Bridge chips.<sup id="cite_ref-vr-zone_31-3" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-vr-zone-31">[31]</a></sup><sup id="cite_ref-35" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-35">[35]</a></sup>
</p><p>Intel claims that the smaller die of Ivy&nbsp;Bridge and the related increase in thermal density is expected to result in higher temperatures when the CPU is overclocked; Intel also stated that this is as expected and will likely not improve in future revisions.<sup id="cite_ref-36" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-36">[36]</a></sup>
</p>
<h3><span class="mw-headline" id="Models_and_steppings">Models and steppings</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=5" title="Edit section: Models and steppings">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>All Ivy Bridge processors with one, two, or four cores report the same CPUID model 0x000306A9, and are built in four different configurations differing in the number of cores, L3 cache and GPU execution units.
</p>
<table class="wikitable sortable jquery-tablesorter">

<thead><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Die code name</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">CPUID</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Stepping</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Die size</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Die dimensions</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Transistors</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">GPU EUs</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">L3 cache</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Sockets
</th></tr></thead><tbody>
<tr>
<td>Ivy Bridge-M-2
</td>
<td rowspan="4"><tt>0x000306A9</tt>
</td>
<td>P0
</td>
<td><span style="visibility:hidden;color:transparent;">0</span>94&nbsp;mm<sup>2</sup><sup id="cite_ref-Intel_Datasheet_37-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-Intel_Datasheet-37">[37]</a></sup>
</td>
<td>7.656 x 12.223&nbsp;mm
</td>
<td><span style="visibility:hidden;color:transparent;">0</span>~634&nbsp;million<sup id="cite_ref-transistor-counts_38-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-transistor-counts-38">[a]</a></sup>
</td>
<td>2
</td>
<td><span style="visibility:hidden;color:transparent;">0</span>6<sup id="cite_ref-39" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-39">[38]</a></sup>
</td>
<td>3&nbsp;MB<sup id="cite_ref-Ivy_Bridge_Modular_Design_40-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-Ivy_Bridge_Modular_Design-40">[39]</a></sup>
</td>
<td rowspan="4"><a href="https://en.wikipedia.org/wiki/LGA_1155" title="LGA 1155">LGA 1155</a>,<br><a href="https://en.wikipedia.org/wiki/Socket_G2" title="Socket G2">Socket G2</a>,<br>BGA-1224,<br>BGA-1023, <br>BGA-1284
</td></tr>
<tr>
<td>Ivy Bridge-H-2
</td>
<td>L1
</td>
<td>118&nbsp;mm<sup>2</sup><sup id="cite_ref-Intel_Datasheet_37-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-Intel_Datasheet-37">[37]</a></sup>
</td>
<td>8.141 x 14.505&nbsp;mm
</td>
<td><span style="visibility:hidden;color:transparent;">0</span>~830&nbsp;million<sup id="cite_ref-transistor-counts_38-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-transistor-counts-38">[a]</a></sup>
</td>
<td>2
</td>
<td>16
</td>
<td>4&nbsp;MB
</td></tr>
<tr>
<td>Ivy&nbsp;Bridge-HM-4
</td>
<td>N0
</td>
<td>133&nbsp;mm<sup>2</sup><sup id="cite_ref-Intel_Datasheet_37-2" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-Intel_Datasheet-37">[37]</a></sup>
</td>
<td>7.656 x 17.349&nbsp;mm
</td>
<td>~1008&nbsp;million<sup id="cite_ref-transistor-counts_38-2" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-transistor-counts-38">[a]</a></sup>
</td>
<td>4
</td>
<td><span style="visibility:hidden;color:transparent;">0</span>6
</td>
<td>6&nbsp;MB<sup id="cite_ref-Ivy_Bridge_Modular_Design_40-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-Ivy_Bridge_Modular_Design-40">[39]</a></sup>
</td></tr>
<tr>
<td>Ivy Bridge-HE-4
</td>
<td>E1
</td>
<td>160&nbsp;mm<sup>2</sup><sup id="cite_ref-Intel_Datasheet_37-3" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-Intel_Datasheet-37">[37]</a></sup>
</td>
<td>8.141 x 19.361&nbsp;mm
</td>
<td>~1400&nbsp;million<sup id="cite_ref-41" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-41">[40]</a></sup>
</td>
<td>4
</td>
<td>16
</td>
<td>8&nbsp;MB
</td></tr></tbody><tfoot></tfoot></table>
<h2><span id="Ivy_Bridge-E.2FEN.2FEP.2FEX_features"></span><span class="mw-headline" id="Ivy_Bridge-E/EN/EP/EX_features"><span id="IVY-BRIDGE-E"></span>Ivy Bridge-E/EN/EP/EX features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=6" title="Edit section: Ivy Bridge-E/EN/EP/EX features">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="infobox" style="width:22em"><caption>Ivy Bridge-E</caption><tbody><tr><th scope="row">CPUID code</th><td>0306Exh</td></tr><tr><th scope="row">Product code</th><td>80633</td></tr><tr><th scope="row">L1 <a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a></th><td>32&nbsp;KB per core</td></tr><tr><th scope="row">L2 cache</th><td>256&nbsp;KB per core</td></tr><tr><th scope="row">L3 cache</th><td>15&nbsp;MB shared</td></tr><tr><th scope="row">Model</th><td>Core i7-49xx Series</td></tr><tr><th scope="row">Created</th><td>September 10, 2013</td></tr><tr><th scope="row">Transistors</th><td>1.86B <a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22&nbsp;nm</a> (S1)</td></tr><tr><th scope="row">Architecture</th><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge_(microarchitecture)" class="mw-redirect" title="Sandy Bridge (microarchitecture)">Sandy Bridge</a> <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a></td></tr><tr><th scope="row">Instructions</th><td>MMX, <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>, <a href="https://en.wikipedia.org/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a></td></tr><tr><th scope="row">Extensions</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>, <a href="https://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a></li><li><a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="https://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="https://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="https://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="https://en.wikipedia.org/wiki/SSE4" title="SSE4">SSE4</a>, <a href="https://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="https://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a></li><li><a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="https://en.wikipedia.org/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">VT-x</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">VT-d</a></li></ul></div></td></tr><tr><th scope="row">Socket(s)</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/LGA_2011" title="LGA 2011">LGA 2011</a></li></ul></div></td></tr><tr><th scope="row">Predecessor</th><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge-E" title="Sandy Bridge-E">Sandy Bridge-E</a></td></tr><tr><th scope="row">Successor</th><td><a href="https://en.wikipedia.org/wiki/Haswell-E" class="mw-redirect" title="Haswell-E">Haswell-E</a></td></tr></tbody></table>
<table class="infobox" style="width:22em"><caption>Ivy Bridge-EN</caption><tbody><tr><th scope="row">CPUID code</th><td>0306Exh</td></tr><tr><th scope="row">Product code</th><td>80634</td></tr><tr><th scope="row">L1 <a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a></th><td>32&nbsp;KB per core</td></tr><tr><th scope="row">L2 cache</th><td>256&nbsp;KB per core</td></tr><tr><th scope="row">L3 cache</th><td>10&nbsp;MB to 25&nbsp;MB shared</td></tr><tr><th scope="row">Model</th><td>Xeon E5-x4xx v2 Series</td></tr><tr><th scope="row">Created</th><td>September 10, 2013</td></tr><tr><th scope="row">Transistors</th><td>1.86B <a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22&nbsp;nm</a> (S1)</td></tr><tr><th scope="row">Architecture</th><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge_(microarchitecture)" class="mw-redirect" title="Sandy Bridge (microarchitecture)">Sandy Bridge</a> <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a></td></tr><tr><th scope="row">Instructions</th><td>MMX, <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>, <a href="https://en.wikipedia.org/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a></td></tr><tr><th scope="row">Extensions</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>, <a href="https://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a></li><li><a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="https://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="https://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="https://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="https://en.wikipedia.org/wiki/SSE4" title="SSE4">SSE4</a>, <a href="https://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="https://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a></li><li><a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="https://en.wikipedia.org/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">VT-x</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">VT-d</a></li></ul></div></td></tr><tr><th scope="row">Socket(s)</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/LGA_1356" title="LGA 1356">LGA 1356</a></li></ul></div></td></tr><tr><th scope="row">Predecessor</th><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge-EN" class="mw-redirect" title="Sandy Bridge-EN">Sandy Bridge-EN</a></td></tr><tr><th scope="row">Successor</th><td><a href="https://en.wikipedia.org/wiki/Haswell-EN" class="mw-redirect" title="Haswell-EN">Haswell-EN</a></td></tr></tbody></table>
<table class="infobox" style="width:22em"><caption>Ivy Bridge-EP</caption><tbody><tr><th scope="row">CPUID code</th><td>0306Exh</td></tr><tr><th scope="row">Product code</th><td>80635</td></tr><tr><th scope="row">L1 <a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a></th><td>32&nbsp;KB per core</td></tr><tr><th scope="row">L2 cache</th><td>256&nbsp;KB per core</td></tr><tr><th scope="row">L3 cache</th><td>10&nbsp;MB to 30&nbsp;MB shared</td></tr><tr><th scope="row">Model</th><td>Xeon E5-x6xx v2 Series</td></tr><tr><th scope="row">Created</th><td>September 10, 2013</td></tr><tr><th scope="row">Transistors</th><td>1.86B <a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22&nbsp;nm</a> (S1)</td></tr><tr><th scope="row">Architecture</th><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge_(microarchitecture)" class="mw-redirect" title="Sandy Bridge (microarchitecture)">Sandy Bridge</a> <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a></td></tr><tr><th scope="row">Instructions</th><td>MMX, <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>, <a href="https://en.wikipedia.org/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a></td></tr><tr><th scope="row">Extensions</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>, <a href="https://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a></li><li><a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="https://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="https://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="https://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="https://en.wikipedia.org/wiki/SSE4" title="SSE4">SSE4</a>, <a href="https://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="https://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a></li><li><a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="https://en.wikipedia.org/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">VT-x</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">VT-d</a></li></ul></div></td></tr><tr><th scope="row">Socket(s)</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/LGA_2011" title="LGA 2011">LGA 2011</a></li></ul></div></td></tr><tr><th scope="row">Predecessor</th><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge-EP" class="mw-redirect" title="Sandy Bridge-EP">Sandy Bridge-EP</a></td></tr><tr><th scope="row">Successor</th><td><a href="https://en.wikipedia.org/wiki/Haswell-EP" class="mw-redirect" title="Haswell-EP">Haswell-EP</a></td></tr></tbody></table>
<table class="infobox" style="width:22em"><caption>Ivy Bridge-EX</caption><tbody><tr><th scope="row">CPUID code</th><td>0306Exh</td></tr><tr><th scope="row">Product code</th><td>80636</td></tr><tr><th scope="row">L1 <a href="https://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a></th><td>32&nbsp;KB per core</td></tr><tr><th scope="row">L2 cache</th><td>256&nbsp;KB per core</td></tr><tr><th scope="row">L3 cache</th><td>12&nbsp;MB to 37.5&nbsp;MB shared</td></tr><tr><th scope="row">Model</th><td>Xeon E7-x8xx v2 Series</td></tr><tr><th scope="row">Created</th><td>Q1, 2014</td></tr><tr><th scope="row">Transistors</th><td>4.3B <a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22&nbsp;nm</a> (S1)</td></tr><tr><th scope="row">Architecture</th><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge_(microarchitecture)" class="mw-redirect" title="Sandy Bridge (microarchitecture)">Sandy Bridge</a> <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a></td></tr><tr><th scope="row">Instructions</th><td>MMX, <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a>, <a href="https://en.wikipedia.org/wiki/CLMUL_instruction_set" title="CLMUL instruction set">CLMUL</a></td></tr><tr><th scope="row">Extensions</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>, <a href="https://en.wikipedia.org/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a></li><li><a href="https://en.wikipedia.org/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a>, <a href="https://en.wikipedia.org/wiki/SSE2" title="SSE2">SSE2</a>, <a href="https://en.wikipedia.org/wiki/SSE3" title="SSE3">SSE3</a>, <a href="https://en.wikipedia.org/wiki/SSSE3" title="SSSE3">SSSE3</a>, <a href="https://en.wikipedia.org/wiki/SSE4" title="SSE4">SSE4</a>, <a href="https://en.wikipedia.org/wiki/SSE4.1" class="mw-redirect" title="SSE4.1">SSE4.1</a>, <a href="https://en.wikipedia.org/wiki/SSE4.2" class="mw-redirect" title="SSE4.2">SSE4.2</a></li><li><a href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a>, <a href="https://en.wikipedia.org/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">TXT</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-x" class="mw-redirect" title="Intel VT-x">VT-x</a>, <a href="https://en.wikipedia.org/wiki/Intel_VT-d" class="mw-redirect" title="Intel VT-d">VT-d</a></li></ul></div></td></tr><tr><th scope="row">Socket(s)</th><td><div class="plainlist"><ul><li><a href="https://en.wikipedia.org/wiki/LGA_2011-1" class="mw-redirect" title="LGA 2011-1">LGA 2011-1</a><sup id="cite_ref-intel-xeon-e7-v2_42-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-intel-xeon-e7-v2-42">[41]</a></sup></li></ul></div></td></tr><tr><th scope="row">Predecessor</th><td><a href="https://en.wikipedia.org/wiki/Westmere-EX" class="mw-redirect" title="Westmere-EX">Westmere-EX</a></td></tr><tr><th scope="row">Successor</th><td><a href="https://en.wikipedia.org/wiki/Haswell-EX" class="mw-redirect" title="Haswell-EX">Haswell-EX</a></td></tr></tbody></table>
<p>Ivy&nbsp;Bridge-E family is the follow-up to <a href="https://en.wikipedia.org/wiki/Sandy_Bridge-E" title="Sandy Bridge-E">Sandy Bridge-E</a>, using the same CPU core as the Ivy Bridge processor, but in <a href="https://en.wikipedia.org/wiki/LGA_2011" title="LGA 2011">LGA 2011</a>, <a href="https://en.wikipedia.org/wiki/LGA_1356" title="LGA 1356">LGA 1356</a> and <a href="https://en.wikipedia.org/wiki/LGA_2011-1" class="mw-redirect" title="LGA 2011-1">LGA 2011-1</a><sup id="cite_ref-intel-xeon-e7-v2_42-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-intel-xeon-e7-v2-42">[41]</a></sup> packages for workstations and servers.
</p>
<ul><li>Dual memory controllers for Ivy&nbsp;Bridge-EP and Ivy Bridge-EX<sup id="cite_ref-anandtech-xeon-e5-2600-v2_43-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-anandtech-xeon-e5-2600-v2-43">[42]</a></sup></li>
<li>Up to 12 CPU cores and 30&nbsp;MB of L3 cache for Ivy&nbsp;Bridge-EP<sup id="cite_ref-anandtech-xeon-e5-2600-v2_43-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-anandtech-xeon-e5-2600-v2-43">[42]</a></sup></li>
<li>Up to 15 CPU cores and 37.5&nbsp;MB L3 cache for Ivy&nbsp;Bridge-EX<sup id="cite_ref-44" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-44">[43]</a></sup> (released on February 18, 2014 as Xeon E7 v2<sup id="cite_ref-45" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-45">[44]</a></sup>)</li>
<li>Thermal design power between 50&nbsp;W and 155&nbsp;W<sup id="cite_ref-46" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-46">[45]</a></sup></li>
<li>Support for up to eight <a href="https://en.wikipedia.org/wiki/DIMM" title="DIMM">DIMMs</a> of DDR3-1866 memory per socket, with reductions in memory speed depending on the number of DIMMs per <a href="https://en.wikipedia.org/wiki/Multi-channel_memory_architecture" title="Multi-channel memory architecture">channel</a><sup id="cite_ref-47" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-47">[46]</a></sup><sup id="cite_ref-48" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-48">[47]</a></sup><sup id="cite_ref-49" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-49">[48]</a></sup></li>
<li>No integrated GPU</li>
<li>Ivy Bridge-EP introduced new hardware support for interrupt virtualization, branded as <a href="https://en.wikipedia.org/wiki/APICv" class="mw-redirect" title="APICv">APICv</a>.<sup id="cite_ref-50" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-50">[49]</a></sup><sup id="cite_ref-51" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-51">[50]</a></sup></li></ul>
<h3><span class="mw-headline" id="Models_and_steppings_2">Models and steppings</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=7" title="Edit section: Models and steppings">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Ivy Bridge-E family is made in three different versions, by number of cores, and for three market segments: the basic Ivy Bridge-E is a single-socket processor sold as Core&nbsp;i7-49xx and is only available in the six-core S1 <a href="https://en.wikipedia.org/wiki/Stepping_level" title="Stepping level">stepping</a>, with some versions limited to four active cores.
</p><p>Ivy Bridge-EN (Xeon E5-14xx v2 and Xeon E5-24xx v2) is the model for single- and dual-socket servers using LGA 1356 with up to 10 cores, while Ivy Bridge-EP (Xeon E5-16xx v2, Xeon E5-26xx v2 and Xeon E5-46xx v2) scales up to four LGA 2011 sockets and up to 12 cores per chip.
</p><p>There are in fact three die "flavors" for the Ivy Bridge-EP, meaning that they are manufactured and organized differently, according to the number of cores an Ivy Bridge-EP CPU includes:<sup id="cite_ref-52" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-52">[51]</a></sup>
</p>
<ul><li>The largest is an up-to-12-core die organized as three four-core columns with up to 30&nbsp;MB L3 cache in two banks between the cores; these cores are linked by three rings of interconnects.</li>
<li>The intermediate is an up-to-10-core die organized as two five-core columns with up to 25&nbsp;MB L3 cache in a single bank between the cores; the cores are linked by two rings of interconnects.</li>
<li>The smallest is an up-to-six-core die organized as two three-core columns with up to 15&nbsp;MB L3 cache in a single bank between the cores; the cores are linked by two rings of interconnects.</li></ul>
<p>Ivy Bridge-EX has up to 15 cores and scales to 8 sockets. The 15-core die is organized into three columns of five cores, with three interconnect rings connecting two columns per ring; each five-core column has a separate L3 cache.<sup id="cite_ref-theregister-15-core-xeon_53-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-theregister-15-core-xeon-53">[52]</a></sup> The processor is supposed to have a new "Run Sure" technology, speculated by the odd number of cores to involve keeping one in reserve.<sup id="cite_ref-54" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-54">[53]</a></sup>
</p>
<table class="wikitable sortable jquery-tablesorter">

<thead><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Die code name
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">CPUID
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Stepping
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Die size
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Transistors
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">L3 cache
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket
</th></tr></thead><tbody>
<tr>
<td>Ivy Bridge-E-6
</td>
<td rowspan="9"><tt>0x0306Ex</tt>
</td>
<td rowspan="3">S1
</td>
<td rowspan="4">256.5&nbsp;mm²
</td>
<td rowspan="4">1.86&nbsp;billion
</td>
<td rowspan="4"><span style="visibility:hidden;color:transparent;">0</span>6
</td>
<td rowspan="4">15&nbsp;MB
</td>
<td>LGA&nbsp;2011
</td></tr>
<tr>
<td>Ivy Bridge-EN-6
</td>
<td>LGA&nbsp;1356
</td></tr>
<tr>
<td>Ivy Bridge-EP-6
</td>
<td>LGA&nbsp;2011
</td></tr>
<tr>
<td>Ivy Bridge-EX-6
</td>
<td>D1
</td>
<td>LGA&nbsp;2011-1
</td></tr>
<tr>
<td>Ivy Bridge-EN-10
</td>
<td rowspan="2">M1
</td>
<td rowspan="3">341&nbsp;mm²
</td>
<td rowspan="3">2.89&nbsp;billion
</td>
<td rowspan="3">10
</td>
<td rowspan="3">25&nbsp;MB
</td>
<td>LGA&nbsp;1356
</td></tr>
<tr>
<td>Ivy Bridge-EP-10
</td>
<td>LGA&nbsp;2011
</td></tr>
<tr>
<td>Ivy Bridge-EX-10
</td>
<td>D1
</td>
<td>LGA&nbsp;2011-1
</td></tr>
<tr>
<td>Ivy Bridge-EP-12
</td>
<td>C1
</td>
<td rowspan="2">541&nbsp;mm²
</td>
<td rowspan="2">4.31&nbsp;billion
</td>
<td>12
</td>
<td>30&nbsp;MB
</td>
<td>LGA&nbsp;2011
</td></tr>
<tr>
<td>Ivy Bridge-EX-15
</td>
<td>D1
</td>
<td>15
</td>
<td>37.5&nbsp;MB
</td>
<td>LGA&nbsp;2011-1
</td></tr></tbody><tfoot></tfoot></table>
<table class="wikitable sortable jquery-tablesorter">

<thead><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Code name</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Brand name (list)</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">L3 cache</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">TDP</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">I/O Bus
</th></tr></thead><tbody>
<tr>
<th rowspan="2">Ivy Bridge-E
</th>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i7_microprocessors#%22Ivy_Bridge-E%22_(22_nm)" title="List of Intel Core i7 microprocessors">Core i7-48xx</a>
</td>
<td>4</td>
<td>10&nbsp;MB</td>
<td>1×LGA 2011</td>
<td>130&nbsp;W</td>
<td>DMI
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i7_microprocessors#%22Ivy_Bridge-E%22_(22_nm)" title="List of Intel Core i7 microprocessors">Core i7-49xx</a>
</td>
<td>6</td>
<td>12–15&nbsp;MB</td>
<td>1×LGA 2011</td>
<td>130&nbsp;W</td>
<td>DMI
</td></tr>
<tr>
<th rowspan="3">Ivy Bridge-EN
</th>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors#%22Ivy_Bridge-EN%22_(22_nm)_Entry" title="List of Intel Xeon microprocessors">Xeon E5-14xx v2</a></td>
<td>4–6</td>
<td>10–15 MB</td>
<td>1×LGA 1356</td>
<td>60–80 W</td>
<td>DMI
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors#%22Ivy_Bridge-EN%22_(22_nm)_Entry_2" title="List of Intel Xeon microprocessors">Xeon E5-24xx v2</a>
</td>
<td>4–10</td>
<td>10–25&nbsp;MB</td>
<td>2×LGA 1356</td>
<td>50–95&nbsp;W</td>
<td>DMI+QPI
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_microprocessors#%22Ivy_Bridge-EN%22_(22_nm)" title="List of Intel Pentium microprocessors">Pentium 14xx v2</a></td>
<td>2</td>
<td>6 MB</td>
<td>1×LGA 1356</td>
<td>40–80 W</td>
<td>DMI
</td></tr>
<tr>
<th rowspan="4">Ivy Bridge-EP
</th>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors#%22Ivy_Bridge-EP%22_(22_nm)_Efficient_Performance" title="List of Intel Xeon microprocessors">Xeon E5-16xx v2</a>
</td>
<td>4–6</td>
<td>10–15&nbsp;MB</td>
<td>1×LGA 2011</td>
<td>130&nbsp;W</td>
<td>DMI
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors#%22Ivy_Bridge-EP%22_(22_nm)_Efficient_Performance_2" title="List of Intel Xeon microprocessors">Xeon E5-26xx v2</a>
</td>
<td>4–12</td>
<td>10–30&nbsp;MB</td>
<td>2×LGA 2011</td>
<td>80–150&nbsp;W</td>
<td>DMI+2×QPI
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors#%22Ivy_Bridge-EP%22_(22_nm)_Efficient_Performance_2" title="List of Intel Xeon microprocessors">Xeon E5-26xxL v2</a>
</td>
<td>6–10</td>
<td>15–25&nbsp;MB</td>
<td>2×LGA 2011</td>
<td>50–70&nbsp;W</td>
<td>DMI+2×QPI
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors#%22Ivy_Bridge-EP%22_(22_nm)_Efficient_Performance_3" title="List of Intel Xeon microprocessors">Xeon E5-46xx v2</a>
</td>
<td>4–12</td>
<td>10–30&nbsp;MB</td>
<td>4×LGA 2011</td>
<td>70–130&nbsp;W</td>
<td>DMI+2×QPI
</td></tr>
<tr>
<th rowspan="3">Ivy Bridge-EX
</th>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors#Xeon_E7-28xx_v2_(dual-processor)" title="List of Intel Xeon microprocessors">Xeon E7-28xx v2</a>
</td>
<td>12-15</td>
<td>24–37.5&nbsp;MB</td>
<td>2×LGA 2011-1</td>
<td>105–155&nbsp;W</td>
<td>DMI+3×QPI
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors#Xeon_E7-48xx_v2_(quad-processor)" title="List of Intel Xeon microprocessors">Xeon E7-48xx v2</a>
</td>
<td>6-15</td>
<td>12–37.5&nbsp;MB</td>
<td>4×LGA 2011-1</td>
<td>105–155&nbsp;W</td>
<td>DMI+3×QPI
</td></tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors#Xeon_E7-88xx_v2_(octa-processor)" title="List of Intel Xeon microprocessors">Xeon E7-88xx v2</a>
</td>
<td>6-15</td>
<td>24–37.5&nbsp;MB</td>
<td>8×LGA 2011-1</td>
<td>105–155&nbsp;W</td>
<td>DMI+3×QPI
</td></tr></tbody><tfoot></tfoot></table>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="List_of_Ivy_Bridge_processors">List of Ivy Bridge processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=8" title="Edit section: List of Ivy Bridge processors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Processors featuring Intel's HD&nbsp;4000 graphics (or HD&nbsp;P4000 for Xeon) are set in <b>bold</b>. Other processors feature HD&nbsp;2500 graphics or HD Graphics unless indicated by N/A.
</p>
<h3><span class="mw-headline" id="Desktop_processors">Desktop processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=9" title="Edit section: Desktop processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>List of announced desktop processors, as follows:
</p>
<table class="wikitable sortable jquery-tablesorter">

<thead><tr>
<th colspan="2" rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding &amp; model
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th colspan="2">CPU <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th colspan="2">Graphics <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L3_cache" class="mw-redirect" title="L3 cache">L3<br>cache</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Thermal_Design_Power" class="mw-redirect" title="Thermal Design Power">TDP</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>price<br>(USD)
</th>
<th colspan="3">Motherboard
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Turbo
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Interface
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Memory
</th></tr></thead><tbody>

<tr>
<td><a href="https://en.wikipedia.org/wiki/Core_i7" class="mw-redirect" title="Core i7">Core i7<br>Extreme</a>
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77779">4960X</a>
</td>
<td rowspan="2">6 (12)
</td>
<td>3.6&nbsp;GHz
</td>
<td>4.0&nbsp;GHz
</td>
<td rowspan="3" colspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>15&nbsp;MB
</td>
<td rowspan="3">130&nbsp;W
</td>
<td rowspan="3">2013-09-10
</td>
<td>$999<sup id="cite_ref-Ivy_Bridge-E_processors_to_start_at_$310_55-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-Ivy_Bridge-E_processors_to_start_at_$310-55">[54]</a></sup>
</td>
<td rowspan="3"><a href="https://en.wikipedia.org/wiki/LGA_2011" title="LGA 2011">LGA<br>2011</a>
</td>
<td rowspan="25"><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 2.0</a><br><a href="https://en.wikipedia.org/wiki/PCI_Express_3.0" class="mw-redirect" title="PCI Express 3.0">PCIe 3.0</a><sup class="reference" id="ref_desktop-dmi"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#endnote_desktop-dmi">[a]</a></sup>
</td>
<td rowspan="3">Up to quad<br>channel<br>DDR3-1866
</td></tr>
<tr>
<td rowspan="6"><a href="https://en.wikipedia.org/wiki/Core_i7" class="mw-redirect" title="Core i7">Core i7</a>
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77780">4930K</a>
</td>
<td>3.4&nbsp;GHz
</td>
<td rowspan="5">3.9&nbsp;GHz
</td>
<td>12&nbsp;MB
</td>
<td>$583<sup id="cite_ref-Ivy_Bridge-E_processors_to_start_at_$310_55-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-Ivy_Bridge-E_processors_to_start_at_$310-55">[54]</a></sup>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77781">4820K</a>
</td>
<td rowspan="5">4 (8)
</td>
<td>3.7&nbsp;GHz
</td>
<td>10&nbsp;MB
</td>
<td>$323<sup id="cite_ref-Ivy_Bridge-E_processors_to_start_at_$310_55-2" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-Ivy_Bridge-E_processors_to_start_at_$310-55">[54]</a></sup>
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65523">3770K</a></b>
</td>
<td>3.5&nbsp;GHz
</td>
<td rowspan="16">650&nbsp;MHz
</td>
<td rowspan="10">1150&nbsp;MHz
</td>
<td rowspan="4">8&nbsp;MB
</td>
<td rowspan="2">77&nbsp;W
</td>
<td rowspan="5">2012-04-23
</td>
<td>$332
</td>
<td rowspan="46"><a href="https://en.wikipedia.org/wiki/LGA_1155" title="LGA 1155">LGA<br>1155</a>
</td>
<td rowspan="36">Up to dual<br>channel<br>DDR3-1600<sup id="cite_ref-56" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-56">[55]</a></sup>
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65719">3770</a></b>
</td>
<td>3.4&nbsp;GHz
</td>
<td rowspan="3">$294
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65524">3770S</a></b>
</td>
<td>3.1&nbsp;GHz
</td>
<td>65&nbsp;W
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65525">3770T</a></b>
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td>45&nbsp;W
</td></tr>
<tr>
<td rowspan="18"><a href="https://en.wikipedia.org/wiki/Core_i5" class="mw-redirect" title="Core i5">Core i5</a>
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65520">3570K</a></b>
</td>
<td rowspan="9">4 (4)
</td>
<td rowspan="2">3.4&nbsp;GHz
</td>
<td rowspan="3">3.8&nbsp;GHz
</td>
<td rowspan="9">6&nbsp;MB
</td>
<td rowspan="2">77&nbsp;W
</td>
<td>$225
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65702">3570</a>
</td>
<td rowspan="3">2012-05-31<sup id="cite_ref-presence-pc_57-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-presence-pc-57">[56]</a></sup>
</td>
<td rowspan="5">$205
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65701">3570S</a>
</td>
<td>3.1&nbsp;GHz
</td>
<td>65&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65521">3570T</a>
</td>
<td>2.3&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>45&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65516">3550</a>
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="2">3.7&nbsp;GHz
</td>
<td>77&nbsp;W
</td>
<td rowspan="2">2012-04-23
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65518">3550S</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="2">65&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65515"><b>3475S</b></a>
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="4">3.6&nbsp;GHz
</td>
<td rowspan="6">1100&nbsp;MHz
</td>
<td rowspan="4">2012-05-31<sup id="cite_ref-presence-pc_57-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-presence-pc-57">[56]</a></sup>
</td>
<td>$201
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/68316">3470</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td>77&nbsp;W
</td>
<td rowspan="5">$184
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/68315">3470S</a>
</td>
<td rowspan="2">2.9&nbsp;GHz
</td>
<td>65&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65703">3470T</a>
</td>
<td>2 (4)
</td>
<td>3&nbsp;MB
</td>
<td>35&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65511">3450</a>
</td>
<td rowspan="8">4 (4)
</td>
<td>3.1&nbsp;GHz
</td>
<td rowspan="2">3.5&nbsp;GHz
</td>
<td rowspan="8">6&nbsp;MB
</td>
<td>77&nbsp;W
</td>
<td rowspan="2">2012-04-23
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65512">3450S</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td>65&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/69114">3350P</a>
</td>
<td rowspan="2">3.1&nbsp;GHz
</td>
<td rowspan="3">3.3&nbsp;GHz
</td>
<td colspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>69&nbsp;W
</td>
<td>2012-09-03
</td>
<td>$177
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76342">3340</a>
</td>
<td rowspan="29">650&nbsp;MHz
</td>
<td rowspan="29">1050&nbsp;MHz
</td>
<td>77&nbsp;W
</td>
<td rowspan="2">2013-09-01
</td>
<td rowspan="2">$182
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76343">3340S</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td rowspan="3">65&nbsp;W
</td></tr>
<tr>
<td><b>3335S</b>
</td>
<td rowspan="2">2.7&nbsp;GHz
</td>
<td rowspan="3">3.2&nbsp;GHz
</td>
<td rowspan="3">2012-09-03
</td>
<td>$194
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65510">3330S</a>
</td>
<td>$177
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65509">3330</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td>77&nbsp;W
</td>
<td>$182
</td></tr>
<tr>
<td rowspan="9"><a href="https://en.wikipedia.org/wiki/Core_i3" class="mw-redirect" title="Core i3">Core i3</a>
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/74744">3250</a>
</td>
<td rowspan="9">2 (4)
</td>
<td>3.5&nbsp;GHz
</td>
<td rowspan="24" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="19">3&nbsp;MB
</td>
<td rowspan="6">55&nbsp;W
</td>
<td rowspan="2">2013-06-09
</td>
<td>$138
</td>
<td rowspan="24"><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 2.0</a><br><a href="https://en.wikipedia.org/wiki/PCI_Express_2" class="mw-redirect" title="PCI Express 2">PCIe 2.0</a>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/74746"><b>3245</b></a>
</td>
<td rowspan="2">3.4&nbsp;GHz
</td>
<td>$134
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65690">3240</a>
</td>
<td rowspan="3">2012-09-03
</td>
<td>$138
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65692"><b>3225</b></a>
</td>
<td rowspan="2">3.3&nbsp;GHz
</td>
<td>$134
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65693">3220</a>
</td>
<td rowspan="2">$117
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71053">3210</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td>2013-01-20
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/74745">3250T</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="3">35&nbsp;W
</td>
<td>2013-06-09
</td>
<td rowspan="2">$138
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/66168">3240T</a>
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="2">2012-09-03
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65694">3220T</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td>$117
</td></tr>
<tr>
<td rowspan="10">Pentium
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/74747">G2140</a>
</td>
<td rowspan="10">2 (2)
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="3">55&nbsp;W
</td>
<td>2013-06-09
</td>
<td rowspan="3">$86
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71052">G2130</a>
</td>
<td>3.2&nbsp;GHz
</td>
<td>2013-01-20
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65527">G2120</a>
</td>
<td>3.1&nbsp;GHz
</td>
<td>2012-09-03
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71097">G2120T</a>
</td>
<td>2.7&nbsp;GHz
</td>
<td rowspan="2">35&nbsp;W
</td>
<td>2013-06-09
</td>
<td rowspan="2">$75
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65738">G2100T</a>
</td>
<td>2.6&nbsp;GHz
</td>
<td>2012-09-03
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/74749">G2030</a>
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="3">55&nbsp;W
</td>
<td>2013-06-09
</td>
<td rowspan="5">$64
</td>
<td rowspan="10">Dual channel DDR3-1333
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71070">G2020</a>
</td>
<td>2.9&nbsp;GHz
</td>
<td rowspan="2">2013-01-20
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71071">G2010</a>
</td>
<td>2.8&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/74748">G2030T</a>
</td>
<td>2.6&nbsp;GHz
</td>
<td rowspan="2">35&nbsp;W
</td>
<td>2013-06-09
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71069">G2020T</a>
</td>
<td>2.5&nbsp;GHz
</td>
<td>2013-01-20
</td></tr>
<tr>
<td rowspan="5">Celeron
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76344">G1630</a>
</td>
<td rowspan="5">2 (2)
</td>
<td>2.8&nbsp;GHz
</td>
<td rowspan="5">2&nbsp;MB
</td>
<td rowspan="3">55&nbsp;W
</td>
<td>2013-09-01
</td>
<td rowspan="2">$52
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71073">G1620</a>
</td>
<td>2.7&nbsp;GHz
</td>
<td rowspan="2">2013-01-20
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71072">G1610</a>
</td>
<td>2.6&nbsp;GHz
</td>
<td rowspan="3">$42
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76345">G1620T</a>
</td>
<td>2.4&nbsp;GHz
</td>
<td rowspan="2">35&nbsp;W
</td>
<td>2013-09-01
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71074">G1610T</a>
</td>
<td>2.3&nbsp;GHz
</td>
<td>2013-01-20
</td></tr></tbody><tfoot></tfoot></table>
<ol type="a">
<li><span class="citation wikicite" id="endnote_desktop-dmi"><sup></sup></span>  Requires a compatible motherboard.
</li></ol>
<p>Suffixes to denote:
</p>
<ul><li>K&nbsp;–  Unlocked <span style="color: #969696">(adjustable CPU multiplier up to 63 bins)</span></li>
<li>S&nbsp;–  Performance-optimized lifestyle <span style="color: #969696">(low power with 65&nbsp;W TDP)</span></li>
<li>T&nbsp;–  Power-optimized lifestyle <span style="color: #969696">(ultra low power with 35–45&nbsp;W TDP)</span></li>
<li>P&nbsp;–  No on-die video chipset</li>
<li>X&nbsp;–  Extreme performance <span style="color: #969696">(adjustable CPU ratio with no ratio limit)</span></li></ul>
<h3><span class="mw-headline" id="Server_processors">Server processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=10" title="Edit section: Server processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Additional high-end server processors based on the Ivy Bridge architecture, code named Ivytown, were announced September 10, 2013 at the <a href="https://en.wikipedia.org/wiki/Intel_Developer_Forum" title="Intel Developer Forum">Intel Developer Forum</a>, after the usual one year interval between consumer and server product releases.<sup id="cite_ref-58" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-58">[57]</a></sup><sup id="cite_ref-59" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-59">[58]</a></sup><sup id="cite_ref-60" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-60">[59]</a></sup>
</p><p>The Ivy&nbsp;Bridge-EP processor line announced in September 2013 has up to 12 cores and 30&nbsp;MB third level cache, with rumors of Ivy Bridge-EX up to 15 cores and an increased third level cache of up to 37.5&nbsp;MB,<sup id="cite_ref-61" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-61">[60]</a></sup><sup id="cite_ref-IB-E-legitreviews_62-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-IB-E-legitreviews-62">[61]</a></sup> although an early leaked lineup of Ivy Bridge-E included processors with a maximum of 6 cores.<sup id="cite_ref-63" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-63">[62]</a></sup>
</p><p>Both Core-i7 and Xeon versions are produced: the Xeon versions marketed as <b>Xeon E5-1400 V2</b> act as drop-in replacements for the existing Sandy Bridge-EN based Xeon E5, <b>Xeon E5-2600 V2</b> versions act as drop-in replacements for the existing Sandy Bridge-EP based Xeon E5, while Core-i7 versions designated i7-4820K, i7-4930K and i7-4960X were released on September 10, 2013, remaining compatible with the <a href="https://en.wikipedia.org/wiki/Intel_X79" title="Intel X79">X79</a> and <a href="https://en.wikipedia.org/wiki/LGA_2011" title="LGA 2011">LGA 2011</a> hardware.<sup id="cite_ref-IB-E-legitreviews_62-1" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-IB-E-legitreviews-62">[61]</a></sup><sup id="cite_ref-CPU-World-IB-E_64-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-CPU-World-IB-E-64">[63]</a></sup>
</p><p>For the intermediate <a href="https://en.wikipedia.org/wiki/LGA_1356" title="LGA 1356">LGA 1356</a> socket, Intel launched the <b>Xeon E5-2400 V2</b> (codenamed Ivy Bridge-EN) series in January 2014.<sup id="cite_ref-65" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-65">[64]</a></sup> These have up to 10 cores.<sup id="cite_ref-66" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-66">[65]</a></sup>
</p><p>A new Ivy&nbsp;Bridge-EX line marketed as <b>Xeon E7 V2</b> had no corresponding predecessor using the Sandy&nbsp;Bridge microarchitecture but instead followed the older <a href="https://en.wikipedia.org/wiki/Westmere_(microarchitecture)#SERVERDESKTOP" title="Westmere (microarchitecture)">Westmere-EX</a> processors.
</p>
<table class="wikitable sortable jquery-tablesorter">

<thead><tr>
<th colspan="2" rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding &amp; model
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th colspan="2">CPU <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th colspan="2">Graphics <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L3_cache" class="mw-redirect" title="L3 cache">L3<br>cache</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Thermal_Design_Power" class="mw-redirect" title="Thermal Design Power">TDP</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Price<br>(USD)
</th>
<th colspan="3">Motherboard
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/Intel_Turbo_Boost" title="Intel Turbo Boost">Turbo</a>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Turbo
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Socket
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Interface
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Memory
</th></tr></thead><tbody>

<tr>
<td rowspan="21">Xeon&nbsp;E7
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75260">8893v2</a>
</td>
<td>6 (12)
</td>
<td>3.4&nbsp;GHz
</td>
<td rowspan="2">3.7&nbsp;GHz
</td>
<td rowspan="78" colspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="10">37.5&nbsp;MB
</td>
<td rowspan="6">155&nbsp;W
</td>
<td rowspan="21">2014-02-18
</td>
<td rowspan="2">$6841
</td>
<td rowspan="21"><a href="https://en.wikipedia.org/wiki/LGA_2011-1" class="mw-redirect" title="LGA 2011-1">LGA<br>2011-1</a>
</td>
<td rowspan="21">3× <a href="https://en.wikipedia.org/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">QPI</a><br>DMI 2.0<br>PCIe 3.0
</td>
<td rowspan="20">Up to quad<br>channel<br>DDR3-1600
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75259">8891v2</a>
</td>
<td>10 (20)
</td>
<td>3.2&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/79209">8895v2</a>
</td>
<td rowspan="11">15 (30)
</td>
<td rowspan="4">2.8&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>OEM<br>(Oracle)<sup id="cite_ref-67" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-67">[66]</a></sup>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75258">8890v2</a>
</td>
<td rowspan="3">3.4&nbsp;GHz
</td>
<td>$6841
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75251">4890v2</a>
</td>
<td>$6619
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75242">2890v2</a>
</td>
<td>$6451
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75256">8880Lv2</a>
</td>
<td>2.2&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>105&nbsp;W
</td>
<td rowspan="2">$5729
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75257">8880v2</a>
</td>
<td rowspan="3">2.5&nbsp;GHz
</td>
<td rowspan="3">3.1&nbsp;GHz
</td>
<td rowspan="8">130&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75773">4880v2</a>
</td>
<td>$5506
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75241">2880v2</a>
</td>
<td>$5339
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75255">8870v2</a>
</td>
<td rowspan="3">2.3&nbsp;GHz
</td>
<td rowspan="3">2.9&nbsp;GHz
</td>
<td rowspan="5">30&nbsp;MB
</td>
<td>$4616
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75250">4870v2</a>
</td>
<td>$4394
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75240">2870v2</a>
</td>
<td>$4227
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75254">8857v2</a>
</td>
<td>12 (12)
</td>
<td>3.0&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td rowspan="2">$3838
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75249">4860v2</a>
</td>
<td rowspan="4">12 (24)
</td>
<td>2.6&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75253">8850v2</a>
</td>
<td rowspan="3">2.3&nbsp;GHz
</td>
<td rowspan="3">2.8&nbsp;GHz
</td>
<td rowspan="3">24&nbsp;MB
</td>
<td rowspan="6">105&nbsp;W
</td>
<td>$3059
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75248">4850v2</a>
</td>
<td>$2837
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75239">2850v2</a>
</td>
<td>$2558
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75247">4830v2</a>
</td>
<td>10 (20)
</td>
<td>2.2&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>20&nbsp;MB
</td>
<td>$2059
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75246">4820v2</a>
</td>
<td>8 (16)
</td>
<td>2.0&nbsp;GHz
</td>
<td>2.5&nbsp;GHz
</td>
<td>16&nbsp;MB
</td>
<td>$1446
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75245">4809v2</a>
</td>
<td>6 (12)
</td>
<td>1.9&nbsp;GHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>12&nbsp;MB
</td>
<td>$1223
</td>
<td>Up to quad<br>channel<br>DDR3-1333
</td></tr>
<tr>
<td rowspan="53">Xeon&nbsp;E5
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75290">4657Lv2</a>
</td>
<td>12 (24)
</td>
<td rowspan="2">2.4&nbsp;GHz
</td>
<td rowspan="2">3.2&nbsp;GHz
</td>
<td>30&nbsp;MB
</td>
<td>115&nbsp;W
</td>
<td rowspan="9">2014-03-03
</td>
<td>$4394
</td>
<td rowspan="34"><a href="https://en.wikipedia.org/wiki/LGA_2011" title="LGA 2011">LGA<br>2011</a>
</td>
<td rowspan="34">2× <a href="https://en.wikipedia.org/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">QPI</a><br>DMI 2.0<br>PCIe 3.0
</td>
<td rowspan="5">Up to quad<br>channel<br>DDR3-1866
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75289">4650v2</a>
</td>
<td rowspan="3">10 (20)
</td>
<td>25&nbsp;MB
</td>
<td rowspan="2">95&nbsp;W
</td>
<td>$3616
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75288">4640v2</a>
</td>
<td>2.2&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>20&nbsp;MB
</td>
<td>$2725
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76350">4624Lv2</a>
</td>
<td>1.9&nbsp;GHz
</td>
<td>2.5&nbsp;GHz
</td>
<td>25&nbsp;MB
</td>
<td>70&nbsp;W
</td>
<td>$2405
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75287">4627v2</a>
</td>
<td>8 (8)
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>16&nbsp;MB
</td>
<td>130&nbsp;W
</td>
<td>$2108
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75286">4620v2</a>
</td>
<td rowspan="2">8 (16)
</td>
<td>2.6&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td>20&nbsp;MB
</td>
<td rowspan="4">95&nbsp;W
</td>
<td>$1611
</td>
<td rowspan="2">Up to quad<br>channel<br>DDR3-1600
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75285">4610v2</a>
</td>
<td>2.3&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>16&nbsp;MB
</td>
<td>$1219
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75794">4607v2</a>
</td>
<td>6 (12)
</td>
<td>2.6&nbsp;GHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>15&nbsp;MB
</td>
<td>$885
</td>
<td rowspan="2">Up to quad<br>channel<br>DDR3-1333
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75793">4603v2</a>
</td>
<td>4 (8)
</td>
<td>2.2&nbsp;GHz
</td>
<td>10&nbsp;MB
</td>
<td>$551
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75283">2697v2</a>
</td>
<td rowspan="5">12 (24)
</td>
<td>2.7&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td rowspan="5">30&nbsp;MB
</td>
<td>130&nbsp;W
</td>
<td rowspan="3">2013-09-10
</td>
<td>$2614
</td>
<td rowspan="10">Up to quad<br>channel<br>DDR3-1866
</td></tr>
<tr>
<td>2696v2
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>120&nbsp;W
</td>
<td>OEM
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75281">2695v2</a>
</td>
<td>2.4&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="2">115&nbsp;W
</td>
<td>$2336
</td></tr>
<tr>
<td>2692v2
</td>
<td>2.2&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td>June 2013
</td>
<td>OEM<br>(Tianhe-2)
</td></tr>
<tr>
<td>2651v2
</td>
<td>1.8&nbsp;GHz
</td>
<td>2.2&nbsp;GHz
</td>
<td>105&nbsp;W
</td>
<td rowspan="21">2013-09-10
</td>
<td>
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75279">2690v2</a>
</td>
<td rowspan="7">10 (20)
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="2">3.6&nbsp;GHz
</td>
<td rowspan="9">25&nbsp;MB
</td>
<td>130&nbsp;W
</td>
<td>$2057
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75277">2680v2</a>
</td>
<td>2.8&nbsp;GHz
</td>
<td rowspan="2">115&nbsp;W
</td>
<td>$1723
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75275">2670v2</a>
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>$1552
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75272">2660v2</a>
</td>
<td>2.2&nbsp;GHz
</td>
<td rowspan="2">3.0&nbsp;GHz
</td>
<td rowspan="2">95&nbsp;W
</td>
<td>$1389
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76160">2658v2</a>
</td>
<td>2.4&nbsp;GHz
</td>
<td>$1750
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75270">2650Lv2</a>
</td>
<td>1.7&nbsp;GHz
</td>
<td>2.1&nbsp;GHz
</td>
<td rowspan="2">70&nbsp;W
</td>
<td>$1219
</td>
<td>Up to quad<br>channel<br>DDR3-1600
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76159">2648Lv2</a>
</td>
<td>1.9&nbsp;GHz
</td>
<td>2.5&nbsp;GHz
</td>
<td>$1479
</td>
<td rowspan="4">Up to quad<br>channel<br>DDR3-1866
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76161">2687Wv2</a>
</td>
<td rowspan="5">8 (16)
</td>
<td>3.4&nbsp;GHz
</td>
<td rowspan="2">4.0&nbsp;GHz
</td>
<td>150&nbsp;W
</td>
<td>$2108
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75273">2667v2</a>
</td>
<td>3.3&nbsp;GHz
</td>
<td>130&nbsp;W
</td>
<td>$2057
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75269">2650v2</a>
</td>
<td>2.6&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td>
<td rowspan="3">20&nbsp;MB
</td>
<td rowspan="2">95&nbsp;W
</td>
<td>$1166
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75267">2640v2</a>
</td>
<td>2.0&nbsp;GHz
</td>
<td>2.5&nbsp;GHz
</td>
<td>$885
</td>
<td rowspan="2">Up to quad<br>channel<br>DDR3-1600
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76158">2628Lv2</a>
</td>
<td>1.9&nbsp;GHz
</td>
<td>2.4&nbsp;GHz
</td>
<td>70&nbsp;W
</td>
<td>$1216
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75268">2643v2</a>
</td>
<td rowspan="5">6 (12)
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.8&nbsp;GHz
</td>
<td>25&nbsp;MB
</td>
<td>130&nbsp;W
</td>
<td>$1552
</td>
<td>Up to quad<br>channel<br>DDR3-1866
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75790">2630v2</a>
</td>
<td>2.6&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td rowspan="5">15&nbsp;MB
</td>
<td>80&nbsp;W
</td>
<td rowspan="2">$612
</td>
<td rowspan="3">Up to quad<br>channel<br>DDR3-1600
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75791">2630Lv2</a>
</td>
<td>2.4&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>60&nbsp;W
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75789">2620v2</a>
</td>
<td>2.1&nbsp;GHz
</td>
<td>2.6&nbsp;GHz
</td>
<td>80&nbsp;W
</td>
<td>$406
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75788">2618Lv2</a>
</td>
<td>2.0&nbsp;GHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>50&nbsp;W
</td>
<td>$520
</td>
<td>Up to quad<br>channel<br>DDR3-1333
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75792">2637v2</a>
</td>
<td>4 (8)
</td>
<td>3.5&nbsp;GHz
</td>
<td>3.8&nbsp;GHz
</td>
<td>130&nbsp;W
</td>
<td>$996
</td>
<td>Up to quad<br>channel<br>DDR3-1866
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75787">2609v2</a>
</td>
<td rowspan="2">4 (4)
</td>
<td>2.5&nbsp;GHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">10&nbsp;MB
</td>
<td rowspan="2">80&nbsp;W
</td>
<td>$294
</td>
<td rowspan="2">Up to quad<br>channel<br>DDR3-1333
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/76157">2603v2</a>
</td>
<td>1.8&nbsp;GHz
</td>
<td>$202
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75266">2470v2</a>
</td>
<td rowspan="3">10 (20)
</td>
<td>2.4&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="3">25&nbsp;MB
</td>
<td>95&nbsp;W
</td>
<td rowspan="12">2014-01-09
</td>
<td>$1440
</td>
<td rowspan="12"><a href="https://en.wikipedia.org/wiki/LGA_1356" title="LGA 1356">LGA<br>1356</a>
</td>
<td rowspan="12">1× <a href="https://en.wikipedia.org/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">QPI</a><br>DMI 2.0<br>PCIe 3.0
</td>
<td rowspan="9">Up to triple<br>channel<br>DDR3-1600
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75973">2448Lv2</a>
</td>
<td>1.8&nbsp;GHz
</td>
<td>2.4&nbsp;GHz
</td>
<td>70&nbsp;W
</td>
<td>$1424
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75265">2450Lv2</a>
</td>
<td>1.7&nbsp;GHz
</td>
<td>2.1&nbsp;GHz
</td>
<td>60&nbsp;W
</td>
<td>$1219
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75264">2450v2</a>
</td>
<td rowspan="3">8 (16)
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td rowspan="3">20&nbsp;MB
</td>
<td rowspan="2">95&nbsp;W
</td>
<td>$1107
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75263">2440v2</a>
</td>
<td>1.9&nbsp;GHz
</td>
<td>2.4&nbsp;GHz
</td>
<td>$832
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75974">2428v2</a>
</td>
<td>1.8&nbsp;GHz
</td>
<td>2.3&nbsp;GHz
</td>
<td>60&nbsp;W
</td>
<td>$1013
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75785">2430v2</a>
</td>
<td rowspan="4">6 (12)
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="4">15&nbsp;MB
</td>
<td rowspan="2">80&nbsp;W
</td>
<td>$551
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75784">2420v2</a>
</td>
<td>2.2&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>$406
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75786">2430Lv2</a>
</td>
<td>2.4&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>60&nbsp;W
</td>
<td>$612
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75783">2418Lv2</a>
</td>
<td>2.0&nbsp;GHz
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>50&nbsp;W
</td>
<td>$607
</td>
<td rowspan="3">Up to triple<br>channel<br>DDR3-1333
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75782">2407v2</a>
</td>
<td rowspan="2">4 (4)
</td>
<td>2.4&nbsp;GHz
</td>
<td rowspan="2">10&nbsp;MB
</td>
<td rowspan="2">80&nbsp;W
</td>
<td>$250
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75975">2403v2</a>
</td>
<td>1.8&nbsp;GHz
</td>
<td>$192
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77912">1680v2</a>
</td>
<td>8 (16)
</td>
<td>3.0&nbsp;GHz
</td>
<td>3.9&nbsp;GHz
</td>
<td>25&nbsp;MB
</td>
<td rowspan="5">130&nbsp;W
</td>
<td rowspan="5">2013-09-10
</td>
<td>$1723
</td>
<td rowspan="5"><a href="https://en.wikipedia.org/wiki/LGA_2011" title="LGA 2011">LGA<br>2011</a>
</td>
<td rowspan="9">0× <a href="https://en.wikipedia.org/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">QPI</a><br>DMI 2.0<br>PCIe 3.0
</td>
<td rowspan="4">Up to quad<br>channel<br>DDR3-1866
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75781">1660v2</a>
</td>
<td rowspan="2">6 (12)
</td>
<td>3.7&nbsp;GHz
</td>
<td>4.0&nbsp;GHz
</td>
<td>15&nbsp;MB
</td>
<td>$1080
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75780">1650v2</a>
</td>
<td>3.5&nbsp;GHz
</td>
<td rowspan="2">3.9&nbsp;GHz
</td>
<td>12&nbsp;MB
</td>
<td>$583
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75779">1620v2</a>
</td>
<td>4 (8)
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="2">10&nbsp;MB
</td>
<td>$294
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77785">1607v2</a>
</td>
<td>4 (4)
</td>
<td>3.0&nbsp;GHz
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>$244
</td>
<td>Up to quad<br>channel<br>DDR3-1600
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75778">1428Lv2</a>
</td>
<td>6 (12)
</td>
<td>2.2&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>15&nbsp;MB
</td>
<td>60&nbsp;W
</td>
<td rowspan="4">2014-01-09
</td>
<td>$494
</td>
<td rowspan="4"><a href="https://en.wikipedia.org/wiki/LGA_1356" title="LGA 1356">LGA<br>1356</a>
</td>
<td rowspan="4">Up to triple<br>channel<br>DDR3-1600
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75777">1410v2</a>
</td>
<td>4 (8)
</td>
<td>2.8&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>10&nbsp;MB
</td>
<td rowspan="2">80&nbsp;W
</td>
<td rowspan="2">OEM
</td></tr>
<tr>
<td rowspan="2">Pentium
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77919">1403v2</a>
</td>
<td rowspan="2">2 (2)
</td>
<td>2.6&nbsp;GHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">6&nbsp;MB
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/77918">1405v2</a>
</td>
<td>1.4&nbsp;GHz
</td>
<td>40&nbsp;W
</td>
<td>$156
</td></tr>
<tr>
<td rowspan="14">Xeon&nbsp;E3
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65722">1290v2</a>
</td>
<td rowspan="8">4 (8)
</td>
<td>3.7&nbsp;GHz
</td>
<td>4.1&nbsp;GHz
</td>
<td rowspan="10">8&nbsp;MB
</td>
<td>87&nbsp;W
</td>
<td rowspan="11">2012-05-14
</td>
<td>$885
</td>
<td rowspan="11"><a href="https://en.wikipedia.org/wiki/LGA_1155" title="LGA 1155">LGA<br>1155</a>
</td>
<td rowspan="14"><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">DMI 2.0</a><br><a href="https://en.wikipedia.org/wiki/PCI_Express_3.0" class="mw-redirect" title="PCI Express 3.0">PCIe 3.0</a><sup class="reference" id="ref_server-dmi"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#endnote_server-dmi">[a]</a></sup>
</td>
<td rowspan="14">Up to dual<br>channel<br>DDR3-1600
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65725">1280v2</a>
</td>
<td>3.6&nbsp;GHz
</td>
<td>4.0&nbsp;GHz
</td>
<td>69&nbsp;W
</td>
<td>$623
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65726"><b>1275v2</b></a>
</td>
<td rowspan="2">3.5&nbsp;GHz
</td>
<td rowspan="2">3.9&nbsp;GHz
</td>
<td>650&nbsp;MHz
</td>
<td>1.25&nbsp;GHz
</td>
<td>77&nbsp;W
</td>
<td>$350
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65727">1270v2</a>
</td>
<td colspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>69&nbsp;W
</td>
<td>$339
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65728">1265Lv2</a>
</td>
<td>2.5&nbsp;GHz
</td>
<td>3.5&nbsp;GHz
</td>
<td>650&nbsp;MHz
</td>
<td>1.15&nbsp;GHz
</td>
<td>45&nbsp;W
</td>
<td>$305
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65729"><b>1245v2</b></a>
</td>
<td rowspan="2">3.4&nbsp;GHz
</td>
<td rowspan="2">3.8&nbsp;GHz
</td>
<td>650&nbsp;MHz
</td>
<td>1.25&nbsp;GHz
</td>
<td>77&nbsp;W
</td>
<td>$273
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65730">1240v2</a>
</td>
<td colspan="2" rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">69&nbsp;W
</td>
<td>$261
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65732">1230v2</a>
</td>
<td>3.3&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td>$230
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65733"><b>1225v2</b></a>
</td>
<td rowspan="2">4 (4)
</td>
<td>3.2&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>650&nbsp;MHz
</td>
<td>1.25&nbsp;GHz
</td>
<td>77&nbsp;W
</td>
<td>$224
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65734">1220v2</a>
</td>
<td>3.1&nbsp;GHz
</td>
<td rowspan="2">3.5&nbsp;GHz
</td>
<td colspan="2" rowspan="5" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>69&nbsp;W
</td>
<td>$203
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65735">1220Lv2</a>
</td>
<td>2 (4)
</td>
<td>2.3&nbsp;GHz
</td>
<td>3&nbsp;MB
</td>
<td>17&nbsp;W
</td>
<td>$189
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78519">1135Cv2</a>
</td>
<td rowspan="3">4 (8)
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="3" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="3">8&nbsp;MB
</td>
<td>55&nbsp;W
</td>
<td rowspan="3">2013-09-10
</td>
<td>OEM
</td>
<td rowspan="3">BGA<br>1284
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78168">1125Cv2</a>
</td>
<td>2.5&nbsp;GHz
</td>
<td>40&nbsp;W
</td>
<td>$448
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78167">1105Cv2</a>
</td>
<td>1.8&nbsp;GHz
</td>
<td>25&nbsp;W
</td>
<td>$320
</td></tr></tbody><tfoot></tfoot></table>
<ol type="a">
<li><span class="citation wikicite" id="endnote_server-dmi"><sup></sup></span>  Requires a compatible motherboard.
</li></ol>
<h3><span class="mw-headline" id="Mobile_processors">Mobile processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=11" title="Edit section: Mobile processors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable sortable jquery-tablesorter">

<thead><tr>
<th colspan="2" rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Processor<br>branding &amp; model
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Cores<br>(threads)
</th>
<th colspan="4">Programmable TDP
</th>
<th>CPU Turbo
</th>
<th colspan="2">Graphics <a href="https://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">clock rate</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending"><a href="https://en.wikipedia.org/wiki/L3_cache" class="mw-redirect" title="L3 cache">L3<br>cache</a>
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Release<br>date
</th>
<th rowspan="2" class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Price<br>(USD)
</th></tr><tr>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">SDP<sup id="cite_ref-68" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-68">[67]</a></sup>
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">cTDP down
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Nominal TDP
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">cTDP up
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">1-core
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Normal
</th>
<th class="headerSort" tabindex="0" role="columnheader button" title="Sort ascending">Turbo
</th></tr></thead><tbody>

<tr>
<td rowspan="22"><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i7_microprocessors#%22Ivy_Bridge_(dual-core)%22_(22_nm)" title="List of Intel Core i7 microprocessors">Core i7</a>
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71096">3940XM</a></b>
</td>
<td rowspan="12">4 (8)
</td>
<td rowspan="12" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>45&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>55&nbsp;W / 3.0&nbsp;GHz
</td>
<td>65&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>3.9&nbsp;GHz
</td>
<td rowspan="12">650&nbsp;MHz
</td>
<td>1350&nbsp;MHz
</td>
<td rowspan="4">8&nbsp;MB
</td>
<td>2012-09-30
</td>
<td rowspan="2">$1096
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/64887">3920XM</a></b>
</td>
<td>45&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>55&nbsp;W / 2.9&nbsp;GHz
</td>
<td>65&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td rowspan="2">3.8&nbsp;GHz
</td>
<td rowspan="2">1300&nbsp;MHz
</td>
<td>2012-04-23
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/70846">3840QM</a></b>
</td>
<td rowspan="10" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>45&nbsp;W / 2.8&nbsp;GHz
</td>
<td rowspan="11" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>2012-09-30
</td>
<td rowspan="2">$568
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/64889">3820QM</a></b>
</td>
<td rowspan="2">45&nbsp;W / 2.7&nbsp;GHz
</td>
<td rowspan="2">3.7&nbsp;GHz
</td>
<td>1250&nbsp;MHz
</td>
<td>2012-04-23
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/70847">3740QM</a></b>
</td>
<td>1300&nbsp;MHz
</td>
<td rowspan="8">6&nbsp;MB
</td>
<td>2012-09-30
</td>
<td rowspan="2">$378
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/64891">3720QM</a></b>
</td>
<td>45&nbsp;W / 2.6&nbsp;GHz
</td>
<td>3.6&nbsp;GHz
</td>
<td>1250&nbsp;MHz
</td>
<td>2012-04-23
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71460">3635QM</a></b>
</td>
<td>45&nbsp;W / 2.4&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td>
<td>1200&nbsp;MHz
</td>
<td rowspan="3">2012-09-30
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71458">3632QM</a></b>
</td>
<td>35&nbsp;W / 2.2&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="2">1150&nbsp;MHz
</td>
<td rowspan="5">$378
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71459">3630QM</a></b>
</td>
<td>45&nbsp;W / 2.4&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/64900">3615QM</a></b>
</td>
<td>45&nbsp;W / 2.3&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>1200&nbsp;MHz
</td>
<td rowspan="3">2012-04-23
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/64901">3612QM</a></b>
</td>
<td>35&nbsp;W / 2.1&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td rowspan="2">1100&nbsp;MHz
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/64899">3610QM</a></b>
</td>
<td>45&nbsp;W / 2.3&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72015">3689Y</a></b>
</td>
<td rowspan="34">2 (4)
</td>
<td>7&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>10&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>13&nbsp;W / 1.5&nbsp;GHz
</td>
<td>2.6&nbsp;GHz
</td>
<td rowspan="4">350&nbsp;MHz
</td>
<td>850&nbsp;MHz
</td>
<td rowspan="10">4&nbsp;MB
</td>
<td>2013-01-07
</td>
<td>$362
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71258">3687U</a></b>
</td>
<td rowspan="10" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>17&nbsp;W / 2.1&nbsp;GHz
</td>
<td>25&nbsp;W / 3.1&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>1200&nbsp;MHz
</td>
<td>2013-01-20
</td>
<td rowspan="3">$346
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/64898">3667U</a></b>
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td rowspan="2">17&nbsp;W / 2.0&nbsp;GHz
</td>
<td>25&nbsp;W / 3.0&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td>1150&nbsp;MHz
</td>
<td>2012-06-03
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72054">3537U</a></b>
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>25&nbsp;W / 2.9&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>1200&nbsp;MHz
</td>
<td>2013-01-20
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65712">3555LE</a></b>
</td>
<td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>25&nbsp;W / 2.5&nbsp;GHz
</td>
<td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.2&nbsp;GHz
</td>
<td>550&nbsp;MHz
</td>
<td>1000&nbsp;MHz
</td>
<td>2012-06-03
</td>
<td>$360
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71255">3540M</a></b>
</td>
<td>35&nbsp;W / 3.0&nbsp;GHz
</td>
<td>3.7&nbsp;GHz
</td>
<td rowspan="3">650&nbsp;MHz
</td>
<td>1300&nbsp;MHz
</td>
<td>2013-01-20
</td>
<td>$346
</td></tr>
<tr>
<td><b>3525M</b>
</td>
<td rowspan="2">35&nbsp;W / 2.9&nbsp;GHz
</td>
<td rowspan="2">3.6&nbsp;GHz
</td>
<td>1350&nbsp;MHz
</td>
<td>Q3 2012
</td>
<td>
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/64893">3520M</a></b>
</td>
<td>1250&nbsp;MHz
</td>
<td rowspan="4">2012-06-03
</td>
<td rowspan="2">$346
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65714">3517U</a></b>
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>17&nbsp;W / 1.9&nbsp;GHz
</td>
<td>25&nbsp;W / 2.8&nbsp;GHz
</td>
<td>3.0&nbsp;GHz
</td>
<td rowspan="2">350&nbsp;MHz
</td>
<td>1150&nbsp;MHz
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65713">3517UE</a></b>
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>17&nbsp;W / 1.7&nbsp;GHz
</td>
<td>25&nbsp;W / 2.6&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>1000&nbsp;MHz
</td>
<td>$330
</td></tr>
<tr>
<td rowspan="14"><a href="https://en.wikipedia.org/wiki/Core_i5-3427U" class="mw-redirect" title="Core i5-3427U">Core i5</a>
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65704">3610ME</a></b>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>35&nbsp;W / 2.7&nbsp;GHz
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.3&nbsp;GHz
</td>
<td>650&nbsp;MHz
</td>
<td>950&nbsp;MHz
</td>
<td rowspan="22">3&nbsp;MB
</td>
<td>$276
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72014">3439Y</a></b>
</td>
<td>7&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>10&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>13&nbsp;W / 1.5&nbsp;GHz
</td>
<td>2.3&nbsp;GHz
</td>
<td>350&nbsp;MHz
</td>
<td>850&nbsp;MHz
</td>
<td>2013-01-07
</td>
<td>$250
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71259">3437U</a>'</b>
</td>
<td rowspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>17&nbsp;W / 1.9&nbsp;GHz
</td>
<td>25&nbsp;W / 2.4&nbsp;GHz
</td>
<td>2.9&nbsp;GHz
</td>
<td>650&nbsp;MHz
</td>
<td>1200&nbsp;MHz
</td>
<td>2013-01-20
</td>
<td rowspan="2">$225
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/64903">3427U</a></b>
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>17&nbsp;W / 1.8&nbsp;GHz
</td>
<td>25&nbsp;W / 2.3&nbsp;GHz
</td>
<td>2.8&nbsp;GHz
</td>
<td>350&nbsp;MHz
</td>
<td>1150&nbsp;MHz
</td>
<td>2012-06-03
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71256">3380M</a></b>
</td>
<td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>35&nbsp;W / 2.9&nbsp;GHz
</td>
<td rowspan="36" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>3.6&nbsp;GHz
</td>
<td rowspan="4">650&nbsp;MHz
</td>
<td>1250&nbsp;MHz
</td>
<td>2013-01-20
</td>
<td>$266
</td></tr>
<tr>
<td><b>3365M</b>
</td>
<td rowspan="2">35&nbsp;W / 2.8&nbsp;GHz
</td>
<td rowspan="2">3.5&nbsp;GHz
</td>
<td>1350&nbsp;MHz
</td>
<td>Q3 2012
</td>
<td>
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/64895">3360M</a></b>
</td>
<td>1200&nbsp;MHz
</td>
<td>2012-06-03
</td>
<td>$266
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71257">3340M</a></b>
</td>
<td>35&nbsp;W / 2.7&nbsp;GHz
</td>
<td>3.4&nbsp;GHz
</td>
<td>1250&nbsp;MHz
</td>
<td>2013-01-20
</td>
<td>$225
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72013">3339Y</a></b>
</td>
<td>7&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>10&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>13&nbsp;W / 1.5&nbsp;GHz
</td>
<td>2.0&nbsp;GHz
</td>
<td>350&nbsp;MHz
</td>
<td>850&nbsp;MHz
</td>
<td>2013-01-07
</td>
<td>$250
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72055">3337U</a></b>
</td>
<td rowspan="5" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>17&nbsp;W / 1.8&nbsp;GHz
</td>
<td>2.7&nbsp;GHz
</td>
<td>350&nbsp;MHz
</td>
<td>1100&nbsp;MHz
</td>
<td>2013-01-20
</td>
<td rowspan="5">$225
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/64896">3320M</a></b>
</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>35&nbsp;W / 2.6&nbsp;GHz
</td>
<td>3.3&nbsp;GHz
</td>
<td>650&nbsp;MHz
</td>
<td>1200&nbsp;MHz
</td>
<td rowspan="2">2012-06-03
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65707">3317U</a></b>
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>17&nbsp;W / 1.7&nbsp;GHz
</td>
<td>2.6&nbsp;GHz
</td>
<td>350&nbsp;MHz
</td>
<td>1050&nbsp;MHz
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72164">3230M</a></b>
</td>
<td rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>35&nbsp;W / 2.6&nbsp;GHz
</td>
<td>3.2&nbsp;GHz
</td>
<td rowspan="2">650&nbsp;MHz
</td>
<td rowspan="2">1100&nbsp;MHz
</td>
<td>2013-01-20
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/67355">3210M</a></b>
</td>
<td>35&nbsp;W / 2.5&nbsp;GHz
</td>
<td>3.1&nbsp;GHz
</td>
<td>2012-06-03
</td></tr>
<tr>
<td rowspan="9"><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i3_microprocessors#%22Ivy_Bridge%22_(22_nm)" title="List of Intel Core i3 microprocessors">Core i3</a>
</td>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72012">3229Y</a></b>
</td>
<td>7&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>10&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>13&nbsp;W / 1.4&nbsp;GHz
</td>
<td rowspan="26" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="4">350&nbsp;MHz
</td>
<td>850&nbsp;MHz
</td>
<td>2013-01-07
</td>
<td>$250
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72057">3227U</a></b>
</td>
<td rowspan="14" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>17&nbsp;W / 1.9&nbsp;GHz
</td>
<td>1100&nbsp;MHz
</td>
<td>2013-01-20
</td>
<td rowspan="2">$225
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65697">3217U</a></b>
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>17&nbsp;W / 1.8&nbsp;GHz
</td>
<td>1050&nbsp;MHz
</td>
<td>2012-06-24
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65696">3217UE</a></b>
</td>
<td>14&nbsp;W /&nbsp;?&nbsp;GHz
</td>
<td>17&nbsp;W / 1.6&nbsp;GHz
</td>
<td>900&nbsp;MHz
</td>
<td>July 2013
</td>
<td>$261
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72058">3130M</a></b>
</td>
<td rowspan="22" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>35&nbsp;W / 2.6&nbsp;GHz
</td>
<td rowspan="4">650&nbsp;MHz
</td>
<td rowspan="2">1100&nbsp;MHz
</td>
<td>2013-01-20
</td>
<td rowspan="4">$225
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71465">3120M</a></b>
</td>
<td>35&nbsp;W / 2.5&nbsp;GHz
</td>
<td>2012-09-30
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65698">3120ME</a></b>
</td>
<td rowspan="2">35&nbsp;W / 2.4&nbsp;GHz
</td>
<td>900&nbsp;MHz
</td>
<td>July 2013
</td></tr>
<tr>
<td><b><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65700">3110M</a></b>
</td>
<td>1000&nbsp;MHz
</td>
<td>2012-06-24
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78170">3115C</a>
</td>
<td>25&nbsp;W / 2.5&nbsp;GHz
</td>
<td rowspan="2" colspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td rowspan="2">4&nbsp;MB
</td>
<td rowspan="2">2013-09-10
</td>
<td>$241
</td></tr>
<tr>
<td rowspan="7">Pentium
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78169">B925C</a>
</td>
<td>15&nbsp;W / 2.0&nbsp;GHz
</td>
<td>OEM
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/78429">A1018</a>
</td>
<td rowspan="15">2 (2)
</td>
<td>35&nbsp;W / 2.1&nbsp;GHz
</td>
<td rowspan="3">650&nbsp;MHz
</td>
<td>1000&nbsp;MHz
</td>
<td>1&nbsp;MB
</td>
<td>June 2013
</td>
<td>$86 (India)
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72059">2030M</a>
</td>
<td>35&nbsp;W / 2.5&nbsp;GHz
</td>
<td rowspan="3">1100&nbsp;MHz
</td>
<td rowspan="14">2&nbsp;MB
</td>
<td>2013-01-20
</td>
<td rowspan="4">$134
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71142">2020M</a>
</td>
<td>35&nbsp;W / 2.4&nbsp;GHz
</td>
<td>2012-09-30
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75191">2127U</a>
</td>
<td>17&nbsp;W / 1.9&nbsp;GHz
</td>
<td rowspan="4">350&nbsp;MHz
</td>
<td>2013-06-09
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71469">2117U</a>
</td>
<td>17&nbsp;W / 1.8&nbsp;GHz
</td>
<td>1000&nbsp;MHz
</td>
<td>2012-09-30
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72016">2129Y</a>
</td>
<td>7&nbsp;W
</td>
<td>10&nbsp;W / 1.1&nbsp;GHz
</td>
<td>850&nbsp;MHz
</td>
<td>2013-01-07
</td>
<td>$150
</td></tr>
<tr>
<td rowspan="10">Celeron
</td>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75102">1019Y</a>
</td>
<td>7&nbsp;W
</td>
<td>10&nbsp;W / 1.0&nbsp;GHz
</td>
<td>800&nbsp;MHz
</td>
<td>April 2013
</td>
<td>$153
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/74344">1020E</a>
</td>
<td rowspan="9" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td>
<td>35&nbsp;W / 2.2&nbsp;GHz
</td>
<td rowspan="4">650&nbsp;MHz
</td>
<td rowspan="7">1000&nbsp;MHz
</td>
<td rowspan="2">2013-01-20
</td>
<td rowspan="7">$86
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71994">1020M</a>
</td>
<td>35&nbsp;W / 2.1&nbsp;GHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75193">1005M</a>
</td>
<td>35&nbsp;W / 1.9&nbsp;GHz
</td>
<td>2013-06-09
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72060">1000M</a>
</td>
<td>35&nbsp;W / 1.8&nbsp;GHz
</td>
<td rowspan="2">2013-01-20
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/71995">1037U</a>
</td>
<td>17&nbsp;W / 1.8&nbsp;GHz
</td>
<td rowspan="5">350&nbsp;MHz
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/75192">1017U</a>
</td>
<td>17&nbsp;W / 1.6&nbsp;GHz
</td>
<td>2013-06-09
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/72061">1007U</a>
</td>
<td>17&nbsp;W / 1.5&nbsp;GHz
</td>
<td rowspan="3">2013-01-20
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/74345">1047UE</a>
</td>
<td>17&nbsp;W / 1.4&nbsp;GHz
</td>
<td rowspan="2">900&nbsp;MHz
</td>
<td>$134
</td></tr>
<tr>
<td><a rel="nofollow" class="external text" href="http://ark.intel.com/products/74346">927UE</a>
</td>
<td>1 (1)
</td>
<td>17&nbsp;W / 1.5&nbsp;GHz
</td>
<td>1&nbsp;MB
</td>
<td>$107
</td></tr></tbody><tfoot></tfoot></table>
<p>Suffixes to denote:
</p>
<ul><li>M&nbsp;–  Mobile processor</li>
<li>Q&nbsp;–  Quad-core</li>
<li>U&nbsp;–  Ultra-low power</li>
<li>X&nbsp;–  "Extreme"</li>
<li>Y&nbsp;–  Extreme ultra-low power</li></ul>
<h2><span class="mw-headline" id="Roadmap">Roadmap</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=12" title="Edit section: Roadmap">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel demonstrated the <a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> architecture in September 2011, which began release in 2013 as the successor to <a href="https://en.wikipedia.org/wiki/Sandy_Bridge_(microarchitecture)" class="mw-redirect" title="Sandy Bridge (microarchitecture)">Sandy Bridge</a> and Ivy Bridge.<sup id="cite_ref-haswell_69-0" class="reference"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_note-haswell-69">[68]</a></sup>
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=13" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div role="navigation" aria-label="Portals" class="noprint portal plainlist tright" style="margin:0.5em 0 0.5em 1em;border:solid #aaa 1px">
<ul style="display:table;box-sizing:border-box;padding:0.1em;max-width:175px;background:#f9f9f9;font-size:85%;line-height:110%;font-style:italic;font-weight:bold">
<li style="display:table-row"><span style="display:table-cell;padding:0.2em;vertical-align:middle;text-align:center"><a href="https://en.wikipedia.org/wiki/File:Internet_map_1024.jpg" class="image"><img alt="icon" src="./file_files/28px-Internet_map_1024.jpg" decoding="async" width="28" height="28" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/42px-Internet_map_1024.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/56px-Internet_map_1024.jpg 2x" data-file-width="1280" data-file-height="1280"></a></span><span style="display:table-cell;padding:0.2em 0.2em 0.2em 0.3em;vertical-align:middle"><a href="https://en.wikipedia.org/wiki/Portal:Computer_Science" class="mw-redirect" title="Portal:Computer Science">Computer Science portal</a></span></li>
<li style="display:table-row"><span style="display:table-cell;padding:0.2em;vertical-align:middle;text-align:center"><a href="https://en.wikipedia.org/wiki/File:Nuvola_apps_ksim.png" class="image"><img alt="icon" src="./file_files/28px-Nuvola_apps_ksim.png" decoding="async" width="28" height="28" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/42px-Nuvola_apps_ksim.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/56px-Nuvola_apps_ksim.png 2x" data-file-width="128" data-file-height="128"></a></span><span style="display:table-cell;padding:0.2em 0.2em 0.2em 0.3em;vertical-align:middle"><a href="https://en.wikipedia.org/wiki/Portal:Electronics" title="Portal:Electronics">Electronics portal</a></span></li></ul></div>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">List of Intel CPU microarchitectures</a></li></ul>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=14" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist" style="list-style-type: lower-alpha;">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-transistor-counts-38"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-transistor-counts_38-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-transistor-counts_38-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-transistor-counts_38-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">Transistor counts for M-2, H-2 and HM-4 were determined by a comparison of transistor counts in Sandy Bridge and HE-4. Performing a comparative analysis gave counts of 108&nbsp;million transistors per core, 67&nbsp;million transistors per 1&nbsp;MB of L3 cache, 88&nbsp;million transistors for the memory controller and other chip features, and roughly 21&nbsp;million transistors for each execution unit inside the Intel HD&nbsp;4000. All this is an attempt to determine the transistor count mathematically, and is not backed by any sources. Thus, these transistor counts may be inaccurate.</span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=15" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-1" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20140116133839/http://www.intelfreepress.com/news/origin-of-a-codename-ivy-bridge/48">"Origin of a Codename: Ivy Bridge"</a>. Intelfreepress.com. 19 April 2012. Archived from <a rel="nofollow" class="external text" href="http://www.intelfreepress.com/news/origin-of-a-codename-ivy-bridge/48">the original</a> on 16 January 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">16 January</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Origin+of+a+Codename%3A+Ivy+Bridge&amp;rft.pub=Intelfreepress.com&amp;rft.date=2012-04-19&amp;rft_id=http%3A%2F%2Fwww.intelfreepress.com%2Fnews%2Forigin-of-a-codename-ivy-bridge%2F48&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r886058088">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-2" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.techpowerup.com/153756/Ivy-Bridge-Quad-Core-to-Have-77W-TDP-Intel-Plans-for-LGA1155-Ivy-Bridge-Entry.html">"Ivy Bridge Quad-Core to Have 77W TDP, Intel Plans for LGA1155 Ivy Bridge Entry"</a>. techPowerUp. October 18, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">October 12,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ivy+Bridge+Quad-Core+to+Have+77W+TDP%2C+Intel+Plans+for+LGA1155+Ivy+Bridge+Entry&amp;rft.pub=techPowerUp&amp;rft.date=2011-10-18&amp;rft_id=http%3A%2F%2Fwww.techpowerup.com%2F153756%2FIvy-Bridge-Quad-Core-to-Have-77W-TDP-Intel-Plans-for-LGA1155-Ivy-Bridge-Entry.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-3" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Anand Lal Shimpi (June 1, 2011). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/4406/correction-ivy-bridge-and-thunderbolt-featured-not-integrated/">"Correction: Ivy Bridge and Thunderbolt – Featured, not Integrated"</a>. <i><a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 11,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=Correction%3A+Ivy+Bridge+and+Thunderbolt+%E2%80%93+Featured%2C+not+Integrated&amp;rft.date=2011-06-01&amp;rft.au=Anand+Lal+Shimpi&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F4406%2Fcorrection-ivy-bridge-and-thunderbolt-featured-not-integrated%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-4" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Gruener, Wolfgang (October 19, 2011). <a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/ivy-bridge-processor-release-22nm-3d-transistor,13753.html">"Intel to Sell Ivy Bridge Late in Q4 2011"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 11,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Intel+to+Sell+Ivy+Bridge+Late+in+Q4+2011&amp;rft.date=2011-10-19&amp;rft.aulast=Gruener&amp;rft.aufirst=Wolfgang&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fivy-bridge-processor-release-22nm-3d-transistor%2C13753.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-5" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Demerjian, Charlie (April 23, 2012). <a rel="nofollow" class="external text" href="http://semiaccurate.com/2012/04/23/intel-launches-ivy-bridge-amid-crushing-marketing-buzzwords/">"Intel launches Ivy Bridge amid crushing marketing buzzwords"</a>. SemiAccurate<span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+launches+Ivy+Bridge+amid+crushing+marketing+buzzwords&amp;rft.pub=SemiAccurate&amp;rft.date=2012-04-23&amp;rft.aulast=Demerjian&amp;rft.aufirst=Charlie&amp;rft_id=http%3A%2F%2Fsemiaccurate.com%2F2012%2F04%2F23%2Fintel-launches-ivy-bridge-amid-crushing-marketing-buzzwords%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-6" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6249/intels-pentium-and-core-i3-desktop-ivy-bridge-cpus-arrive">"Intel's Pentium and Core&nbsp;i3 Desktop Ivy Bridge CPUs Arrive"</a>. AnandTech<span class="reference-accessdate">. Retrieved <span class="nowrap">October 12,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%E2%80%99s+Pentium+and+Core+i3+Desktop+Ivy+Bridge+CPUs+Arrive&amp;rft.pub=AnandTech&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6249%2Fintels-pentium-and-core-i3-desktop-ivy-bridge-cpus-arrive&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-7" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/support/articles/000006105/processors.html">"Does My Intel® Processor Support Microsoft Windows® 10?"</a>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">May 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Does+My+Intel%C2%AE+Processor+Support+Microsoft+Windows%C2%AE+10%3F&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fsupport%2Farticles%2F000006105%2Fprocessors.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-8" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/cd/corporate/europe/emea/heb/290083.htm">"Intel Israel: Innovation as a Leadership Strategy"</a>. Intel.com<span class="reference-accessdate">. Retrieved <span class="nowrap">May 6,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Israel%3A+Innovation+as+a+Leadership+Strategy&amp;rft.pub=Intel.com&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcd%2Fcorporate%2Feurope%2Femea%2Fheb%2F290083.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-9" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Webster, Clive (October 10, 2011). <a rel="nofollow" class="external text" href="http://www.bit-tech.net/hardware/cpus/2011/10/10/all-about-ivy-bridge/6">"Ivy Bridge Media Upgrades and Security Features"</a>. <i>bit-tech</i>. <a href="https://en.wikipedia.org/wiki/Dennis_Publishing_Limited" class="mw-redirect" title="Dennis Publishing Limited">Dennis Publishing Limited</a><span class="reference-accessdate">. Retrieved <span class="nowrap">December 22,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=bit-tech&amp;rft.atitle=Ivy+Bridge+Media+Upgrades+and+Security+Features&amp;rft.date=2011-10-10&amp;rft.aulast=Webster&amp;rft.aufirst=Clive&amp;rft_id=http%3A%2F%2Fwww.bit-tech.net%2Fhardware%2Fcpus%2F2011%2F10%2F10%2Fall-about-ivy-bridge%2F6&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-10" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Shvets, Gennadiy (November 27, 2011). <a rel="nofollow" class="external text" href="http://www.cpu-world.com/news_2011/2011112701_Ivy_Bridge_desktop_CPU_lineup_details.html">"Ivy Bridge desktop CPU lineup details"</a>. <i>CPU World</i><span class="reference-accessdate">. Retrieved <span class="nowrap">December 22,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CPU+World&amp;rft.atitle=Ivy+Bridge+desktop+CPU+lineup+details&amp;rft.date=2011-11-27&amp;rft.aulast=Shvets&amp;rft.aufirst=Gennadiy&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2Fnews_2011%2F2011112701_Ivy_Bridge_desktop_CPU_lineup_details.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-11" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://newsroom.intel.com/community/intel_newsroom/blog/2011/05/04/intel-reinvents-transistors-using-new-3-d-structure">"Intel Reinvents Transistors Using New 3-D structure"</a>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">May 4,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Reinvents+Transistors+Using+New+3-D+structure&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fcommunity%2Fintel_newsroom%2Fblog%2F2011%2F05%2F04%2Fintel-reinvents-transistors-using-new-3-d-structure&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-ieee_spectrum-12"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-ieee_spectrum_12-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Taylor, Greg; Cox, George (September 2011). <a rel="nofollow" class="external text" href="http://spectrum.ieee.org/computing/hardware/behind-intels-new-randomnumber-generator/0">"Behind Intel's New Random-Number Generator"</a>. <i>Spectrum</i>. <a href="https://en.wikipedia.org/wiki/IEEE" class="mw-redirect" title="IEEE">IEEE</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Spectrum&amp;rft.atitle=Behind+Intel%27s+New+Random-Number+Generator&amp;rft.date=2011-09&amp;rft.aulast=Taylor&amp;rft.aufirst=Greg&amp;rft.au=Cox%2C+George&amp;rft_id=http%3A%2F%2Fspectrum.ieee.org%2Fcomputing%2Fhardware%2Fbehind-intels-new-randomnumber-generator%2F0&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-bull_mountain-13"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-bull_mountain_13-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://software.intel.com/en-us/articles/download-the-latest-bull-mountain-software-implementation-guide/?wapkw=%28bull+mountain%29">"Bull Mountain Software Implementation Guide"</a>. Intel. June 12, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">December 4,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Bull+Mountain+Software+Implementation+Guide&amp;rft.pub=Intel&amp;rft.date=2011-06-12&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Fen-us%2Farticles%2Fdownload-the-latest-bull-mountain-software-implementation-guide%2F%3Fwapkw%3D%2528bull%2Bmountain%2529&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-14" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://blogs.msdn.microsoft.com/chuckw/2012/09/11/directxmath-f16c-and-fma/">"DirectXMath: F16C and FMA"</a>. <i>microsoft.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 21,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=microsoft.com&amp;rft.atitle=DirectXMath%3A+F16C+and+FMA&amp;rft_id=https%3A%2F%2Fblogs.msdn.microsoft.com%2Fchuckw%2F2012%2F09%2F11%2Fdirectxmath-f16c-and-fma%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-15" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://electronicdesign.com/learning-resources/understanding-intels-ivy-bridge-random-number-generator">"Understanding Intel's Ivy Bridge Random Number Generator"</a>. <i>electronicdesign.com</i>. December 11, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">March 21,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=electronicdesign.com&amp;rft.atitle=Understanding+Intel%27s+Ivy+Bridge+Random+Number+Generator&amp;rft.date=2012-12-11&amp;rft_id=http%3A%2F%2Felectronicdesign.com%2Flearning-resources%2Funderstanding-intels-ivy-bridge-random-number-generator&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-16" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Delahunty, James (March 30, 2011). <a rel="nofollow" class="external text" href="http://www.afterdawn.com/news/article.cfm/2011/03/30/intel_ivy_bridge_chips_feature_pci_express_3_0">"Intel Ivy Bridge chips feature PCI Express 3.0"</a>. <i>After Dawn News</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 11,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=After+Dawn+News&amp;rft.atitle=Intel+Ivy+Bridge+chips+feature+PCI+Express+3.0&amp;rft.date=2011-03-30&amp;rft.aulast=Delahunty&amp;rft.aufirst=James&amp;rft_id=http%3A%2F%2Fwww.afterdawn.com%2Fnews%2Farticle.cfm%2F2011%2F03%2F30%2Fintel_ivy_bridge_chips_feature_pci_express_3_0&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-IB-17"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-IB_17-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-IB_17-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/4790/ivy-bridge-overclocking-ratio-changes-without-reboot-more-ratios-and-ddr32800">"Ivy Bridge Overclocking: Ratio Changes Without Reboot, More Ratios and DDR3-2800"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">February 21,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ivy+Bridge+Overclocking%3A+Ratio+Changes+Without+Reboot%2C+More+Ratios+and+DDR3-2800&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F4790%2Fivy-bridge-overclocking-ratio-changes-without-reboot-more-ratios-and-ddr32800&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-anandtech_ivy_bridge-18"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-anandtech_ivy_bridge_18-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-anandtech_ivy_bridge_18-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation news">Vättö, Kristian (May 6, 2011). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/4318/intel-roadmap-ivy-bridge-panther-point-ssds/">"Intel's Roadmap: Ivy Bridge, Panther Point, and SSDs"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 11,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel%E2%80%99s+Roadmap%3A+Ivy+Bridge%2C+Panther+Point%2C+and+SSDs&amp;rft.date=2011-05-06&amp;rft.aulast=V%C3%A4tt%C3%B6&amp;rft.aufirst=Kristian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F4318%2Fintel-roadmap-ivy-bridge-panther-point-ssds%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-19" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://downloadcenter.intel.com/download/28164/">"Intel Download Center"</a>. <i>Intel Download Center</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 18,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+Download+Center&amp;rft.atitle=Intel+Download+Center&amp;rft_id=https%3A%2F%2Fdownloadcenter.intel.com%2Fdownload%2F28164%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-20" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.geeks3d.com/20140605/intel-hd-graphics-drivers-v10-18-10-3621-with-one-new-opengl-extension/">"Intel HD Graphics Drivers v10.18.10.3621 with one new OpenGL Extension"</a>. Geeks3D<span class="reference-accessdate">. Retrieved <span class="nowrap">June 5,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+HD+Graphics+Drivers+v10.18.10.3621+with+one+new+OpenGL+Extension&amp;rft.pub=Geeks3D&amp;rft_id=http%3A%2F%2Fwww.geeks3d.com%2F20140605%2Fintel-hd-graphics-drivers-v10-18-10-3621-with-one-new-opengl-extension%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-21" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Larabel, Michael. <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=Intel-IVB-GL42-Mesa-17.1">"Intel Ivy Bridge Gets OpenGL 4.2 On Mesa 17.1"</a>. <i>Phoronix</i><span class="reference-accessdate">. Retrieved <span class="nowrap">October 12,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Intel+Ivy+Bridge+Gets+OpenGL+4.2+On+Mesa+17.1&amp;rft.aulast=Larabel&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DIntel-IVB-GL42-Mesa-17.1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-22" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Karmehed, Anton (May 31, 2011). <a rel="nofollow" class="external text" href="http://www.nordichardware.com/news/69-cpu-chipset/43332-intel-ivy-bridge-gets-variable-tdp-and-thunderbolt.html">"Intel Ivy Bridge gets variable TDP and Thunderbolt"</a>. NHW.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Ivy+Bridge+gets+variable+TDP+and+Thunderbolt&amp;rft.pub=NHW&amp;rft.date=2011-05-31&amp;rft.aulast=Karmehed&amp;rft.aufirst=Anton&amp;rft_id=http%3A%2F%2Fwww.nordichardware.com%2Fnews%2F69-cpu-chipset%2F43332-intel-ivy-bridge-gets-variable-tdp-and-thunderbolt.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-23" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text">LG Nilsson, <a rel="nofollow" class="external text" href="http://vr-zone.com/articles/most-desktop-ivy-bridge-systems-won-t-support-three-displays/15407.html">Most desktop Ivy Bridge systems won't support three displays</a> // VR Zone, March 31, 2012 <a rel="nofollow" class="external text" href="https://web.archive.org/web/20121017150543/http://vr-zone.com/articles/most-desktop-ivy-bridge-systems-won-t-support-three-displays/15407.html">Archived</a> October 17, 2012, at the <a href="https://en.wikipedia.org/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-24" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Anand Lal Shimpi (October 5, 2012). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6355/intels-haswell-architecture/6">"Intel's Haswell Architecture Analyzed"</a>. <a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">October 20,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Haswell+Architecture+Analyzed&amp;rft.pub=AnandTech&amp;rft.date=2012-10-05&amp;rft.au=Anand+Lal+Shimpi&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6355%2Fintels-haswell-architecture%2F6&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-25" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-optimization-manual.html">"Intel 64 and IA-32 Architectures Optimization Reference Manual"</a>. Intel.com<span class="reference-accessdate">. Retrieved <span class="nowrap">October 12,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Optimization+Reference+Manual&amp;rft.pub=Intel.com&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Farchitecture-and-technology%2F64-ia-32-architectures-optimization-manual.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-26" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/Assets/en_US/PDF/manual/248966.pdf?wapkw=order+number+248966-025">"Intel 64 and IA-32 Architectures Optimization Reference Manual"</a> <span class="cs1-format">(PDF)</span>. Intel.com<span class="reference-accessdate">. Retrieved <span class="nowrap">October 12,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Optimization+Reference+Manual&amp;rft.pub=Intel.com&amp;rft_id=http%3A%2F%2Fwww.intel.com%2FAssets%2Fen_US%2FPDF%2Fmanual%2F248966.pdf%3Fwapkw%3Dorder%2Bnumber%2B248966-025&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-27" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Chris Angelini. <a rel="nofollow" class="external text" href="http://www.tomshardware.com/reviews/core-i7-4960x-ivy-bridge-e-benchmark,3557.html">"Intel Core&nbsp;i7-4960X Review: Ivy Bridge-E, Benchmarked – Ivy Bridge-E: Core&nbsp;i7-4960X Gets Tested"</a>. Tomshardware.com<span class="reference-accessdate">. Retrieved <span class="nowrap">October 12,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i7-4960X+Review%3A+Ivy+Bridge-E%2C+Benchmarked+%E2%80%93+Ivy+Bridge-E%3A+Core+i7-4960X+Gets+Tested&amp;rft.pub=Tomshardware.com&amp;rft.au=Chris+Angelini&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fcore-i7-4960x-ivy-bridge-e-benchmark%2C3557.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-28" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://techreport.com/review/25293/intel-core-i7-4960x-processor-reviewed/7">"Intel's Core&nbsp;i7-4960X processor reviewed – The Tech Report – Page 7"</a>. The Tech Report<span class="reference-accessdate">. Retrieved <span class="nowrap">October 12,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Core+i7-4960X+processor+reviewed+%E2%80%93+The+Tech+Report+%E2%80%93+Page+7&amp;rft.pub=The+Tech+Report&amp;rft_id=http%3A%2F%2Ftechreport.com%2Freview%2F25293%2Fintel-core-i7-4960x-processor-reviewed%2F7&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-performance-29"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-performance_29-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/5626/ivy-bridge-preview-core-i7-3770k/">"The Ivy Bridge Preview: Core&nbsp;i7 3770K Tested"</a>. AnandTech<span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Ivy+Bridge+Preview%3A+Core+i7+3770K+Tested&amp;rft.pub=AnandTech&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F5626%2Fivy-bridge-preview-core-i7-3770k%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-heat-30"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-heat_30-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-heat_30-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/ivy-bridge-overclocking-high-temp,15512.html">"Intel's Ivy Bridge Hotter Than Sandy Bridge When Overclocked"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Ivy+Bridge+Hotter+Than+Sandy+Bridge+When+Overclocked&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fivy-bridge-overclocking-high-temp%2C15512.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-vr-zone-31"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-vr-zone_31-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-vr-zone_31-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-vr-zone_31-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-vr-zone_31-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://vr-zone.com/articles/ivy-bridge-proven-to-suffer-from-poor-thermal-grease/15844.html">"Ivy Bridge proven to suffer from poor thermal grease by"</a>. Vr-zone.com. May 11, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ivy+Bridge+proven+to+suffer+from+poor+thermal+grease+by&amp;rft.pub=Vr-zone.com&amp;rft.date=2012-05-11&amp;rft_id=http%3A%2F%2Fvr-zone.com%2Farticles%2Fivy-bridge-proven-to-suffer-from-poor-thermal-grease%2F15844.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-techpowerup-32"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-techpowerup_32-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.techpowerup.com/165882/TIM-is-Behind-Ivy-Bridge-Temperatures-After-All.html">"TIM is Behind Ivy Bridge Temperatures After All"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=TIM+is+Behind+Ivy+Bridge+Temperatures+After+All&amp;rft_id=http%3A%2F%2Fwww.techpowerup.com%2F165882%2FTIM-is-Behind-Ivy-Bridge-Temperatures-After-All.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-cheapTIM-33"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-cheapTIM_33-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-cheapTIM_33-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://news.softpedia.com/news/Intel-to-Officially-Enable-Better-Overclocking-in-Haswell-293719.shtml">"Intel to Officially Enable Better Overclocking in Haswell"</a>. News.softpedia.com. September 20, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">October 12,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+to+Officially+Enable+Better+Overclocking+in+Haswell&amp;rft.pub=News.softpedia.com&amp;rft.date=2012-09-20&amp;rft_id=http%3A%2F%2Fnews.softpedia.com%2Fnews%2FIntel-to-Officially-Enable-Better-Overclocking-in-Haswell-293719.shtml&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-34" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.tweaktown.com/news/24059/">"Ivy Bridge's heat problem is indeed caused by Intel's TIM choice"</a>. US: TweakTown. May 11, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">October 12,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ivy+Bridge%27s+heat+problem+is+indeed+caused+by+Intel%27s+TIM+choice&amp;rft.place=US&amp;rft.pub=TweakTown&amp;rft.date=2012-05-11&amp;rft_id=http%3A%2F%2Fwww.tweaktown.com%2Fnews%2F24059%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-35" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">WhiteFireDragon (August 3, 2012). <a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=XXs0I5kuoX4">"Fixing Haswell and Ivy Bridge CPU temps: IHS removal"</a>. youtube.com<span class="reference-accessdate">. Retrieved <span class="nowrap">November 8,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Fixing+Haswell+and+Ivy+Bridge+CPU+temps%3A+IHS+removal&amp;rft.pub=youtube.com&amp;rft.date=2012-08-03&amp;rft.au=WhiteFireDragon&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3DXXs0I5kuoX4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-36" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/news/2171299/intel-admits-ivy-bridge-chips-run-hotter">"Intel admits Ivy Bridge chips run hotter"</a>. The Inquirer<span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+admits+Ivy+Bridge+chips+run+hotter&amp;rft.pub=The+Inquirer&amp;rft_id=http%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F2171299%2Fintel-admits-ivy-bridge-chips-run-hotter&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-Intel_Datasheet-37"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-Intel_Datasheet_37-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-Intel_Datasheet_37-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-Intel_Datasheet_37-2"><sup><i><b>c</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-Intel_Datasheet_37-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/3rd-gen-core-family-mobile-vol-1-datasheet.pdf">"Mobile 3rd Generation Intel Core Processor Family Datasheet"</a> <span class="cs1-format">(PDF)</span>. Intel. April 23, 2012.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Mobile+3rd+Generation+Intel+Core+Processor+Family+Datasheet&amp;rft.pub=Intel&amp;rft.date=2012-04-23&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F3rd-gen-core-family-mobile-vol-1-datasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-39" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/5771/the-intel-ivy-bridge-core-i7-3770k-review">"The Intel Ivy Bridge (Core&nbsp;i7 3770K) Review"</a>. AnandTech<span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Intel+Ivy+Bridge+%28Core+i7+3770K%29+Review&amp;rft.pub=AnandTech&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F5771%2Fthe-intel-ivy-bridge-core-i7-3770k-review&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-Ivy_Bridge_Modular_Design-40"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-Ivy_Bridge_Modular_Design_40-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-Ivy_Bridge_Modular_Design_40-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Goto, Hiroshige (February 22, 2012). <a rel="nofollow" class="external text" href="http://pc.watch.impress.co.jp/docs/column/kaigai/20120222_513581.html">"Ivy Bridge Modular Design"</a> (in Japanese)<span class="reference-accessdate">. Retrieved <span class="nowrap">December 22,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ivy+Bridge+Modular+Design&amp;rft.date=2012-02-22&amp;rft.aulast=Goto&amp;rft.aufirst=Hiroshige&amp;rft_id=http%3A%2F%2Fpc.watch.impress.co.jp%2Fdocs%2Fcolumn%2Fkaigai%2F20120222_513581.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-41" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/4798/ivy-bridge-148b-transistors">"Ivy Bridge: 1.4B Transistors"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ivy+Bridge%3A+1.4B+Transistors&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F4798%2Fivy-bridge-148b-transistors&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-intel-xeon-e7-v2-42"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-intel-xeon-e7-v2_42-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-intel-xeon-e7-v2_42-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/design-guides/xeon-e7-v2-thermal-guide.pdf">"Intel Xeon Processor E7-2800/4800/8800 v2 Product Family Thermal/Mechanical Specifications and Design Guide"</a> <span class="cs1-format">(PDF)</span>. <a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a>. February 2014. pp.&nbsp;17–18, 81<span class="reference-accessdate">. Retrieved <span class="nowrap">August 24,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Xeon+Processor+E7-2800%2F4800%2F8800+v2+Product+Family+Thermal%2FMechanical+Specifications+and+Design+Guide&amp;rft.pages=17-18%2C+81&amp;rft.pub=Intel&amp;rft.date=2014-02&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdesign-guides%2Fxeon-e7-v2-thermal-guide.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-anandtech-xeon-e5-2600-v2-43"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-anandtech-xeon-e5-2600-v2_43-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-anandtech-xeon-e5-2600-v2_43-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/7285/intel-xeon-e5-2600-v2-12-core-ivy-bridge-ep">"Intel's Xeon E5-2600 V2: 12-core Ivy Bridge EP for Servers"</a>. AnandTech. September 17, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">January 21,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Xeon+E5-2600+V2%3A+12-core+Ivy+Bridge+EP+for+Servers&amp;rft.pub=AnandTech&amp;rft.date=2013-09-17&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7285%2Fintel-xeon-e5-2600-v2-12-core-ivy-bridge-ep&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-44" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/news_2013/2013100101_Some_details_of_Ivy_Bridge-EX_processors.html">"Some details of Ivy Bridge-EX processors"</a>. Cpu-world.com<span class="reference-accessdate">. Retrieved <span class="nowrap">October 12,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Some+details+of+Ivy+Bridge-EX+processors&amp;rft.pub=Cpu-world.com&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2Fnews_2013%2F2013100101_Some_details_of_Ivy_Bridge-EX_processors.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-45" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Charlie Demerjian. <a rel="nofollow" class="external text" href="http://semiaccurate.com/2014/02/18/intel-releases-ivy-bridge-ex-now-known-xeon-e7-v2/">"Intel releases Ivy Bridge-EX now known as Xeon E7 v2"</a>. SemiAccurate<span class="reference-accessdate">. Retrieved <span class="nowrap">February 19,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+releases+Ivy+Bridge-EX+now+known+as+Xeon+E7+v2&amp;rft.pub=SemiAccurate&amp;rft.au=Charlie+Demerjian&amp;rft_id=http%3A%2F%2Fsemiaccurate.com%2F2014%2F02%2F18%2Fintel-releases-ivy-bridge-ex-now-known-xeon-e7-v2%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-46" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wccftech.com/intel-xeon-e7-ivy-bridgeex-lineup-detailed-xeon-e78890-v2-ivy-town-chip-15-cores-375-mb-llc/">"Intel Xeon E7 'Ivy Bridge-EX' Lineup Detailed – Xeon E7-8890 V2 'Ivy Town' Chip With 15 Cores and 37.5 MB LLC"</a>. Wccftech.com. February 2, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">February 16,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Xeon+E7+%27Ivy+Bridge-EX%27+Lineup+Detailed+%E2%80%93+Xeon+E7-8890+V2+%27Ivy+Town%27+Chip+With+15+Cores+and+37.5+MB+LLC&amp;rft.pub=Wccftech.com&amp;rft.date=2014-02-02&amp;rft_id=http%3A%2F%2Fwccftech.com%2Fintel-xeon-e7-ivy-bridgeex-lineup-detailed-xeon-e78890-v2-ivy-town-chip-15-cores-375-mb-llc%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-47" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Johan De Gelas (December 19, 2013). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/7479/server-buying-decisions-memory/2">"Server Buying Decisions: Memory"</a>. <a href="https://en.wikipedia.org/wiki/AnandTech" title="AnandTech">AnandTech</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Server+Buying+Decisions%3A+Memory&amp;rft.pub=AnandTech&amp;rft.date=2013-12-19&amp;rft.au=Johan+De+Gelas&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7479%2Fserver-buying-decisions-memory%2F2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-48" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://globalsp.ts.fujitsu.com/dmsp/Publications/public/wp-ivy-bridge-ep-memory-performance-ww-en.pdf">"Fujitsu PRIMERGY Servers Memory Performance of Xeon E5-2600 v2 (Ivy Bridge-EP) based Systems"</a> <span class="cs1-format">(PDF)</span>. <i>fujitsu.com</i>. November 14, 2013. pp.&nbsp;4–5<span class="reference-accessdate">. Retrieved <span class="nowrap">September 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=fujitsu.com&amp;rft.atitle=Fujitsu+PRIMERGY+Servers+Memory+Performance+of+Xeon+E5-2600+v2+%28Ivy+Bridge-EP%29+based+Systems&amp;rft.pages=4-5&amp;rft.date=2013-11-14&amp;rft_id=http%3A%2F%2Fglobalsp.ts.fujitsu.com%2Fdmsp%2FPublications%2Fpublic%2Fwp-ivy-bridge-ep-memory-performance-ww-en.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-49" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Jason Fan (2013). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140910200016/http://www.worldhostingdays.com/downloads/2013-china/mF1a.pdf">"The importance of proper memory configuration for optimal performance (Intel Reference –  E5-2600 v2 DDR3 RDIMM Memory Speeds; Intel Reference – E5-2600 v2 DDR3 LRDIMM &amp; ECC UDIMM Memory Speeds)"</a> <span class="cs1-format">(PDF)</span>. <i>worldhostingdays.com</i>. <a href="https://en.wikipedia.org/wiki/Kingston_Technology" title="Kingston Technology">Kingston Technology</a>. pp.&nbsp;7–8. Archived from <a rel="nofollow" class="external text" href="http://www.worldhostingdays.com/downloads/2013-china/mF1a.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 10 September 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">9 September</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=worldhostingdays.com&amp;rft.atitle=The+importance+of+proper+memory+configuration+for+optimal+performance+%28Intel+Reference+%E2%80%93++E5-2600+v2+DDR3+RDIMM+Memory+Speeds%3B+Intel+Reference+%E2%80%93+E5-2600+v2+DDR3+LRDIMM+%26+ECC+UDIMM+Memory+Speeds%29&amp;rft.pages=7-8&amp;rft.date=2013&amp;rft.au=Jason+Fan&amp;rft_id=http%3A%2F%2Fwww.worldhostingdays.com%2Fdownloads%2F2013-china%2FmF1a.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-50" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Khang Nguyen (December 17, 2013). <a rel="nofollow" class="external text" href="https://software.intel.com/en-us/blogs/2013/12/17/apic-virtualization-performance-testing-and-iozone">"APIC Virtualization Performance Testing and Iozone"</a>. <i>software.intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 12,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=software.intel.com&amp;rft.atitle=APIC+Virtualization+Performance+Testing+and+Iozone&amp;rft.date=2013-12-17&amp;rft.au=Khang+Nguyen&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fblogs%2F2013%2F12%2F17%2Fapic-virtualization-performance-testing-and-iozone&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-51" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/product-briefs/xeon-e5-4600-v2-brief.pdf">"Product Brief Intel Xeon Processor E5-4600 v2 Product Family"</a> <span class="cs1-format">(PDF)</span>. Intel. March 14, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">July 12,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Product+Brief+Intel+Xeon+Processor+E5-4600+v2+Product+Family&amp;rft.pub=Intel&amp;rft.date=2014-03-14&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fproduct-briefs%2Fxeon-e5-4600-v2-brief.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-52" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Novakovic, Nebojsa (February 12, 2014). <a rel="nofollow" class="external text" href="http://vr-zone.com/articles/ivy-bridge-ep-xeon-e5-gets-2013-refresh/56672.html">"Ivy Bridge-EP: Xeon E5 gets its 2013 refresh"</a>. Vr-zone.com<span class="reference-accessdate">. Retrieved <span class="nowrap">February 16,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ivy+Bridge-EP%3A+Xeon+E5+gets+its+2013+refresh&amp;rft.pub=Vr-zone.com&amp;rft.date=2014-02-12&amp;rft.aulast=Novakovic&amp;rft.aufirst=Nebojsa&amp;rft_id=http%3A%2F%2Fvr-zone.com%2Farticles%2Fivy-bridge-ep-xeon-e5-gets-2013-refresh%2F56672.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-theregister-15-core-xeon-53"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-theregister-15-core-xeon_53-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2014/02/18/intel_releases_mission_critical_two_four_and_eight_socket_xeon_e7_v2_line/">"Better late than never: Monster 15-core Xeon chips let loose by Intel"</a>. The Register. February 18, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">February 20,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Better+late+than+never%3A+Monster+15-core+Xeon+chips+let+loose+by+Intel&amp;rft.pub=The+Register&amp;rft.date=2014-02-18&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2F2014%2F02%2F18%2Fintel_releases_mission_critical_two_four_and_eight_socket_xeon_e7_v2_line%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-54" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Timothy Prickett Morgan (December 15, 2013). <a rel="nofollow" class="external text" href="http://www.enterprisetech.com/2013/12/15/future-intel-xeon-e7-processors-sighted/">"Future Intel Xeon E7 Processors Sighted"</a>. Enterprisetech.com<span class="reference-accessdate">. Retrieved <span class="nowrap">January 21,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Future+Intel+Xeon+E7+Processors+Sighted&amp;rft.pub=Enterprisetech.com&amp;rft.date=2013-12-15&amp;rft.au=Timothy+Prickett+Morgan&amp;rft_id=http%3A%2F%2Fwww.enterprisetech.com%2F2013%2F12%2F15%2Ffuture-intel-xeon-e7-processors-sighted%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-Ivy_Bridge-E_processors_to_start_at_$310-55"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-Ivy_Bridge-E_processors_to_start_at_$310_55-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-Ivy_Bridge-E_processors_to_start_at_$310_55-1"><sup><i><b>b</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-Ivy_Bridge-E_processors_to_start_at_$310_55-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Cyril Kowaliski (August 1, 2013). <a rel="nofollow" class="external text" href="http://techreport.com/news/25168/report-ivy-bridge-e-processors-to-start-at-310">"Ivy Bridge-E processors to start at $310"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ivy+Bridge-E+processors+to+start+at+%24310&amp;rft.date=2013-08-01&amp;rft.au=Cyril+Kowaliski&amp;rft_id=http%3A%2F%2Ftechreport.com%2Fnews%2F25168%2Freport-ivy-bridge-e-processors-to-start-at-310&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-56" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/65523/Intel-Core-i7-3770K-Processor-%288M-Cache-up-to-3_90-GHz%29">"Intel Core&nbsp;i7-3770K Processor (8M Cache, up to 3.90&nbsp;GHz)"</a>. Ark.intel.com<span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i7-3770K+Processor+%288M+Cache%2C+up+to+3.90+GHz%29&amp;rft.pub=Ark.intel.com&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2F65523%2FIntel-Core-i7-3770K-Processor-%25288M-Cache-up-to-3_90-GHz%2529&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-presence-pc-57"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-presence-pc_57-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-presence-pc_57-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.engadget.com/2012/05/31/intel-dual-core-ivy-bridge/">"Intel details 14 dual-core Ivy Bridge processors ahead of Computex"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 30,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+details+14+dual-core+Ivy+Bridge+processors+ahead+of+Computex&amp;rft_id=https%3A%2F%2Fwww.engadget.com%2F2012%2F05%2F31%2Fintel-dual-core-ivy-bridge%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-58" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Doug Crowthers (August 8, 2012). <a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/Ivy_Bridge-E-LGA_2011-X79-cpu-mobo,16588.html">"Intel's Ivy Bridge-E set for Q3 2013, Shows Leaked Slide"</a>. Tomshardware.com<span class="reference-accessdate">. Retrieved <span class="nowrap">October 12,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Ivy+Bridge-E+set+for+Q3+2013%2C+Shows+Leaked+Slide&amp;rft.pub=Tomshardware.com&amp;rft.date=2012-08-08&amp;rft.au=Doug+Crowthers&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fnews%2FIvy_Bridge-E-LGA_2011-X79-cpu-mobo%2C16588.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-59" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Timothy Prickett Morgan (September 10, 2013). <a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2013/09/10/intel_ivy_bridge_xeon_e5_2600_v2_launch/">"Intel carves up Xeon E5-2600 v2 chips for two-socket boxes"</a>. <i>The Register</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 13,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=Intel+carves+up+Xeon+E5-2600+v2+chips+for+two-socket+boxes&amp;rft.date=2013-09-10&amp;rft.au=Timothy+Prickett+Morgan&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2F2013%2F09%2F10%2Fintel_ivy_bridge_xeon_e5_2600_v2_launch%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-60" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="http://newsroom.intel.com/community/intel_newsroom/blog/2013/09/10/intel-introduces-highly-versatile-datacenter-processor-family-architected-for-new-era-of-services">"Intel Introduces Highly Versatile Datacenter Processor Family Architected for New Era of Services"</a>. <i>Press release</i>. September 10, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">September 13,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Press+release&amp;rft.atitle=Intel+Introduces+Highly+Versatile+Datacenter+Processor+Family+Architected+for+New+Era+of+Services&amp;rft.date=2013-09-10&amp;rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fcommunity%2Fintel_newsroom%2Fblog%2F2013%2F09%2F10%2Fintel-introduces-highly-versatile-datacenter-processor-family-architected-for-new-era-of-services&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-61" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.engadget.com/2012/10/17/intel-roadmap-reveals-10-core-xeon-e5-2600-v2-cpu/">"Intel roadmap reveals 10-core Xeon E5-2600 V2 Ivy Bridge CPU"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">January 3,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+roadmap+reveals+10-core+Xeon+E5-2600+V2+Ivy+Bridge+CPU&amp;rft_id=https%3A%2F%2Fwww.engadget.com%2F2012%2F10%2F17%2Fintel-roadmap-reveals-10-core-xeon-e5-2600-v2-cpu%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-IB-E-legitreviews-62"><span class="mw-cite-backlink">^ <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-IB-E-legitreviews_62-0"><span class="cite-accessibility-label">Jump up to: </span><sup><i><b>a</b></i></sup></a> <a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-IB-E-legitreviews_62-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">S., Mike (January 3, 2013). <a rel="nofollow" class="external text" href="http://www.legitreviews.com/news/14815/">"Leak: Enthusiast-Grade IB-E CPUs Slated for Q3 along with SB-E Core&nbsp;i7-3980X 8 Core CPU for Q2"</a>. Legit Reviews<span class="reference-accessdate">. Retrieved <span class="nowrap">January 23,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Leak%3A+Enthusiast-Grade+IB-E+CPUs+Slated+for+Q3+along+with+SB-E+Core+i7-3980X+8+Core+CPU+for+Q2&amp;rft.pub=Legit+Reviews&amp;rft.date=2013-01-03&amp;rft.aulast=S.&amp;rft.aufirst=Mike&amp;rft_id=http%3A%2F%2Fwww.legitreviews.com%2Fnews%2F14815%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"> (citing <a rel="nofollow" class="external text" href="http://wccftech.com/intels-leaked-roadmap-shows-ivy-bridgeepen-processors-12-cores-30mb-cache-130w-tdp/">an original post by Hassan Mujtaba on the same website</a>)</span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-63" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://techreport.com/news/24591/leaked-slide-outs-ivy-bridge-e-models">"Leaked slide outs Ivy Bridge-E models"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Leaked+slide+outs+Ivy+Bridge-E+models&amp;rft_id=http%3A%2F%2Ftechreport.com%2Fnews%2F24591%2Fleaked-slide-outs-ivy-bridge-e-models&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-CPU-World-IB-E-64"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-CPU-World-IB-E_64-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Shvets, Gennadiy (March 30, 2013). <a rel="nofollow" class="external text" href="http://www.cpu-world.com/news_2013/2013033001_Intel_Ivy_Bridge-E_extreme_CPUs_to_launch_in_Q3_2013.html">"Intel Ivy Bridge-E extreme CPUs to launch in Q3 2013"</a>. CPU World<span class="reference-accessdate">. Retrieved <span class="nowrap">March 30,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Ivy+Bridge-E+extreme+CPUs+to+launch+in+Q3+2013&amp;rft.pub=CPU+World&amp;rft.date=2013-03-30&amp;rft.aulast=Shvets&amp;rft.aufirst=Gennadiy&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2Fnews_2013%2F2013033001_Intel_Ivy_Bridge-E_extreme_CPUs_to_launch_in_Q3_2013.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"> (citing <a rel="nofollow" class="external text" href="http://chinese.vr-zone.com/57511/naming-same-as-haswell-ivy-bridge-e-will-have-core-i7-4960x-4930k-4820k-03292013/">VR Zone</a>)</span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-65" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web">Thomas Ryan (January 10, 2014). <a rel="nofollow" class="external text" href="http://semiaccurate.com/2014/01/10/intel-announces-xeon-e5-2400-v2-series-ces/">"Intel Announces the Xeon E5-2400 v2 Series at CES"</a>. SemiAccurate<span class="reference-accessdate">. Retrieved <span class="nowrap">January 21,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Announces+the+Xeon+E5-2400+v2+Series+at+CES&amp;rft.pub=SemiAccurate&amp;rft.date=2014-01-10&amp;rft.au=Thomas+Ryan&amp;rft_id=http%3A%2F%2Fsemiaccurate.com%2F2014%2F01%2F10%2Fintel-announces-xeon-e5-2400-v2-series-ces%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-66" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.v3.co.uk/v3-uk/news/2322218/intel-extends-xeon-e5-server-chip-family-with-e5-2400-v2-line-up">"Intel extends Xeon E5 server chip family with E5-2400 v2 line-up – IT News from"</a>. V3.co.uk<span class="reference-accessdate">. Retrieved <span class="nowrap">January 21,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+extends+Xeon+E5+server+chip+family+with+E5-2400+v2+line-up+%E2%80%93+IT+News+from&amp;rft.pub=V3.co.uk&amp;rft_id=http%3A%2F%2Fwww.v3.co.uk%2Fv3-uk%2Fnews%2F2322218%2Fintel-extends-xeon-e5-server-chip-family-with-e5-2400-v2-line-up&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-67" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.itworld.com/hardware/428779/intel-makes-custom-xeons-oracle">"Intel makes custom Xeons for Oracle"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 25,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+makes+custom+Xeons+for+Oracle&amp;rft_id=http%3A%2F%2Fwww.itworld.com%2Fhardware%2F428779%2Fintel-makes-custom-xeons-oracle&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-68" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://arstechnica.com/gadgets/2013/01/the-technical-details-behind-intels-7-watt-ivy-bridge-cpus/">"The technical details behind Intel's 7 watt Ivy Bridge CPUs"</a>. <a rel="nofollow" class="external free" href="https://arstechnica.com/">https://arstechnica.com/</a><span class="reference-accessdate">. Retrieved <span class="nowrap">January 14,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+technical+details+behind+Intel%27s+7+watt+Ivy+Bridge+CPUs&amp;rft.pub=https%3A%2F%2Farstechnica.com%2F&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fgadgets%2F2013%2F01%2Fthe-technical-details-behind-intels-7-watt-ivy-bridge-cpus%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span> <span class="cs1-visible-error error citation-comment">External link in <code class="cs1-code">|publisher=</code> (<a href="https://en.wikipedia.org/wiki/Help:CS1_errors#param_has_ext_link" title="Help:CS1 errors">help</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
<li id="cite_note-haswell-69"><span class="mw-cite-backlink"><b><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#cite_ref-haswell_69-0" aria-label="Jump up" title="Jump up">^</a></b></span> <span class="reference-text"><cite class="citation news">Crothers, Brooke (September 14, 2011). <a rel="nofollow" class="external text" href="http://news.cnet.com/8301-13924_3-20106098-64/haswell-chip-completes-ultrabook-revolution/">"Haswell chip completes Ultrabook 'revolution<span class="cs1-kern-right">'</span>"</a>. <i>The Circuits Blog</i>. CNET.com<span class="reference-accessdate">. Retrieved <span class="nowrap">November 11,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Circuits+Blog&amp;rft.atitle=Haswell+chip+completes+Ultrabook+%27revolution%27&amp;rft.date=2011-09-14&amp;rft.aulast=Crothers&amp;rft.aufirst=Brooke&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2F8301-13924_3-20106098-64%2Fhaswell-chip-completes-ultrabook-revolution%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit&amp;section=16" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table role="presentation" class="mbox-small plainlinks sistersitebox" style="background-color:#f9f9f9;border:1px solid #aaa;color:#000">
<tbody><tr>
<td class="mbox-image"><img alt="" src="./file_files/30px-Commons-logo.svg.png" decoding="async" width="30" height="40" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" data-file-width="1024" data-file-height="1376"></td>
<td class="mbox-text plainlist">Wikimedia Commons has media related to <i><b><a href="https://commons.wikimedia.org/wiki/Category:Ivy_Bridge_(microarchitecture)" class="extiw" title="commons:Category:Ivy Bridge (microarchitecture)">Ivy Bridge (microarchitecture)</a></b></i>.</td></tr>
</tbody></table>
<ul><li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/reviews/ivy-bridge-benchmark-core-i7-3770k,3181.html">"Intel Core&nbsp;i7-3770K Review: A Small Step Up For Ivy Bridge"</a>. Tom's Hardware. April 23, 2012.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i7-3770K+Review%3A+A+Small+Step+Up+For+Ivy+Bridge&amp;rft.pub=Tom%27s+Hardware&amp;rft.date=2012-04-23&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fivy-bridge-benchmark-core-i7-3770k%2C3181.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=YIkMaQJSyP8">"Video Animation: Mark Bohr Gets Small: 22&nbsp;nm Explained"</a>. <i>Video presentation</i>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">November 11,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Video+presentation&amp;rft.atitle=Video+Animation%3A+Mark+Bohr+Gets+Small%3A+22+nm+Explained&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3DYIkMaQJSyP8&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li>
<li><cite class="citation web">David Kanter (April 22, 2012). <a rel="nofollow" class="external text" href="http://realworldtech.com/page.cfm?ArticleID=RWT042212225031">"Intel's Ivy Bridge Graphics Architecture"</a>. realworldtech.com<span class="reference-accessdate">. Retrieved <span class="nowrap">April 24,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Ivy+Bridge+Graphics+Architecture&amp;rft.pub=realworldtech.com&amp;rft.date=2012-04-22&amp;rft.au=David+Kanter&amp;rft_id=http%3A%2F%2Frealworldtech.com%2Fpage.cfm%3FArticleID%3DRWT042212225031&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120923011411/http://www.xbitlabs.com/articles/cpu/display/core-i5-ivy-bridge.html">"Roundup: Intel Core&nbsp;i5 Processors with Ivy Bridge Microarchitecture"</a>. X-bit labs. 19 September 2012. Archived from <a rel="nofollow" class="external text" href="http://www.xbitlabs.com/articles/cpu/display/core-i5-ivy-bridge.html">the original</a> on 23 September 2012.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Roundup%3A+Intel+Core+i5+Processors+with+Ivy+Bridge+Microarchitecture&amp;rft.pub=X-bit+labs&amp;rft.date=2012-09-19&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Farticles%2Fcpu%2Fdisplay%2Fcore-i5-ivy-bridge.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120926234236/http://www.xbitlabs.com/articles/cpu/display/core-i3-ivy-bridge.html">"Roundup: Intel Core&nbsp;i3 Processors with Ivy Bridge Microarchitecture"</a>. X-bit labs. 25 September 2012. Archived from <a rel="nofollow" class="external text" href="http://www.xbitlabs.com/articles/cpu/display/core-i3-ivy-bridge.html">the original</a> on 26 September 2012.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Roundup%3A+Intel+Core+i3+Processors+with+Ivy+Bridge+Microarchitecture&amp;rft.pub=X-bit+labs&amp;rft.date=2012-09-25&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Farticles%2Fcpu%2Fdisplay%2Fcore-i3-ivy-bridge.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIvy+Bridge+%28microarchitecture%29" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886058088"></li>
<li><a rel="nofollow" class="external text" href="http://www.supermicro.com/support/resources/memory/X9_DP_memory_config.pdf">Memory Configuration Guide for X9 Series DP Motherboards&nbsp;–  Revised Ivy Bridge Update (Socket R &amp; B2)</a>, January 2014, Super Micro Computer, Inc.</li></ul>
<div role="navigation" class="navbox" aria-labelledby="Intel_processors" style="padding:3px"><table class="nowraplinks collapsible autocollapse navbox-inner mw-collapsible mw-made-collapsible mw-collapsed" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default mw-collapsible-toggle-collapsed" role="button" tabindex="0"><a class="mw-collapsible-text">show</a></span><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Intel_processors" title="Template:Intel processors"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Intel_processors" style="font-size:114%;margin:0 4em"><a href="https://en.wikipedia.org/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">Intel processors</a></div></th></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks collapsible autocollapse navbox-subgroup mw-collapsible mw-made-collapsible mw-collapsed" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default mw-collapsible-toggle-collapsed" role="button" tabindex="0"><a class="mw-collapsible-text">show</a></span><div id="Discontinued" style="font-size:114%;margin:0 4em">Discontinued</div></th></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> oriented (<a href="https://en.wikipedia.org/wiki/4-bit" title="4-bit">4-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_4004" title="Intel 4004">4004</a> (1971)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_4040" title="Intel 4040">4040</a> (1974)</li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">pre-x86 (<a href="https://en.wikipedia.org/wiki/8-bit" title="8-bit">8-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_8008" title="Intel 8008">8008</a> (1972)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8080" title="Intel 8080">8080</a> (1974)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8085" title="Intel 8085">8085</a> (1977)</li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">Early <a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a> (<a href="https://en.wikipedia.org/wiki/16-bit" title="16-bit">16-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_8086" title="Intel 8086">8086</a> (1978)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_8088" title="Intel 8088">8088</a> (1979)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80186" title="Intel 80186">80186</a> (1982)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80188" title="Intel 80188">80188</a> (1982)</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80286" title="Intel 80286">80286</a> (1982)</li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/X87" title="X87">x87</a> (external <a href="https://en.wikipedia.org/wiki/Floating-point_unit" title="Floating-point unit">FPUs</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>8/16-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_8087" title="Intel 8087">8087</a> (1980)</dd>
<dt>16-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/80187" class="mw-redirect" title="80187">80187</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80287" class="mw-redirect" title="Intel 80287">80287</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80387SX" title="Intel 80387SX">80387SX</a></dd>
<dt>32-bit databus</dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80387" class="mw-redirect" title="Intel 80387">80387DX</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_80487" class="mw-redirect" title="Intel 80487">80487</a></dd></dl>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/IA-32" title="IA-32">IA-32</a> (<a href="https://en.wikipedia.org/wiki/32-bit" title="32-bit">32-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_80386" title="Intel 80386">80386</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_80386SX" class="mw-redirect" title="Intel 80386SX">SX</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80376" title="Intel 80376">376</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80386EX" title="Intel 80386EX">EX</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486" title="Intel 80486">80486</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_80486SX" title="Intel 80486SX">SX</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486DX2" title="Intel 80486DX2">DX2</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_DX4" title="Intel DX4">DX4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486SL" title="Intel 80486SL">SL</a></li>
<li><a href="https://en.wikipedia.org/wiki/RapidCAD" title="RapidCAD">RapidCAD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_80486_OverDrive" title="Intel 80486 OverDrive">OverDrive</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">A100/A110</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a> (1998)
<ul><li><a href="https://en.wikipedia.org/wiki/Celeron#P6-based_Mobile_Celerons" title="Celeron">M</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron#Prescott-256" title="Celeron">D</a> (2004)</li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">Original</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_OverDrive" title="Pentium OverDrive">OverDrive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pro</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_II" title="Pentium II">II</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_OverDrive#Socket_8" title="Pentium OverDrive">II OverDrive</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_III" title="Pentium III">III</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_4" title="Pentium 4">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_M" title="Pentium M">M</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Core_Solo" class="mw-redirect" title="Core Solo">Solo</a></li>
<li><a href="https://en.wikipedia.org/wiki/Core_Duo" class="mw-redirect" title="Core Duo">Duo</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Tolapai" title="Tolapai">Tolapai</a></li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6"><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> (<a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Celeron#Prescott-256" title="Celeron">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron#Celeron_Dual-Core" title="Celeron">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_D" title="Pentium D">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Extreme Edition</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Core_2" title="Intel Core 2">2</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">i7 (some)</a></li></ul></li></ul>
</div></td></tr><tr style="display: none;"><th scope="row" class="navbox-group" style="width:1%;width:12em; background-color: #E6E6E6">Other</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt><a href="https://en.wikipedia.org/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Intel_i860" title="Intel i860">i860</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_i960" title="Intel i960">i960</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/StrongARM" title="StrongARM">StrongARM</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/XScale" title="XScale">XScale</a></dd></dl>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks collapsible uncollapse navbox-subgroup mw-collapsible mw-made-collapsible" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default" role="button" tabindex="0"><a class="mw-collapsible-text">hide</a></span><div id="Current" style="font-size:114%;margin:0 4em">Current</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/IA-32" title="IA-32">IA-32</a> (<a href="https://en.wikipedia.org/wiki/32-bit" title="32-bit">32-bit</a>)</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_microprocessors#CE_SoCs" title="List of Intel Atom microprocessors">CE</a></li>
<li><a href="https://en.wikipedia.org/wiki/Atom_(system_on_chip)" title="Atom (system on chip)">SoC</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Quark" title="Intel Quark">Quark</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a> (<a href="https://en.wikipedia.org/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_microprocessors#CE_SoCs" title="List of Intel Atom microprocessors">CE</a></li>
<li><a href="https://en.wikipedia.org/wiki/Atom_(system_on_chip)" title="Atom (system on chip)">SoC</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Celeron" title="Celeron">Celeron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentium" title="Pentium">Pentium</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li>i3</li>
<li>i5</li>
<li>i7</li>
<li>i9</li>
<li><a href="https://en.wikipedia.org/wiki/Intel_Core#Core_M" title="Intel Core">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li>E3</li>
<li>E5</li>
<li>E7</li>
<li><a href="https://en.wikipedia.org/wiki/Xeon_D" title="Xeon D">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/Xeon_Phi" title="Xeon Phi">Phi</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/Itanium#Itanium_2:_2002%E2%80%932010" title="Itanium">Itanium</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Lists" style="font-size:114%;margin:0 4em">Lists</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Atom</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Celeron_microprocessors" title="List of Intel Celeron microprocessors">Celeron</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_microprocessors" title="List of Intel Core microprocessors">Core</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_2_microprocessors" title="List of Intel Core 2 microprocessors">2</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i3_microprocessors" title="List of Intel Core i3 microprocessors">i3</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i5_microprocessors" title="List of Intel Core i5 microprocessors">i5</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">i7</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_i9_microprocessors" title="List of Intel Core i9 microprocessors">i9</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Core_M_microprocessors" title="List of Intel Core M microprocessors">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">Itanium</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_microprocessors" title="List of Intel Pentium microprocessors">Pentium</a>
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_Pro_microprocessors" title="List of Intel Pentium Pro microprocessors">Pro</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_II_microprocessors" title="List of Intel Pentium II microprocessors">II</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_III_microprocessors" title="List of Intel Pentium III microprocessors">III</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_4_microprocessors" title="List of Intel Pentium 4 microprocessors">4</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">D</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Pentium_M_microprocessors" title="List of Intel Pentium M microprocessors">M</a></li></ul></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors" title="List of Intel Xeon microprocessors">Xeon</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div id="Related" style="font-size:114%;margin:0 4em">Related</div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<ul><li><a href="https://en.wikipedia.org/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a></li>
<li><a href="https://en.wikipedia.org/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/System_Controller_Hub" title="System Controller Hub">SCHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICHs</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_IDE_ISA_Xcelerator" title="PCI IDE ISA Xcelerator">PIIXs</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">GPUs</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_GMA" title="Intel GMA">GMA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">HD and Iris Graphics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stratix" title="Stratix">Stratix</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd hlist" style="width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks collapsible uncollapse navbox-subgroup mw-collapsible mw-made-collapsible" style="border-spacing:0"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default" role="button" tabindex="0"><a class="mw-collapsible-text">hide</a></span><div id="Microarchitectures" style="font-size:114%;margin:0 4em"><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/P5_(microarchitecture)" title="P5 (microarchitecture)">P5</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt><a href="https://en.wikipedia.org/wiki/800_nanometer" title="800 nanometer">800&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/P5_(microprocessor)" class="mw-redirect" title="P5 (microprocessor)">P5</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/600_nanometer" title="600 nanometer">600&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/P54C_(microprocessor)" class="mw-redirect" title="P54C (microprocessor)">P54C</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/350_nanometer" title="350 nanometer">350&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/P54CS_(microprocessor)" class="mw-redirect" title="P54CS (microprocessor)">P54CS</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/P55C_(microprocessor)" class="mw-redirect" title="P55C (microprocessor)">P55C</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/250_nanometer" title="250 nanometer">250&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Tillamook_(microprocessor)" class="mw-redirect" title="Tillamook (microprocessor)">Tillamook</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>, <a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)#P6_Variant_Pentium_M" title="P6 (microarchitecture)">Pentium M</a>,<br><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)#P6_Variant_Enhanced_Pentium_M" title="P6 (microarchitecture)">Enhanced Pentium M</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>500&nbsp;<a href="https://en.wikipedia.org/wiki/Nanometre" title="Nanometre">nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">P6</a></dd>
<dt>350&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">P6</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Klamath_(microprocessor)" class="mw-redirect" title="Klamath (microprocessor)">Klamath</a></dd>
<dt>250&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Mendocino_(microprocessor)" class="mw-redirect" title="Mendocino (microprocessor)">Mendocino</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Dixon_(microprocessor)" class="mw-redirect" title="Dixon (microprocessor)">Dixon</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tonga_(microprocessor)" class="mw-redirect" title="Tonga (microprocessor)">Tonga</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Covington_(microprocessor)" class="mw-redirect" title="Covington (microprocessor)">Covington</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Deschutes_(microprocessor)" class="mw-redirect" title="Deschutes (microprocessor)">Deschutes</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Katmai_(microprocessor)" class="mw-redirect" title="Katmai (microprocessor)">Katmai</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Drake_(microprocessor)" class="mw-redirect" title="Drake (microprocessor)">Drake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tanner_(microprocessor)" class="mw-redirect" title="Tanner (microprocessor)">Tanner</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/180_nanometer" title="180 nanometer">180&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Coppermine_(microprocessor)" class="mw-redirect" title="Coppermine (microprocessor)">Coppermine</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Coppermine_T_(microprocessor)" class="mw-redirect" title="Coppermine T (microprocessor)">Coppermine T</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Intel_Timna" title="Intel Timna">Timna</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Cascades_(microprocessor)" class="mw-redirect" title="Cascades (microprocessor)">Cascades</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/130_nanometer" title="130 nanometer">130&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Tualatin_(microprocessor)" class="mw-redirect" title="Tualatin (microprocessor)">Tualatin</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Banias_(microprocessor)" class="mw-redirect" title="Banias (microprocessor)">Banias</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/90_nanometer" title="90 nanometer">90&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Dothan_(microprocessor)" class="mw-redirect" title="Dothan (microprocessor)">Dothan</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Stealey_(microprocessor)" title="Stealey (microprocessor)">Stealey</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tolapai" title="Tolapai">Tolapai</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Canmore_(SoC)" class="mw-redirect" title="Canmore (SoC)">Canmore</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/65_nanometer" class="mw-redirect" title="65 nanometer">65&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Sossaman_(microprocessor)" class="mw-redirect" title="Sossaman (microprocessor)">Sossaman</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>180&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Foster" title="Xeon">Foster</a></dd>
<dt>130&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Gallatin_(Extreme_Edition)" title="Pentium 4">Gallatin</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Prestonia" title="Xeon">Prestonia</a></dd>
<dt>90&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas and Jayhawk</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_D#Smithfield" title="Pentium D">Smithfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Nocona</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Irwindale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Cranford</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#Xeon_(DP)_&amp;_Xeon_MP_(64-bit)" title="Xeon">Potomac</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#%22Paxville_DP%22" title="Xeon">Paxville</a></dd>
<dt>65&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pentium_D#Presler" title="Pentium D">Presler</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#5000-series_%22Dempsey%22" title="Xeon">Dempsey</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#7100-series_%22Tulsa%22" title="Xeon">Tulsa</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a>, <a href="https://en.wikipedia.org/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>65&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Merom_(microprocessor)#Merom-L" title="Merom (microprocessor)">Merom-L</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Conroe_(microprocessor)#Conroe-L" title="Conroe (microprocessor)">Conroe-L</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Conroe_(microprocessor)#Allendale" title="Conroe (microprocessor)">Allendale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Conroe_(microprocessor)" title="Conroe (microprocessor)">Conroe</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Kentsfield_(microprocessor)" title="Kentsfield (microprocessor)">Kentsfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Woodcrest_(microprocessor)" class="mw-redirect" title="Woodcrest (microprocessor)">Woodcrest</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Clovertown_(microprocessor)" class="mw-redirect" title="Clovertown (microprocessor)">Clovertown</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tigerton_(microprocessor)" class="mw-redirect" title="Tigerton (microprocessor)">Tigerton</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/45_nanometer" title="45 nanometer">45&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Penryn_(microprocessor)" title="Penryn (microprocessor)">Penryn</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Penryn_(microprocessor)#Penryn-QC" title="Penryn (microprocessor)">Penryn-QC</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Wolfdale_(microprocessor)" title="Wolfdale (microprocessor)">Wolfdale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Yorkfield" title="Yorkfield">Yorkfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Wolfdale-DP_(microprocessor)" class="mw-redirect" title="Wolfdale-DP (microprocessor)">Wolfdale-DP</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Harpertown_(microprocessor)" class="mw-redirect" title="Harpertown (microprocessor)">Harpertown</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Dunnington_(microprocessor)" class="mw-redirect" title="Dunnington (microprocessor)">Dunnington</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell, Saltwell</a> <sup>*</sup></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>45&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Silverthorne_(microprocessor)" class="mw-redirect" title="Silverthorne (microprocessor)">Silverthorne</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Diamondville_(microprocessor)" class="mw-redirect" title="Diamondville (microprocessor)">Diamondville</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Pineview_(microprocessor)" class="mw-redirect" title="Pineview (microprocessor)">Pineview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Lincroft_(microprocessor)" class="mw-redirect" title="Lincroft (microprocessor)">Lincroft</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tunnel_Creek_(microprocessor)" class="mw-redirect" title="Tunnel Creek (microprocessor)">Tunnel Creek</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Stellarton_(microprocessor)" class="mw-redirect" title="Stellarton (microprocessor)">Stellarton</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Sodaville_(SoC)" class="mw-redirect" title="Sodaville (SoC)">Sodaville</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Groveland_(SoC)" class="mw-redirect" title="Groveland (SoC)">Groveland</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/32_nanometer" title="32 nanometer">32&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Cedarview_(microprocessor)" class="mw-redirect" title="Cedarview (microprocessor)">Cedarview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Penwell_(SoC)" class="mw-redirect" title="Penwell (SoC)">Penwell</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Cloverview_(SoC)" class="mw-redirect" title="Cloverview (SoC)">Cloverview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Berryville_(SoC)" class="mw-redirect" title="Berryville (SoC)">Berryville</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Centerton_(SoC)" class="mw-redirect" title="Centerton (SoC)">Centerton</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>, <a href="https://en.wikipedia.org/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>45&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Clarksfield_(microprocessor)" title="Clarksfield (microprocessor)">Clarksfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Lynnfield_(microprocessor)" title="Lynnfield (microprocessor)">Lynnfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#C3500/C5500-series_%22Jasper_Forest%22" title="Xeon">Jasper Forest</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Bloomfield_(microprocessor)" title="Bloomfield (microprocessor)">Bloomfield</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#5500-series_%22Gainestown%22" title="Xeon">Gainestown (Nehalem-EP)</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Xeon#6500/7500-series_%22Beckton%22" title="Xeon">Beckton (Nehalem-EX)</a></dd>
<dt>32&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Arrandale" title="Arrandale">Arrandale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Clarkdale_(microprocessor)" title="Clarkdale (microprocessor)">Clarkdale</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Gulftown" title="Gulftown">Gulftown (Westmere-EP)</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)#Westmere" title="Nehalem (microarchitecture)">Westmere-EX</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>, <a class="mw-selflink selflink">Ivy Bridge</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>32&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Sandy_Bridge-E" title="Sandy Bridge-E">Sandy Bridge-E</a></dd>
<dd>Gladden</dd>
<dt><a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22&nbsp;nm</a></dt>
<dd><a class="mw-selflink selflink">Ivy Bridge</a></dd>
<dd>Ivy Bridge-EP</dd>
<dd>Ivy Bridge-EX</dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>, <a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>22&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/14_nanometer" title="14 nanometer">14&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><a href="https://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont, Airmont</a> <sup>*</sup></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>22&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Valleyview</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Tangier</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Anniedale</a></dd>
<dt>14&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Atom_Lines" title="List of Intel CPU microarchitectures">Cherryview</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em">Skylake</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>14&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a> (<a href="https://en.wikipedia.org/wiki/Kaby_Lake#Amber_Lake" title="Kaby Lake">Amber Lake</a>)</dd>
<dd><a href="https://en.wikipedia.org/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Whiskey_Lake_(microarchitecture)" title="Whiskey Lake (microarchitecture)">Whiskey Lake</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Cascade_Lake_(microarchitecture)" title="Cascade Lake (microarchitecture)">Cascade Lake</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/10_nanometer" title="10 nanometer">10&nbsp;nm</a></dt>
<dd><a href="https://en.wikipedia.org/wiki/Cannon_Lake_(microarchitecture)" title="Cannon Lake (microarchitecture)">Cannon Lake</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em">Goldmont <sup>*</sup></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>14&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Goldmont" title="Goldmont">Goldmont</a></dd>
<dd><a href="https://en.wikipedia.org/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;width:12em"><i>Future</i></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px;width:auto"><div style="padding:0em 0.25em">
<dl><dt>10&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Ice_Lake_(microarchitecture)" title="Ice Lake (microarchitecture)">Ice Lake</a></dd>
<dt>10&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/w/index.php?title=Lakefield_(SoC)&amp;action=edit&amp;redlink=1" class="new" title="Lakefield (SoC) (page does not exist)">Lakefield (system-on-a-chip) <i>2H-2019</i></a><br></dd>
<dd><a href="https://en.wikipedia.org/wiki/Tiger_Lake_(microarchitecture)" title="Tiger Lake (microarchitecture)">Tiger Lake</a></dd>
<dt><a href="https://en.wikipedia.org/wiki/7_nanometer" title="7 nanometer">7&nbsp;nm</a> or 10&nbsp;nm</dt>
<dd><a href="https://en.wikipedia.org/wiki/Sapphire_Rapids" title="Sapphire Rapids">Sapphire Rapids</a></dd></dl>
</div></td></tr><tr><td class="navbox-abovebelow" colspan="2" style="text-align: left;"><div><sup>*</sup> = <a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Intel Atom</a></div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Intel_CPU_core_roadmaps_from_P6_to_Tiger_Lake" style="padding:3px"><table class="nowraplinks collapsible autocollapse navbox-inner mw-collapsible mw-made-collapsible mw-collapsed" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><span class="mw-collapsible-toggle mw-collapsible-toggle-default mw-collapsible-toggle-collapsed" role="button" tabindex="0"><a class="mw-collapsible-text">show</a></span><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Intel_processor_roadmap" title="Template:Intel processor roadmap"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Intel_processor_roadmap" title="Template talk:Intel processor roadmap"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Intel_processor_roadmap&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Intel_CPU_core_roadmaps_from_P6_to_Tiger_Lake" style="font-size:114%;margin:0 4em">Intel CPU core roadmaps from <a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a> to <a href="https://en.wikipedia.org/wiki/Tiger_Lake_(microarchitecture)" title="Tiger Lake (microarchitecture)">Tiger Lake</a></div></th></tr><tr style="display: none;"><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px"><div style="padding:0em 0.25em"><table class="wikitable" style="border:none; text-align:center;">
<tbody><tr>
 <th colspan="2"><a href="https://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom">Atom (ULV)</a>
 </th><th>Feature size
 </th><th colspan="2"><a href="https://en.wikipedia.org/wiki/X86" title="X86">x86</a>
 </th><td colspan="6" rowspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td colspan="2" rowspan="13">
 </td><th><a href="https://en.wikipedia.org/wiki/600_nanometer" title="600 nanometer">600 nm</a>
 </th><td rowspan="12"><b><a href="https://en.wikipedia.org/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a></b>
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br>(133 MHz)
</td></tr><tr>
 <th><a href="https://en.wikipedia.org/wiki/500_nanometer" class="mw-redirect" title="500 nanometer">500 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br>(150 MHz)
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/350_nanometer" title="350 nanometer">350 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><br>(166–200 MHz)
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Klamath_(microprocessor)" class="mw-redirect" title="Klamath (microprocessor)">Klamath</a>
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/250_nanometer" title="250 nanometer">250 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Deschutes_(microprocessor)" class="mw-redirect" title="Deschutes (microprocessor)">Deschutes</a>
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Katmai_(microprocessor)" class="mw-redirect" title="Katmai (microprocessor)">Katmai</a>
 </td><td rowspan="7" style="background-color:white; border:none;">
 </td><th><a href="https://en.wikipedia.org/wiki/NetBurst" class="mw-redirect" title="NetBurst">NetBurst</a>
 </th><td colspan="4" rowspan="3" style="background-color:white; border:none;">
</td></tr><tr>
 <th><a href="https://en.wikipedia.org/wiki/180_nanometer" title="180 nanometer">180 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Coppermine_(microprocessor)" class="mw-redirect" title="Coppermine (microprocessor)">Coppermine</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a>
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/130_nanometer" title="130 nanometer">130 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Tualatin_(microprocessor)" class="mw-redirect" title="Tualatin (microprocessor)">Tualatin</a>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a>
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Banias_(microprocessor)" class="mw-redirect" title="Banias (microprocessor)">Banias</a>
 </td><td style="background-color:white; border:none;">
 </td><th><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">NetBurst(HT)</a>
 </th><td style="background-color:white; border:none;">
 </td><th>NetBurst(<a href="https://en.wikipedia.org/wiki/Multi-core_processor" title="Multi-core processor">×2</a>)
</th></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/90_nanometer" title="90 nanometer">90 nm</a>
 </th><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Dothan_(microprocessor)" class="mw-redirect" title="Dothan (microprocessor)">Dothan</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a>
 </td><td style="background-color:white; border:none;">⇨
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">Prescott‑2M</a>
 </td><td style="background-color:white; border:none;">⇨
 </td><td><a href="https://en.wikipedia.org/wiki/Smithfield_(microprocessor)" class="mw-redirect" title="Smithfield (microprocessor)">Smithfield</a>
</td></tr><tr>
 <td><s><a href="https://en.wikipedia.org/wiki/Tejas_and_Jayhawk" title="Tejas and Jayhawk">Tejas</a></s>
 </td><td style="background-color:white; border:none;">→
 </td><td>⇩
 </td><td style="background-color:white; border:none;">→
 </td><td><s><a href="https://en.wikipedia.org/wiki/Tejas_and_Jayhawk#Design_and_microarchitecture" title="Tejas and Jayhawk">Cedarmill (Tejas)</a></s>
</td></tr><tr>
 <th rowspan="2"><a href="https://en.wikipedia.org/wiki/65_nanometer" class="mw-redirect" title="65 nanometer">65 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">Yonah</a>
 </td><td><s><a href="https://en.wikipedia.org/wiki/NetBurst_(microarchitecture)#Successor" title="NetBurst (microarchitecture)">Nehalem (NetBurst)</a></s>
 </td><td style="background-color:white; border:none;">
 </td><td><a href="https://en.wikipedia.org/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a>
 </td><td style="background-color:white; border:none;">⇨
 </td><td><a href="https://en.wikipedia.org/wiki/Presler_(microprocessor)" class="mw-redirect" title="Presler (microprocessor)">Presler</a>
</td></tr><tr>
 <td rowspan="2"><b>Core</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Core_(microarchitecture)" class="mw-redirect" title="Core (microarchitecture)">Merom</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;">(<a href="https://en.wikipedia.org/wiki/X86-64" title="X86-64">x86-64</a>) <a href="https://en.wikipedia.org/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> + <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a>
</td></tr><tr>
 <td rowspan="4"><b>Bonnell</b>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>
 </td><th rowspan="2"><a href="https://en.wikipedia.org/wiki/45_nanometer" title="45 nanometer">45 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="2"><b>Nehalem</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">HT</a> reintroduced, integrated <a href="https://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">MC</a>, <a href="https://en.wikipedia.org/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCH</a>,<br>L3-cache introduced, 256KiB L2-cache/core, <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a>
</td></tr><tr>
 <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Saltwell_(microarchitecture)" class="mw-redirect" title="Saltwell (microarchitecture)">Saltwell</a>
 </td><th rowspan="2"><a href="https://en.wikipedia.org/wiki/32_nanometer" title="32 nanometer">32 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics" class="mw-redirect" title="Intel HD and Iris Graphics">GPU</a> on same package in 45nm, <a href="https://en.wikipedia.org/wiki/AES_instruction_set" title="AES instruction set">AES-NI</a> introduced
</td></tr><tr>
 <td rowspan="2"><b>Sandy Bridge</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;">on-die ring bus, GPU on <a href="https://en.wikipedia.org/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a>, no more non-<a href="https://en.wikipedia.org/wiki/Unified_Extensible_Firmware_Interface" title="Unified Extensible Firmware Interface">UEFI</a> motherboards, <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a>
</td></tr><tr>
 <td rowspan="4"><b>Silvermont</b>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Silvermont" title="Silvermont">Silvermont</a>
 </td><th rowspan="2"><a href="https://en.wikipedia.org/wiki/22_nanometer" title="22 nanometer">22 nm</a>
 </th><td><a class="mw-selflink selflink">Ivy Bridge</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="2"><b>Haswell</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/Fully_integrated_voltage_regulator" class="mw-redirect" title="Fully integrated voltage regulator">FIVR</a>, <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a> + <a href="https://en.wikipedia.org/wiki/DDR3_SDRAM#DDR3L_and_DDR3U_extensions" title="DDR3 SDRAM">DDR3L</a>
</td></tr><tr>
 <td rowspan="2"><a href="https://en.wikipedia.org/wiki/Airmont_(microarchitecture)" class="mw-redirect" title="Airmont (microarchitecture)">Airmont</a>
 </td><th rowspan="7"><a href="https://en.wikipedia.org/wiki/14_nanometer" title="14 nanometer">14 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="7"><b>Skylake</b>
 </td><td><a href="https://en.wikipedia.org/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/DDR3_SDRAM#DDR3L_and_DDR3U_extensions" title="DDR3 SDRAM">DDR3L</a> + <a href="https://en.wikipedia.org/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>
</td></tr><tr>
 <td rowspan="5"><b>Goldmont</b>
 </td><td rowspan="2"><a href="https://en.wikipedia.org/wiki/Goldmont" title="Goldmont">Goldmont</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a> /<br><a href="https://en.wikipedia.org/wiki/Kaby_Lake#Amber_Lake" title="Kaby Lake">Amber Lake</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td><a href="https://en.wikipedia.org/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;"><a href="https://en.wikipedia.org/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4</a>, 8 cores (desktop)
</td></tr><tr>
 <td rowspan="3"><a href="https://en.wikipedia.org/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a>
 </td><td><a href="https://en.wikipedia.org/wiki/Whiskey_Lake_(microarchitecture)" title="Whiskey Lake (microarchitecture)">Whiskey Lake</a>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td><i>Comet Lake</i>
 </td><td colspan="6" style="text-align:left; background-color:white; border:none;">10 cores (desktop)
</td></tr><tr>
 <td><i>Rocket Lake</i>
 </td><td colspan="6" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="4"><b>Tremont</b>
 </td><td rowspan="2"><i>Tremont</i>
 </td><th rowspan="4"><a href="https://en.wikipedia.org/wiki/10_nanometer" title="10 nanometer">10 nm</a>
 </th><td><a href="https://en.wikipedia.org/wiki/Cannon_Lake_(microarchitecture)" title="Cannon Lake (microarchitecture)">Cannon Lake</a>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><th><a href="https://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">SoC</a>
 </th><td colspan="2" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="3"><b>Ice Lake</b><br><b>(Sunny Cove)</b>
 </td><td><i><a href="https://en.wikipedia.org/wiki/Ice_Lake_(microarchitecture)" title="Ice Lake (microarchitecture)">Ice Lake</a><br>(Sunny Cove)</i>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><td><i>Lakefield</i>
 </td><td colspan="2" style="background-color:white; border:none;">
</td></tr><tr>
 <td rowspan="2"><i>Gracemont</i>
 </td><td><i><a href="https://en.wikipedia.org/wiki/Tiger_Lake_(microarchitecture)" title="Tiger Lake (microarchitecture)">Tiger Lake</a><br>(Willow Cove?)</i>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><td style="background-color:white; border:none;">
 </td><td colspan="2" style="background-color:white; border:none;">
</td></tr><tr>
 <td><i>?<br>(Golden Cove)</i>
 </td><td colspan="3" style="background-color:white; border:none;">
 </td><td style="background-color:white; border:none;">
 </td><td colspan="2" style="background-color:white; border:none;">
</td></tr></tbody></table>
<ul style="text-align:left;">
 <li><s>Strike-through</s> indicates cancelled processors
 </li><li><b>Bold names</b> are the microarchitecture names
 </li><li><i>Italic names</i> are future processors
</li></ul></div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1275
Cached time: 20190709224117
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision]
CPU time usage: 1.268 seconds
Real time usage: 1.414 seconds
Preprocessor visited node count: 6249/1000000
Preprocessor generated node count: 0/1500000
Post‐expand include size: 269970/2097152 bytes
Template argument size: 5250/2097152 bytes
Highest expansion depth: 14/40
Expensive parser function count: 3/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 214673/5000000 bytes
Number of Wikibase entities loaded: 0/400
Lua time usage: 0.562/10.000 seconds
Lua memory usage: 6.77 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  992.987      1 -total
 53.99%  536.070      2 Template:Reflist
 41.47%  411.795     66 Template:Cite_web
 15.82%  157.059      5 Template:Infobox_CPU
 15.19%  150.856      5 Template:Infobox
  4.99%   49.538      7 Template:Navbox
  4.83%   47.926      1 Template:Commons_category
  4.56%   45.313     35 Template:Unbulleted_list
  4.45%   44.218      1 Template:About
  3.85%   38.219      1 Template:Commons
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:33895801-0!canonical and timestamp 20190709224115 and revision id 899456765
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;oldid=899456765">https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;oldid=899456765</a>"</div>
		
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="https://en.wikipedia.org/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="https://en.wikipedia.org/wiki/Category:Intel_x86_microprocessors" title="Category:Intel x86 microprocessors">Intel x86 microprocessors</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Computer-related_introductions_in_2012" title="Category:Computer-related introductions in 2012">Computer-related introductions in 2012</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Intel_microarchitectures" title="Category:Intel microarchitectures">Intel microarchitectures</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="https://en.wikipedia.org/wiki/Category:Webarchive_template_wayback_links" title="Category:Webarchive template wayback links">Webarchive template wayback links</a></li><li><a href="https://en.wikipedia.org/wiki/Category:CS1_Japanese-language_sources_(ja)" title="Category:CS1 Japanese-language sources (ja)">CS1 Japanese-language sources (ja)</a></li><li><a href="https://en.wikipedia.org/wiki/Category:CS1_errors:_external_links" title="Category:CS1 errors: external links">CS1 errors: external links</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Use_mdy_dates_from_September_2018" title="Category:Use mdy dates from September 2018">Use mdy dates from September 2018</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Commons_category_link_from_Wikidata" title="Category:Commons category link from Wikidata">Commons category link from Wikidata</a></li></ul></div></div>
		
		<div class="visualClear"></div>
		
	</div>
</div>

		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a href="https://en.wikipedia.org/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="https://en.wikipedia.org/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="https://en.wikipedia.org/w/index.php?title=Special:CreateAccount&amp;returnto=Ivy+Bridge+%28microarchitecture%29" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="https://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=Ivy+Bridge+%28microarchitecture%29" title="You&#39;re encouraged to log in; however, it&#39;s not mandatory. [alt-shift-o]" accesskey="o">Log in</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)" title="View the content page [alt-shift-c]" accesskey="c">Article</a></span></li><li id="ca-talk"><span><a href="https://en.wikipedia.org/wiki/Talk:Ivy_Bridge_(microarchitecture)" rel="discussion" title="Discussion about the content page [alt-shift-t]" accesskey="t">Talk</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label">
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<ul class="menu">
													</ul>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)">Read</a></span></li><li id="ca-edit" class="collapsible"><span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e">Edit</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=history" title="Past revisions of this page [alt-shift-h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label" style="">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label">
						<h3 id="p-cactions-label"><span>More</span></h3>
						<ul class="menu">
													</ul>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://en.wikipedia.org/w/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [alt-shift-f]" accesskey="f" id="searchInput" tabindex="1" autocomplete="off"><input type="hidden" value="Special:Search" name="title"><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton">							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="https://en.wikipedia.org/wiki/Main_Page" title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage-description"><a href="https://en.wikipedia.org/wiki/Main_Page" title="Visit the main page [alt-shift-z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="https://en.wikipedia.org/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="https://en.wikipedia.org/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="https://en.wikipedia.org/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="https://en.wikipedia.org/wiki/Special:Random" title="Load a random article [alt-shift-x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="https://shop.wikimedia.org/" title="Visit the Wikipedia store">Wikipedia store</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-interaction" aria-labelledby="p-interaction-label">
			<h3 id="p-interaction-label">Interaction</h3>
			<div class="body">
								<ul>
					<li id="n-help"><a href="https://en.wikipedia.org/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="https://en.wikipedia.org/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="https://en.wikipedia.org/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="https://en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Tools</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="https://en.wikipedia.org/wiki/Special:WhatLinksHere/Ivy_Bridge_(microarchitecture)" title="List of all English Wikipedia pages containing links to this page [alt-shift-j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="https://en.wikipedia.org/wiki/Special:RecentChangesLinked/Ivy_Bridge_(microarchitecture)" rel="nofollow" title="Recent changes in pages linked from this page [alt-shift-k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="https://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [alt-shift-u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="https://en.wikipedia.org/wiki/Special:SpecialPages" title="A list of all special pages [alt-shift-q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;oldid=899456765" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q70475" title="Link to connected data repository item [alt-shift-g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="https://en.wikipedia.org/w/index.php?title=Special:CiteThisPage&amp;page=Ivy_Bridge_%28microarchitecture%29&amp;id=899456765" title="Information on how to cite this page">Cite this page</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-wikibase-otherprojects" aria-labelledby="p-wikibase-otherprojects-label">
			<h3 id="p-wikibase-otherprojects-label">In other projects</h3>
			<div class="body">
								<ul>
					<li class="wb-otherproject-link wb-otherproject-commons"><a href="https://commons.wikimedia.org/wiki/Category:Ivy_Bridge_(microarchitecture)" hreflang="en">Wikimedia Commons</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-coll-print_export" aria-labelledby="p-coll-print_export-label">
			<h3 id="p-coll-print_export-label">Print/export</h3>
			<div class="body">
								<ul>
					<li id="coll-create_a_book"><a href="https://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Ivy+Bridge+%28microarchitecture%29">Create a book</a></li><li id="coll-download-as-rl"><a href="https://en.wikipedia.org/w/index.php?title=Special:ElectronPdf&amp;page=Ivy+Bridge+%28microarchitecture%29&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="https://en.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;printable=yes" title="Printable version of this page [alt-shift-p]" accesskey="p">Printable version</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-lang" aria-labelledby="p-lang-label"><button class="uls-settings-trigger" title="Language settings"></button>
			<h3 id="p-lang-label">Languages</h3>
			<div class="body">
								<ul>
					<li class="interlanguage-link interwiki-ar" style=""><a href="https://ar.wikipedia.org/wiki/%D8%A3%D9%8A%D9%81%D9%8A_%D8%A8%D8%B1%D9%8A%D8%AF%D8%AC" title="أيفي بريدج – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target">العربية</a></li><li class="interlanguage-link interwiki-bn" style=""><a href="https://bn.wikipedia.org/wiki/%E0%A6%86%E0%A6%87%E0%A6%AD%E0%A6%BF_%E0%A6%AC%E0%A7%8D%E0%A6%B0%E0%A6%BF%E0%A6%9C" title="আইভি ব্রিজ – Bangla" lang="bn" hreflang="bn" class="interlanguage-link-target">বাংলা</a></li><li class="interlanguage-link interwiki-cs" style="display: none;"><a href="https://cs.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">Čeština</a></li><li class="interlanguage-link interwiki-et" style="display: none;"><a href="https://et.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-es" style=""><a href="https://es.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-fr" style=""><a href="https://fr.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-ko" style="display: none;"><a href="https://ko.wikipedia.org/wiki/%EC%95%84%EC%9D%B4%EB%B9%84%EB%B8%8C%EB%A6%AC%EC%A7%80_(%EB%A7%88%EC%9D%B4%ED%81%AC%EB%A1%9C%EC%95%84%ED%82%A4%ED%85%8D%EC%B2%98)" title="아이비브리지 (마이크로아키텍처) – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target">한국어</a></li><li class="interlanguage-link interwiki-it" style="display: none;"><a href="https://it.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-lt" style="display: none;"><a href="https://lt.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Lithuanian" lang="lt" hreflang="lt" class="interlanguage-link-target">Lietuvių</a></li><li class="interlanguage-link interwiki-ja" style=""><a href="https://ja.wikipedia.org/wiki/Ivy_Bridge%E3%83%9E%E3%82%A4%E3%82%AF%E3%83%AD%E3%82%A2%E3%83%BC%E3%82%AD%E3%83%86%E3%82%AF%E3%83%81%E3%83%A3" title="Ivy Bridgeマイクロアーキテクチャ – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-no" style="display: none;"><a href="https://no.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Norwegian" lang="no" hreflang="no" class="interlanguage-link-target">Norsk</a></li><li class="interlanguage-link interwiki-pl" style="display: none;"><a href="https://pl.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt" style=""><a href="https://pt.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Português</a></li><li class="interlanguage-link interwiki-ro" style="display: none;"><a href="https://ro.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target">Română</a></li><li class="interlanguage-link interwiki-ru" style=""><a href="https://ru.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-sk" style="display: none;"><a href="https://sk.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target">Slovenčina</a></li><li class="interlanguage-link interwiki-fi" style=""><a href="https://fi.wikipedia.org/wiki/Intel_Ivy_Bridge" title="Intel Ivy Bridge – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target">Suomi</a></li><li class="interlanguage-link interwiki-tr" style="display: none;"><a href="https://tr.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target">Türkçe</a></li><li class="interlanguage-link interwiki-uk" style="display: none;"><a href="https://uk.wikipedia.org/wiki/Ivy_Bridge" title="Ivy Bridge – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-zh" style=""><a href="https://zh.wikipedia.org/wiki/Ivy_Bridge%E5%BE%AE%E6%9E%B6%E6%A7%8B" title="Ivy Bridge微架構 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li>				<button class="mw-interlanguage-selector mw-ui-button" title="All languages (initial selection from common choices by you and others)">11 more</button></ul>
				<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q70475#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>			</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 30 May 2019, at 05:04<span class="anonymous-show">&nbsp;(UTC)</span>.</li>
								<li id="footer-info-copyright">Text is available under the <a rel="license" href="https://en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="https://creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="https://foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="https://foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="https://www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
								<li id="footer-places-disclaimer"><a href="https://en.wikipedia.org/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-contact"><a href="https://en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
								<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
								<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
								<li id="footer-places-mobileview"><a href="https://en.m.wikipedia.org/w/index.php?title=Ivy_Bridge_(microarchitecture)&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
							<li style="display: none;"><a href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)#">Enable previews</a></li></ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="https://wikimediafoundation.org/"><img src="./file_files/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"></a>					</li>
										<li id="footer-poweredbyico">
						<a href="https://www.mediawiki.org/"><img src="./file_files/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"1.268","walltime":"1.414","ppvisitednodes":{"value":6249,"limit":1000000},"ppgeneratednodes":{"value":0,"limit":1500000},"postexpandincludesize":{"value":269970,"limit":2097152},"templateargumentsize":{"value":5250,"limit":2097152},"expansiondepth":{"value":14,"limit":40},"expensivefunctioncount":{"value":3,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":214673,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00%  992.987      1 -total"," 53.99%  536.070      2 Template:Reflist"," 41.47%  411.795     66 Template:Cite_web"," 15.82%  157.059      5 Template:Infobox_CPU"," 15.19%  150.856      5 Template:Infobox","  4.99%   49.538      7 Template:Navbox","  4.83%   47.926      1 Template:Commons_category","  4.56%   45.313     35 Template:Unbulleted_list","  4.45%   44.218      1 Template:About","  3.85%   38.219      1 Template:Commons"]},"scribunto":{"limitreport-timeusage":{"value":"0.562","limit":"10.000"},"limitreport-memusage":{"value":7096265,"limit":52428800}},"cachereport":{"origin":"mw1275","timestamp":"20190709224117","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Ivy Bridge (microarchitecture)","url":"https:\/\/en.wikipedia.org\/wiki\/Ivy_Bridge_(microarchitecture)","sameAs":"http:\/\/www.wikidata.org\/entity\/Q70475","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q70475","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2011-11-28T19:29:05Z","dateModified":"2019-05-30T05:04:26Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/2\/27\/Intel_Core_i5-3210M_SR0N0_BGA-1023.jpg","headline":"Intel processor family"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":1529,"wgHostname":"mw1275"});});</script>


<div id="mwe-popups-svg"><svg xmlns="http://www.w3.org/2000/svg" width="0" height="0"><defs><clippath id="mwe-popups-mask"><path d="M0 8h10l8-8 8 8h974v992H0z"></path></clippath><clippath id="mwe-popups-mask-flip"><path d="M0 8h294l8-8 8 8h690v992H0z"></path></clippath><clippath id="mwe-popups-landscape-mask"><path d="M0 8h174l8-8 8 8h810v992H0z"></path></clippath><clippath id="mwe-popups-landscape-mask-flip"><path d="M0 0h1000v242H190l-8 8-8-8H0z"></path></clippath></defs></svg></div><div class="suggestions" style="display: none; font-size: 13px;"><div class="suggestions-results"></div><div class="suggestions-special"></div></div><a accesskey="v" href="https://en.wikipedia.org/wiki/Ivy_Bridge_(microarchitecture)?action=edit" class="oo-ui-element-hidden"></a></body></html>