{"abstracts-retrieval-response": {"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "04", "@year": "2020", "@timestamp": "2020-01-04T03:32:25.000025-05:00", "@month": "01"}, "ait:date-sort": {"@day": "18", "@year": "2016", "@month": "11"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Thailand", "@afid": "60028190", "@country": "tha", "city": "Bangkok", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Chulalongkorn University"}], "affiliation-id": {"@afid": "60028190", "@dptid": "113891981"}, "@dptid": "113891981"}, "author": [{"ce:given-name": "Pasakorn", "preferred-name": {"ce:given-name": "Pasakorn", "ce:initials": "P.", "ce:surname": "Tongsan", "ce:indexed-name": "Tongsan P."}, "@seq": "1", "ce:initials": "P.", "@_fa": "true", "@type": "auth", "ce:surname": "Tongsan", "@auid": "57192591182", "ce:indexed-name": "Tongsan P."}, {"ce:given-name": "Krerk", "preferred-name": {"ce:given-name": "Krerk", "ce:initials": "K.", "ce:surname": "Piromsopa", "ce:indexed-name": "Piromsopa K."}, "@seq": "2", "ce:initials": "K.", "@_fa": "true", "@type": "auth", "ce:surname": "Piromsopa", "@auid": "14018355900", "ce:indexed-name": "Piromsopa K."}]}, "citation-title": "A software-defined inter-processor communication for embedded system", "abstracts": "\u00a9 2016 IEEE.In this paper, we present Software-Defined Inter-Processor Communication (SDIPC), an application of Software-Define Network (SDN) to low-level communication of processors. To implement the concept of SDIPC, we present Full-Duplex One Serial Communication (FullDOSC) as a platform that uses only one serial interface of processors which aims to alleviate hardware constraints. This, couple with our propose DSL, FullDOSC Language (FRL), allows the communication channel to be dynamically reprogrammed at runtime. We validate our prototype using Verilog HDL simulation. The prototype shows that SDPIC provides flexible and reusable communication for embedded systems.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Embedded System", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "Inter-Processor Communication", "@xml:lang": "eng"}, {"$": "Software-Defined", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "2016 13th International Joint Conference on Computer Science and Software Engineering, JCSSE 2016", "@xml:lang": "eng"}, "@type": "p", "isbn": {"$": "9781509020331", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confevent": {"confname": "13th International Joint Conference on Computer Science and Software Engineering, JCSSE 2016", "confsponsors": {"confsponsor": null, "@complete": "n"}, "confnumber": "13", "confcatnumber": "CFP1632P-ART", "confseriestitle": "International Joint Conference on Computer Science and Software Engineering", "conflocation": {"@country": "tha", "city": "Khon Kaen"}, "confcode": "124921", "confdate": {"enddate": {"@day": "15", "@year": "2016", "@month": "07"}, "startdate": {"@day": "13", "@year": "2016", "@month": "07"}}, "conftheme": "Pullman Khon Kaen Raja Orchid Hotel"}}}, "sourcetitle": "2016 13th International Joint Conference on Computer Science and Software Engineering, JCSSE 2016", "publicationdate": {"month": "11", "year": "2016", "date-text": {"@xfab-added": "true", "$": "18 November 2016"}, "day": "18"}, "sourcetitle-abbrev": "Int. Jt. Conf. Comput. Sci. Softw. Eng., JCSSE", "@country": "usa", "issuetitle": "2016 13th International Joint Conference on Computer Science and Software Engineering, JCSSE 2016", "publicationyear": {"@first": "2016"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "7748848", "@srcid": "21100790035"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "1706"}, {"$": "1707"}, {"$": "1712"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.1", "classification-description": "Computer Programming"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "27", "@year": "2016", "@timestamp": "BST 08:20:45", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "613845488", "@idtype": "PUI"}, {"$": "659471176", "@idtype": "CAR-ID"}, {"$": "20165203180862", "@idtype": "CPX"}, {"$": "85006932833", "@idtype": "SCP"}, {"$": "85006932833", "@idtype": "SGR"}], "ce:doi": "10.1109/JCSSE.2016.7748848"}}, "tail": {"bibliography": {"@refcount": "20", "reference": [{"ref-fulltext": "K. Li, Y. Mu, K. Li, and G. Min, \"Exchanged crossed cube: A novel interconnection network for parallel computation,\" IEEE Transactions on Parallel and Distributed Systems, vol. 24, no. 11, pp. 2211-2219, Nov 2013.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Exchanged crossed cube: A novel interconnection network for parallel computation"}, "refd-itemidlist": {"itemid": {"$": "84885103427", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "24", "@issue": "11"}, "pagerange": {"@first": "2211", "@last": "2219"}}, "ref-text": "Nov", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li K."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Mu", "ce:indexed-name": "Mu Y."}, {"@seq": "3", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li K."}, {"@seq": "4", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Min", "ce:indexed-name": "Min G."}]}, "ref-sourcetitle": "IEEE Transactions on Parallel and Distributed Systems"}}, {"ref-fulltext": "H. Gruber, S. Dravida, P. Subrahmanya, V. Naware, H. O'Shea, G. Shih, and J. Thurston, \"Interprocessor communications systems and methods,\" Jan. 2 2014, uS Patent App. 13/929,728.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "85006950358", "@idtype": "SGR"}}, "ref-text": "Jan. 2, uS Patent App", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Gruber", "ce:indexed-name": "Gruber H."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Dravida", "ce:indexed-name": "Dravida S."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Subrahmanya", "ce:indexed-name": "Subrahmanya P."}, {"@seq": "4", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Naware", "ce:indexed-name": "Naware V."}, {"@seq": "5", "ce:initials": "H.", "@_fa": "true", "ce:surname": "O'Shea", "ce:indexed-name": "O'Shea H."}, {"@seq": "6", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Shih", "ce:indexed-name": "Shih G."}, {"@seq": "7", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Thurston", "ce:indexed-name": "Thurston J."}]}, "ref-sourcetitle": "Interprocessor Communications Systems and Methods"}}, {"ref-fulltext": "P. Krzyzanowski, M. Grosberg, and E. Hyden, \"System and method for inter-processor communication,\" Jun. 17 2014, uS Patent 8,755,309.", "@id": "3", "ref-info": {"refd-itemidlist": {"itemid": {"$": "85006903634", "@idtype": "SGR"}}, "ref-text": "Jun. 17 2014, uS Patent", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Krzyzanowski", "ce:indexed-name": "Krzyzanowski P."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Grosberg", "ce:indexed-name": "Grosberg M."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Hyden", "ce:indexed-name": "Hyden E."}]}, "ref-sourcetitle": "System and Method for Inter-processor Communication"}}, {"ref-fulltext": "J. Wilshire, \"Inter-processor communication,\" Jan. 21 2014, uS Patent 8,635,412.", "@id": "4", "ref-info": {"refd-itemidlist": {"itemid": {"$": "85041852031", "@idtype": "SGR"}}, "ref-text": "Jan. 21 2014, uS Patent", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Wilshire", "ce:indexed-name": "Wilshire J."}]}, "ref-sourcetitle": "Inter-processor Communication"}}, {"ref-fulltext": "Y. Ando, Y. Ishida, S. Honda, H. Takada, and M. Edahiro, \"Automatic synthesis of inter-heterogeneous-processor communication implementation for programmable system-on-chip,\" in VLSI Systems, Architecture, Technology and Applications (VLSI-SATA), 2015 International Conference on, Jan 2015, pp. 1-6.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Automatic synthesis of inter-heterogeneous-processor communication implementation for programmable system-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84925645534", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "6"}}, "ref-text": "Jan", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Ando", "ce:indexed-name": "Ando Y."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Ishida", "ce:indexed-name": "Ishida Y."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Honda", "ce:indexed-name": "Honda S."}, {"@seq": "4", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Takada", "ce:indexed-name": "Takada H."}, {"@seq": "5", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Edahiro", "ce:indexed-name": "Edahiro M."}]}, "ref-sourcetitle": "VLSI Systems, Architecture, Technology and Applications (VLSI-SATA), 2015 International Conference on"}}, {"ref-fulltext": "K. Sekar, K. Lahiri, A. Raghunathan, and S. Dey, \"Dynamically configurable bus topologies for high-performance on-chip communication,\" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 10, pp. 1413-1426, Oct 2008.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Dynamically configurable bus topologies for high-performance on-chip communication"}, "refd-itemidlist": {"itemid": {"$": "52649154623", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "10"}, "pagerange": {"@first": "1413", "@last": "1426"}}, "ref-text": "Oct", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Sekar", "ce:indexed-name": "Sekar K."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Lahiri", "ce:indexed-name": "Lahiri K."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Raghunathan", "ce:indexed-name": "Raghunathan A."}, {"@seq": "4", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Dey", "ce:indexed-name": "Dey S."}]}, "ref-sourcetitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}}, {"ref-fulltext": "R. Kamal, Embedded Systems 2E. McGraw-Hill Education Pvt Limited, 2008.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "84892541196", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill Education Pvt Limited", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Kamal", "ce:indexed-name": "Kamal R."}]}, "ref-sourcetitle": "Embedded Systems 2E"}}, {"ref-fulltext": "B. A. A. Nunes, M. Mendonca, X. N. Nguyen, K. Obraczka, and T. Turletti, \"A survey of software-defined networking: Past, present, and future of programmable networks,\" IEEE Communications Surveys Tutorials, vol. 16, no. 3, pp. 1617-1634, Third 2014.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "A survey of software-defined networking: Past, present, and future of programmable networks"}, "refd-itemidlist": {"itemid": {"$": "84906785658", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "3"}, "pagerange": {"@first": "1617", "@last": "1634"}}, "ref-text": "Third", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.A.A.", "@_fa": "true", "ce:surname": "Nunes", "ce:indexed-name": "Nunes B.A.A."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Mendonca", "ce:indexed-name": "Mendonca M."}, {"@seq": "3", "ce:initials": "X.N.", "@_fa": "true", "ce:surname": "Nguyen", "ce:indexed-name": "Nguyen X.N."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Obraczka", "ce:indexed-name": "Obraczka K."}, {"@seq": "5", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Turletti", "ce:indexed-name": "Turletti T."}]}, "ref-sourcetitle": "IEEE Communications Surveys Tutorials"}}, {"ref-fulltext": "RM0090 Reference manual STM32F405/415, STM32F407/417, STM32F427/437 and STM32F429/439 advanced ARM-based 32-bit MCUs, STMICROELECTRONICS, October 2015.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "refd-itemidlist": {"itemid": {"$": "85006903649", "@idtype": "SGR"}}, "ref-text": "STMICROELECTRONICS, October", "ref-sourcetitle": "RM0090 Reference Manual STM32F405/415, STM32F407/417, STM32F427/437 and STM32F429/439 Advanced ARM-based 32-bit MCUs"}}, {"ref-fulltext": "A. Deshpande and P. Andrews, \"Generalized i2c slave transmitter/ receiver state machine,\" Sep. 28 2004, uS Patent 6,799,233.", "@id": "10", "ref-info": {"refd-itemidlist": {"itemid": {"$": "85041851716", "@idtype": "SGR"}}, "ref-text": "Sep. 28 2004, uS Patent", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Deshpande", "ce:indexed-name": "Deshpande A."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Andrews", "ce:indexed-name": "Andrews P."}]}, "ref-sourcetitle": "Generalized i2c Slave Transmitter/ Receiver State Machine"}}, {"ref-fulltext": "F. Miesterfeld, J. McCambridge, R. Fassnacht, and J. Nasiadka, \"Serial data bus for serial communication interface (sci), serial peripheral interface (spi) and buffered spi modes of operation,\" Apr. 19 1988, uS Patent 4,739,323.", "@id": "11", "ref-info": {"refd-itemidlist": {"itemid": {"$": "85041807442", "@idtype": "SGR"}}, "ref-text": "Apr. 19 1988, uS Patent", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Miesterfeld", "ce:indexed-name": "Miesterfeld F."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "McCambridge", "ce:indexed-name": "McCambridge J."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Fassnacht", "ce:indexed-name": "Fassnacht R."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Nasiadka", "ce:indexed-name": "Nasiadka J."}]}, "ref-sourcetitle": "Serial Data Bus for Serial Communication Interface (Sci), Serial Peripheral Interface (Spi) and Buffered Spi Modes of Operation"}}, {"ref-fulltext": "M. Michael, \"Universal asynchronous receiver/transmitter,\" Aug. 18 1992, uS Patent 5,140,679.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1992"}, "refd-itemidlist": {"itemid": {"$": "84992373187", "@idtype": "SGR"}}, "ref-text": "Aug. 18, uS Patent", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Michael", "ce:indexed-name": "Michael M."}]}, "ref-sourcetitle": "Universal Asynchronous Receiver/transmitter"}}, {"ref-fulltext": "C. Bell, J. Mudge, and J. McNamara, Computer Engineering: A DEC View of Hardware Systems Design. Elsevier Science, 2014.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "0008148353", "@idtype": "SGR"}}, "ref-text": "Elsevier Science", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Bell", "ce:indexed-name": "Bell C."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Mudge", "ce:indexed-name": "Mudge J."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "McNamara", "ce:indexed-name": "McNamara J."}]}, "ref-sourcetitle": "Computer Engineering: A DEC View of Hardware Systems Design"}}, {"ref-fulltext": "D. Gulick, T. Lawell, and C. Crowe, \"Enhanced universal asynchronous receiver-transmitter,\" Aug. 14 1990, uS Patent 4,949,333.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "1990"}, "refd-itemidlist": {"itemid": {"$": "85006870336", "@idtype": "SGR"}}, "ref-text": "Aug. 14, uS Patent", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Gulick", "ce:indexed-name": "Gulick D."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Lawell", "ce:indexed-name": "Lawell T."}, {"@seq": "3", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Crowe", "ce:indexed-name": "Crowe C."}]}, "ref-sourcetitle": "Enhanced Universal Asynchronous Receiver-transmitter"}}, {"ref-fulltext": "(2015, Oct) Cmsis version 4.5.0 cortex microcontroller software interface standard. ARM Ltd. [Online]. Available: http://www.keil.com/pack/doc/cmsis/general/html/index.html", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"ce:e-address": {"$": "http://www.keil.com/pack/doc/cmsis/general/html/index.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85006907410", "@idtype": "SGR"}}, "ref-text": "Oct", "ref-sourcetitle": "Cmsis Version 4.5.0 Cortex Microcontroller Software Interface Standard. ARM Ltd"}}, {"ref-fulltext": "J. W. Valvano, Embedded Microcomputer Systems: Real Time Interfacing, 3rd ed. CL-Engineering, 2012.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "0004241509", "@idtype": "SGR"}}, "ref-text": "3rd ed. CL-Engineering", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Valvano", "ce:indexed-name": "Valvano J.W."}]}, "ref-sourcetitle": "Embedded Microcomputer Systems: Real Time Interfacing"}}, {"ref-fulltext": "S. Williams. (2016, 3) Icarus verilog. [Online]. Available: http://iverilog.icarus.com", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-website": {"ce:e-address": {"$": "http://iverilog.icarus.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85006894571", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Williams", "ce:indexed-name": "Williams S."}]}, "ref-sourcetitle": "3 Icarus Verilog"}}, {"ref-fulltext": "D. Bafumba-Lokilo, Y. Savaria, and J. P. David, \"Generic crossbar network on chip for fpga mpsocs,\" in Circuits and Systems and TAISA Conference, 2008. NEWCAS-TAISA 2008. 2008 Joint 6th International IEEE Northeast Workshop on, June 2008, pp. 269-272.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Generic crossbar network on chip for FPGA mpsocs"}, "refd-itemidlist": {"itemid": {"$": "52449106810", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "269", "@last": "272"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Bafumba-Lokilo", "ce:indexed-name": "Bafumba-Lokilo D."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Savaria", "ce:indexed-name": "Savaria Y."}, {"@seq": "3", "ce:initials": "J.P.", "@_fa": "true", "ce:surname": "David", "ce:indexed-name": "David J.P."}]}, "ref-sourcetitle": "Circuits and Systems and TAISA Conference, 2008. NEWCAS-TAISA 2008. 2008 Joint 6th International IEEE Northeast Workshop On, June"}}, {"ref-fulltext": "MAXIM Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches, Maxim Integrated Products, Inc, April 2011.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "85041861764", "@idtype": "SGR"}}, "ref-text": "Maxim Integrated Products, Inc, April", "ref-sourcetitle": "MAXIM Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches"}}, {"ref-fulltext": "CBTL08GP053 USB Type-C High performance Crossbar Switch IC, NXP Semiconductors N.V., June 2015", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "refd-itemidlist": {"itemid": {"$": "85006894563", "@idtype": "SGR"}}, "ref-text": "NXP Semiconductors N.V., June", "ref-sourcetitle": "CBTL08GP053 USB Type-C High Performance Crossbar Switch IC"}}]}}}}, "affiliation": {"affiliation-city": "Bangkok", "@id": "60028190", "affilname": "Chulalongkorn University", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190", "affiliation-country": "Thailand"}, "coredata": {"srctype": "p", "eid": "2-s2.0-85006932833", "dc:description": "In this paper, we present Software-Defined Inter-Processor Communication (SDIPC), an application of Software-Define Network (SDN) to low-level communication of processors. To implement the concept of SDIPC, we present Full-Duplex One Serial Communication (FullDOSC) as a platform that uses only one serial interface of processors which aims to alleviate hardware constraints. This, couple with our propose DSL, FullDOSC Language (FRL), allows the communication channel to be dynamically reprogrammed at runtime. We validate our prototype using Verilog HDL simulation. The prototype shows that SDPIC provides flexible and reusable communication for embedded systems.", "prism:coverDate": "2016-11-18", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85006932833", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Pasakorn", "preferred-name": {"ce:given-name": "Pasakorn", "ce:initials": "P.", "ce:surname": "Tongsan", "ce:indexed-name": "Tongsan P."}, "@seq": "1", "ce:initials": "P.", "@_fa": "true", "affiliation": {"@id": "60028190", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"}, "ce:surname": "Tongsan", "@auid": "57192591182", "author-url": "https://api.elsevier.com/content/author/author_id/57192591182", "ce:indexed-name": "Tongsan P."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85006932833"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85006932833&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85006932833&origin=inward"}], "prism:isbn": "9781509020331", "prism:publicationName": "2016 13th International Joint Conference on Computer Science and Software Engineering, JCSSE 2016", "source-id": "21100790035", "citedby-count": "2", "subtype": "cp", "dc:title": "A software-defined inter-processor communication for embedded system", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/JCSSE.2016.7748848", "publishercopyright": "\u00a9 2016 IEEE.", "article-number": "7748848", "dc:identifier": "SCOPUS_ID:85006932833", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Full-duplex", "@weight": "b", "@candidate": "n"}, {"$": "Hardware constraints", "@weight": "b", "@candidate": "n"}, {"$": "Inter processor communication", "@weight": "b", "@candidate": "n"}, {"$": "Runtimes", "@weight": "b", "@candidate": "n"}, {"$": "Serial communications", "@weight": "b", "@candidate": "n"}, {"$": "Serial interfaces", "@weight": "b", "@candidate": "n"}, {"$": "Verilog HDL", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Embedded System"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Inter-Processor Communication"}, {"@_fa": "true", "$": "Software-Defined"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Vision and Pattern Recognition", "@code": "1707", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Pasakorn", "preferred-name": {"ce:given-name": "Pasakorn", "ce:initials": "P.", "ce:surname": "Tongsan", "ce:indexed-name": "Tongsan P."}, "@seq": "1", "ce:initials": "P.", "@_fa": "true", "affiliation": {"@id": "60028190", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"}, "ce:surname": "Tongsan", "@auid": "57192591182", "author-url": "https://api.elsevier.com/content/author/author_id/57192591182", "ce:indexed-name": "Tongsan P."}, {"ce:given-name": "Krerk", "preferred-name": {"ce:given-name": "Krerk", "ce:initials": "K.", "ce:surname": "Piromsopa", "ce:indexed-name": "Piromsopa K."}, "@seq": "2", "ce:initials": "K.", "@_fa": "true", "affiliation": {"@id": "60028190", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"}, "ce:surname": "Piromsopa", "@auid": "14018355900", "author-url": "https://api.elsevier.com/content/author/author_id/14018355900", "ce:indexed-name": "Piromsopa K."}]}}}