ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.isr_bouton,"ax",%progbits
  21              		.align	2
  22              		.global	isr_bouton
  23              		.thumb
  24              		.thumb_func
  25              		.type	isr_bouton, %function
  26              	isr_bouton:
  27              	.LFB561:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** * File Name: main_cm4.c
   3:main_cm4.c    **** *
   4:main_cm4.c    **** * Version: 1.2
   5:main_cm4.c    **** *
   6:main_cm4.c    **** * Description: This file main application code for the CE223727 EmWin Graphics
   7:main_cm4.c    **** *				library EInk Display 
   8:main_cm4.c    **** 
   9:main_cm4.c    **** ********************************************************************************
  10:main_cm4.c    **** *************MODIFIED by Christophe Cloutier-Tremblay.**************************
  11:main_cm4.c    **** ********************************************************************************
  12:main_cm4.c    **** * 
  13:main_cm4.c    **** *
  14:main_cm4.c    **** * Hardware Dependency: CY8CKIT-028-EPD E-Ink Display Shield
  15:main_cm4.c    **** *					   CY8CKIT-062-BLE PSoC6 BLE Pioneer Kit
  16:main_cm4.c    **** *
  17:main_cm4.c    **** ******************************************************************************* 
  18:main_cm4.c    **** * Copyright (2019), Cypress Semiconductor Corporation. All rights reserved. 
  19:main_cm4.c    **** ******************************************************************************* 
  20:main_cm4.c    **** * This software, including source code, documentation and related materials 
  21:main_cm4.c    **** * (“Software”), is owned by Cypress Semiconductor Corporation or one of its 
  22:main_cm4.c    **** * subsidiaries (“Cypress”) and is protected by and subject to worldwide patent 
  23:main_cm4.c    **** * protection (United States and foreign), United States copyright laws and 
  24:main_cm4.c    **** * international treaty provisions. Therefore, you may use this Software only 
  25:main_cm4.c    **** * as provided in the license agreement accompanying the software package from 
  26:main_cm4.c    **** * which you obtained this Software (“EULA”). 
  27:main_cm4.c    **** * 
  28:main_cm4.c    **** * If no EULA applies, Cypress hereby grants you a personal, non-exclusive, 
  29:main_cm4.c    **** * non-transferable license to copy, modify, and compile the Software source 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 2


  30:main_cm4.c    **** * code solely for use in connection with Cypress’s integrated circuit products. 
  31:main_cm4.c    **** * Any reproduction, modification, translation, compilation, or representation 
  32:main_cm4.c    **** * of this Software except as specified above is prohibited without the express 
  33:main_cm4.c    **** * written permission of Cypress. 
  34:main_cm4.c    **** * 
  35:main_cm4.c    **** * Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND, 
  36:main_cm4.c    **** * EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED 
  37:main_cm4.c    **** * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress 
  38:main_cm4.c    **** * reserves the right to make changes to the Software without notice. Cypress 
  39:main_cm4.c    **** * does not assume any liability arising out of the application or use of the 
  40:main_cm4.c    **** * Software or any product or circuit described in the Software. Cypress does 
  41:main_cm4.c    **** * not authorize its products for use in any products where a malfunction or 
  42:main_cm4.c    **** * failure of the Cypress product may reasonably be expected to result in 
  43:main_cm4.c    **** * significant property damage, injury or death (“High Risk Product”). By 
  44:main_cm4.c    **** * including Cypress’s product in a High Risk Product, the manufacturer of such 
  45:main_cm4.c    **** * system or application assumes all risk of such use and in doing so agrees to 
  46:main_cm4.c    **** * indemnify Cypress against all liability.
  47:main_cm4.c    **** ********************************************************************************/
  48:main_cm4.c    **** 
  49:main_cm4.c    **** #include "project.h"
  50:main_cm4.c    **** #include "GUI.h"
  51:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
  52:main_cm4.c    **** #include "cy_eink_library.h"
  53:main_cm4.c    **** #include "LCDConf.h"
  54:main_cm4.c    **** #include <stdlib.h>
  55:main_cm4.c    **** 
  56:main_cm4.c    **** //#include <stdio.h>  //?
  57:main_cm4.c    **** //#include <unistd.h> //?
  58:main_cm4.c    **** 
  59:main_cm4.c    **** #include "FreeRTOS.h"
  60:main_cm4.c    **** #include "queue.h"
  61:main_cm4.c    **** #include "task.h"     
  62:main_cm4.c    **** #include "semphr.h"
  63:main_cm4.c    **** #include "params.h"
  64:main_cm4.c    **** 
  65:main_cm4.c    **** 
  66:main_cm4.c    **** 
  67:main_cm4.c    **** #include "display_task.h"
  68:main_cm4.c    **** #include "touch_task.h"
  69:main_cm4.c    **** 
  70:main_cm4.c    **** 
  71:main_cm4.c    **** 
  72:main_cm4.c    **** /* Priorities of user tasks in this project */
  73:main_cm4.c    **** #define TASK_TOUCH_PRIORITY         (10u)
  74:main_cm4.c    **** #define TASK_DISPLAY_PRIORITY       (5u)
  75:main_cm4.c    **** #define TASK_BOUTON_PRIORITY        (4u)
  76:main_cm4.c    **** 
  77:main_cm4.c    **** 
  78:main_cm4.c    **** /* Stack sizes of user tasks in this project */
  79:main_cm4.c    **** #define DISPLAY_TASK_STACK_SIZE     (1024u)
  80:main_cm4.c    **** #define TOUCH_TASK_STACK_SIZE       (configMINIMAL_STACK_SIZE)
  81:main_cm4.c    **** #define BOUTON_TASK_STACK_SIZE      (configMINIMAL_STACK_SIZE)
  82:main_cm4.c    **** 
  83:main_cm4.c    **** 
  84:main_cm4.c    **** 
  85:main_cm4.c    **** 
  86:main_cm4.c    **** volatile SemaphoreHandle_t bouton_semph;
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 3


  87:main_cm4.c    **** 
  88:main_cm4.c    **** 
  89:main_cm4.c    **** 
  90:main_cm4.c    **** 
  91:main_cm4.c    **** 
  92:main_cm4.c    **** 
  93:main_cm4.c    **** // Image buffer cache //
  94:main_cm4.c    **** //uint8 imageBufferCache[CY_EINK_FRAME_SIZE] = {0};
  95:main_cm4.c    **** 
  96:main_cm4.c    **** 
  97:main_cm4.c    **** 
  98:main_cm4.c    **** 
  99:main_cm4.c    **** 
 100:main_cm4.c    **** 
 101:main_cm4.c    **** 
 102:main_cm4.c    **** /*******************************************************************************
 103:main_cm4.c    **** * Function Name: void UpdateDisplay(void)
 104:main_cm4.c    **** ********************************************************************************
 105:main_cm4.c    **** *
 106:main_cm4.c    **** * Summary: This function updates the display with the data in the display 
 107:main_cm4.c    **** *			buffer.  The function first transfers the content of the EmWin
 108:main_cm4.c    **** *			display buffer to the primary EInk display buffer.  Then it calls
 109:main_cm4.c    **** *			the Cy_EINK_ShowFrame function to update the display, and then
 110:main_cm4.c    **** *			it copies the EmWin display buffer to the Eink display cache buffer
 111:main_cm4.c    **** *
 112:main_cm4.c    **** * Parameters:
 113:main_cm4.c    **** *  None
 114:main_cm4.c    **** *
 115:main_cm4.c    **** * Return:
 116:main_cm4.c    **** *  None
 117:main_cm4.c    **** *
 118:main_cm4.c    **** * Side Effects:
 119:main_cm4.c    **** *  It takes about a second to refresh the display.  This is a blocking function
 120:main_cm4.c    **** *  and only returns after the display refresh
 121:main_cm4.c    **** *
 122:main_cm4.c    **** *******************************************************************************/
 123:main_cm4.c    **** 
 124:main_cm4.c    **** 
 125:main_cm4.c    **** /*******************************************************************************
 126:main_cm4.c    **** * Function Name: void ClearScreen(void)
 127:main_cm4.c    **** ********************************************************************************
 128:main_cm4.c    **** *
 129:main_cm4.c    **** * Summary: This function clears the screen
 130:main_cm4.c    **** *
 131:main_cm4.c    **** * Parameters:
 132:main_cm4.c    **** *  None
 133:main_cm4.c    **** *
 134:main_cm4.c    **** * Return:
 135:main_cm4.c    **** *  None
 136:main_cm4.c    **** *
 137:main_cm4.c    **** *******************************************************************************/
 138:main_cm4.c    **** 
 139:main_cm4.c    **** 
 140:main_cm4.c    **** 
 141:main_cm4.c    **** /*******************************************************************************
 142:main_cm4.c    **** * Function Name: void WaitforSwitchPressAndRelease(void)
 143:main_cm4.c    **** ********************************************************************************
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 4


 144:main_cm4.c    **** *
 145:main_cm4.c    **** * Summary: This implements a simple "Wait for button press and release"
 146:main_cm4.c    **** *			function.  It first waits for the button to be pressed and then
 147:main_cm4.c    **** *			waits for the button to be released.
 148:main_cm4.c    **** *
 149:main_cm4.c    **** * Parameters:
 150:main_cm4.c    **** *  None
 151:main_cm4.c    **** *
 152:main_cm4.c    **** * Return:
 153:main_cm4.c    **** *  None
 154:main_cm4.c    **** *
 155:main_cm4.c    **** * Side Effects:
 156:main_cm4.c    **** *  This is a blocking function and exits only on a button press and release
 157:main_cm4.c    **** *
 158:main_cm4.c    **** *******************************************************************************/
 159:main_cm4.c    **** /*
 160:main_cm4.c    **** void WaitforSwitchPressAndRelease(void)
 161:main_cm4.c    **** {
 162:main_cm4.c    ****     // Wait for SW2 to be pressed 
 163:main_cm4.c    ****     while(Status_SW2_Read() != 0);
 164:main_cm4.c    ****     
 165:main_cm4.c    ****     // Wait for SW2 to be released
 166:main_cm4.c    ****     while(Status_SW2_Read() == 0);
 167:main_cm4.c    **** }
 168:main_cm4.c    **** */
 169:main_cm4.c    **** 
 170:main_cm4.c    **** /*******************************************************************************
 171:main_cm4.c    **** * Function Name: int main(void)
 172:main_cm4.c    **** ********************************************************************************
 173:main_cm4.c    **** *
 174:main_cm4.c    **** * Summary: À Remplir
 175:main_cm4.c    **** *
 176:main_cm4.c    **** * Parameters:
 177:main_cm4.c    **** *  None
 178:main_cm4.c    **** *
 179:main_cm4.c    **** * Return:
 180:main_cm4.c    **** *  None
 181:main_cm4.c    **** *
 182:main_cm4.c    **** *******************************************************************************/
 183:main_cm4.c    **** 
 184:main_cm4.c    **** 
 185:main_cm4.c    **** 
 186:main_cm4.c    **** void isr_bouton(void){
  29              		.loc 1 186 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
 187:main_cm4.c    ****     //touch_data_t currentTouch = BUTTON2_TOUCHED;
 188:main_cm4.c    ****     //xQueueSendFromISR(touchDataQ, &currentTouch, NULL);
 189:main_cm4.c    **** 
 190:main_cm4.c    **** 
 191:main_cm4.c    ****     
 192:main_cm4.c    ****     xSemaphoreGiveFromISR(bouton_semph, NULL);
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 5


  37              		.loc 1 192 0
  38 0002 0F4B     		ldr	r3, .L4
  39 0004 1868     		ldr	r0, [r3]
  40 0006 0021     		movs	r1, #0
  41 0008 FFF7FEFF 		bl	xQueueGiveFromISR
  42              	.LVL0:
 193:main_cm4.c    ****     CyDelay(1000);      // more or less ??
  43              		.loc 1 193 0
  44 000c 4FF47A70 		mov	r0, #1000
  45 0010 FFF7FEFF 		bl	Cy_SysLib_Delay
  46              	.LVL1:
  47              	.LBB14:
  48              	.LBB15:
  49              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 6


  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 7


 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 8


 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 9


 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 10


 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 11


 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 12


 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 13


 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 14


 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 15


 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 16


 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 17


 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 18


 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 19


 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 20


 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 21


 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 22


 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 23


1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 24


1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 25


1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 26


1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 27


1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 28


1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 29


1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 30


1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 31


1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 32


1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 33


1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  50              		.loc 2 1603 0
  51 0014 0B4B     		ldr	r3, .L4+4
  52 0016 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
  53              		.loc 2 1605 0
  54 0018 1022     		movs	r2, #16
  55 001a 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  56              		.loc 2 1608 0
  57 001c 5B69     		ldr	r3, [r3, #20]
  58              	.LVL2:
  59              	.LBE15:
  60              	.LBE14:
 194:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Bouton_0_PORT, Bouton_0_NUM);
 195:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
  61              		.loc 1 195 0
  62 001e 0A4B     		ldr	r3, .L4+8
  63 0020 B3F90030 		ldrsh	r3, [r3]
  64              	.LVL3:
  65              	.LBB16:
  66              	.LBB17:
  67              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 34


  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 35


  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 36


 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 37


 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 38


 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 39


 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 40


 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 41


 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 42


 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 43


 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 44


 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 45


 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 46


 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 47


 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 48


 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 49


 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 50


 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 51


 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 52


1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 53


1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 54


1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 55


1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 56


1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 57


1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 58


1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 59


1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 60


1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 61


1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 62


1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 63


1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 64


1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  68              		.loc 3 1768 0
  69 0024 002B     		cmp	r3, #0
  70 0026 09DB     		blt	.L1
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  71              		.loc 3 1770 0
  72 0028 5A09     		lsrs	r2, r3, #5
  73 002a 03F01F03 		and	r3, r3, #31
  74              	.LVL4:
  75 002e 0121     		movs	r1, #1
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 65


  76 0030 01FA03F3 		lsl	r3, r1, r3
  77 0034 6032     		adds	r2, r2, #96
  78 0036 0549     		ldr	r1, .L4+12
  79 0038 41F82230 		str	r3, [r1, r2, lsl #2]
  80              	.LVL5:
  81              	.L1:
  82 003c 08BD     		pop	{r3, pc}
  83              	.L5:
  84 003e 00BF     		.align	2
  85              	.L4:
  86 0040 00000000 		.word	bouton_semph
  87 0044 00003240 		.word	1077018624
  88 0048 00000000 		.word	Bouton_ISR_cfg
  89 004c 00E100E0 		.word	-536813312
  90              	.LBE17:
  91              	.LBE16:
  92              		.cfi_endproc
  93              	.LFE561:
  94              		.size	isr_bouton, .-isr_bouton
  95              		.section	.text.Task_Bouton2,"ax",%progbits
  96              		.align	2
  97              		.global	Task_Bouton2
  98              		.thumb
  99              		.thumb_func
 100              		.type	Task_Bouton2, %function
 101              	Task_Bouton2:
 102              	.LFB562:
 196:main_cm4.c    **** 
 197:main_cm4.c    **** }
 198:main_cm4.c    **** 
 199:main_cm4.c    **** 
 200:main_cm4.c    **** void Task_Bouton2(void *arg){
 103              		.loc 1 200 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 8
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              	.LVL6:
 108 0000 00B5     		push	{lr}
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 14, -4
 111 0002 83B0     		sub	sp, sp, #12
 112              		.cfi_def_cfa_offset 16
 201:main_cm4.c    ****     
 202:main_cm4.c    ****     touch_data_t currentTouch = NO_TOUCH;
 113              		.loc 1 202 0
 114 0004 0323     		movs	r3, #3
 115 0006 8DF80730 		strb	r3, [sp, #7]
 116              	.LVL7:
 117              	.L7:
 203:main_cm4.c    ****     
 204:main_cm4.c    ****     for(;;){
 205:main_cm4.c    ****         
 206:main_cm4.c    ****         if(xSemaphoreTake(bouton_semph, portMAX_DELAY) == pdTRUE){
 118              		.loc 1 206 0
 119 000a 0C4B     		ldr	r3, .L10
 120 000c 1868     		ldr	r0, [r3]
 121 000e 4FF0FF31 		mov	r1, #-1
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 66


 122 0012 FFF7FEFF 		bl	xQueueSemaphoreTake
 123              	.LVL8:
 124 0016 0128     		cmp	r0, #1
 125 0018 F7D1     		bne	.L7
 207:main_cm4.c    ****             
 208:main_cm4.c    ****             currentTouch =  BUTTON2_TOUCHED;
 126              		.loc 1 208 0
 127 001a 02A9     		add	r1, sp, #8
 128 001c 0223     		movs	r3, #2
 129 001e 01F8013D 		strb	r3, [r1, #-1]!
 209:main_cm4.c    ****             xQueueSend(touchDataQ, &currentTouch, ( TickType_t ) 0);
 130              		.loc 1 209 0
 131 0022 0023     		movs	r3, #0
 132 0024 1A46     		mov	r2, r3
 133 0026 0648     		ldr	r0, .L10+4
 134 0028 0068     		ldr	r0, [r0]
 135 002a FFF7FEFF 		bl	xQueueGenericSend
 136              	.LVL9:
 210:main_cm4.c    ****             currentTouch = NO_TOUCH;
 137              		.loc 1 210 0
 138 002e 0323     		movs	r3, #3
 139 0030 8DF80730 		strb	r3, [sp, #7]
 211:main_cm4.c    ****             vTaskDelay(pdMS_TO_TICKS(100));
 140              		.loc 1 211 0
 141 0034 6420     		movs	r0, #100
 142 0036 FFF7FEFF 		bl	vTaskDelay
 143              	.LVL10:
 144 003a E6E7     		b	.L7
 145              	.L11:
 146              		.align	2
 147              	.L10:
 148 003c 00000000 		.word	bouton_semph
 149 0040 00000000 		.word	touchDataQ
 150              		.cfi_endproc
 151              	.LFE562:
 152              		.size	Task_Bouton2, .-Task_Bouton2
 153              		.section	.text.main,"ax",%progbits
 154              		.align	2
 155              		.global	main
 156              		.thumb
 157              		.thumb_func
 158              		.type	main, %function
 159              	main:
 160              	.LFB563:
 212:main_cm4.c    ****             
 213:main_cm4.c    ****             //vTaskDelay(pdMS_TO_TICKS(20));
 214:main_cm4.c    ****         }
 215:main_cm4.c    **** 
 216:main_cm4.c    ****     }
 217:main_cm4.c    **** }
 218:main_cm4.c    **** 
 219:main_cm4.c    **** 
 220:main_cm4.c    **** 
 221:main_cm4.c    **** 
 222:main_cm4.c    **** 
 223:main_cm4.c    **** 
 224:main_cm4.c    **** int main(void)
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 67


 225:main_cm4.c    **** {
 161              		.loc 1 225 0
 162              		.cfi_startproc
 163              		@ Volatile: function does not return.
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166 0000 00B5     		push	{lr}
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 14, -4
 169 0002 83B0     		sub	sp, sp, #12
 170              		.cfi_def_cfa_offset 16
 226:main_cm4.c    ****     bouton_semph = xSemaphoreCreateBinary();
 171              		.loc 1 226 0
 172 0004 0322     		movs	r2, #3
 173 0006 0021     		movs	r1, #0
 174 0008 0120     		movs	r0, #1
 175 000a FFF7FEFF 		bl	xQueueGenericCreate
 176              	.LVL11:
 177 000e 294B     		ldr	r3, .L18
 178 0010 1860     		str	r0, [r3]
 179              	.LBB18:
 180              	.LBB19:
 181              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 68


  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 69


  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 182              		.loc 4 131 0
 183              		.syntax unified
 184              	@ 131 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 185 0012 62B6     		cpsie i
 186              	@ 0 "" 2
 187              		.thumb
 188              		.syntax unified
 189              	.LBE19:
 190              	.LBE18:
 227:main_cm4.c    ****     
 228:main_cm4.c    ****     
 229:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
 230:main_cm4.c    ****     
 231:main_cm4.c    ****     DisplayInit();
 191              		.loc 1 231 0
 192 0014 FFF7FEFF 		bl	DisplayInit
 193              	.LVL12:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 70


 232:main_cm4.c    ****     
 233:main_cm4.c    **** 
 234:main_cm4.c    ****     
 235:main_cm4.c    ****     /* Initialisation de CapSense */
 236:main_cm4.c    ****     
 237:main_cm4.c    ****     //CapSense_Start();
 238:main_cm4.c    ****     //CapSense_ScanAllWidgets();
 239:main_cm4.c    ****     
 240:main_cm4.c    ****     /* Initialisation des tasks */
 241:main_cm4.c    ****         /* Create the queues. See the respective data-types for details of queue
 242:main_cm4.c    ****        contents */
 243:main_cm4.c    ****     
 244:main_cm4.c    ****     touchDataQ = xQueueCreate(10, sizeof(touch_data_t));
 194              		.loc 1 244 0
 195 0018 0022     		movs	r2, #0
 196 001a 0121     		movs	r1, #1
 197 001c 0A20     		movs	r0, #10
 198 001e FFF7FEFF 		bl	xQueueGenericCreate
 199              	.LVL13:
 200 0022 254B     		ldr	r3, .L18+4
 201 0024 1860     		str	r0, [r3]
 245:main_cm4.c    ****     
 246:main_cm4.c    ****         
 247:main_cm4.c    ****     Cy_SysInt_Init(&Bouton_ISR_cfg, isr_bouton);
 202              		.loc 1 247 0
 203 0026 254C     		ldr	r4, .L18+8
 204 0028 2549     		ldr	r1, .L18+12
 205 002a 2046     		mov	r0, r4
 206 002c FFF7FEFF 		bl	Cy_SysInt_Init
 207              	.LVL14:
 248:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
 208              		.loc 1 248 0
 209 0030 B4F90030 		ldrsh	r3, [r4]
 210              	.LVL15:
 211              	.LBB20:
 212              	.LBB21:
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 213              		.loc 3 1768 0
 214 0034 002B     		cmp	r3, #0
 215 0036 08DB     		blt	.L13
 216              		.loc 3 1770 0
 217 0038 5A09     		lsrs	r2, r3, #5
 218 003a 03F01F00 		and	r0, r3, #31
 219 003e 0121     		movs	r1, #1
 220 0040 8140     		lsls	r1, r1, r0
 221 0042 6032     		adds	r2, r2, #96
 222 0044 1F48     		ldr	r0, .L18+16
 223 0046 40F82210 		str	r1, [r0, r2, lsl #2]
 224              	.L13:
 225              	.LVL16:
 226              	.LBE21:
 227              	.LBE20:
 228              	.LBB22:
 229              	.LBB23:
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 230              		.loc 3 1679 0
 231 004a 002B     		cmp	r3, #0
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 71


 232 004c 08DB     		blt	.L14
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 233              		.loc 3 1681 0
 234 004e 5909     		lsrs	r1, r3, #5
 235 0050 03F01F03 		and	r3, r3, #31
 236              	.LVL17:
 237 0054 0122     		movs	r2, #1
 238 0056 02FA03F3 		lsl	r3, r2, r3
 239 005a 1A4A     		ldr	r2, .L18+16
 240 005c 42F82130 		str	r3, [r2, r1, lsl #2]
 241              	.L14:
 242              	.LVL18:
 243              	.LBE23:
 244              	.LBE22:
 249:main_cm4.c    ****     NVIC_EnableIRQ(Bouton_ISR_cfg.intrSrc);
 250:main_cm4.c    ****     
 251:main_cm4.c    ****          
 252:main_cm4.c    ****     /* Create the user Tasks. See the respective Task definition for more
 253:main_cm4.c    ****        details of these tasks */       
 254:main_cm4.c    ****     xTaskCreate(Task_Touch, "CapSense Touch Task", TOUCH_TASK_STACK_SIZE, NULL, TASK_TOUCH_PRIORITY
 245              		.loc 1 254 0
 246 0060 0024     		movs	r4, #0
 247 0062 0194     		str	r4, [sp, #4]
 248 0064 0A23     		movs	r3, #10
 249 0066 0093     		str	r3, [sp]
 250 0068 2346     		mov	r3, r4
 251 006a 8022     		movs	r2, #128
 252 006c 1649     		ldr	r1, .L18+20
 253 006e 1748     		ldr	r0, .L18+24
 254 0070 FFF7FEFF 		bl	xTaskCreate
 255              	.LVL19:
 255:main_cm4.c    **** 
 256:main_cm4.c    ****     xTaskCreate(Task_Display, "Display Task", DISPLAY_TASK_STACK_SIZE, NULL, TASK_DISPLAY_PRIORITY,
 256              		.loc 1 256 0
 257 0074 0194     		str	r4, [sp, #4]
 258 0076 0523     		movs	r3, #5
 259 0078 0093     		str	r3, [sp]
 260 007a 2346     		mov	r3, r4
 261 007c 4FF48062 		mov	r2, #1024
 262 0080 1349     		ldr	r1, .L18+28
 263 0082 1448     		ldr	r0, .L18+32
 264 0084 FFF7FEFF 		bl	xTaskCreate
 265              	.LVL20:
 257:main_cm4.c    ****     
 258:main_cm4.c    ****     xTaskCreate(Task_Bouton2, "Bouton 2 Task", BOUTON_TASK_STACK_SIZE, NULL, TASK_BOUTON_PRIORITY, 
 266              		.loc 1 258 0
 267 0088 0194     		str	r4, [sp, #4]
 268 008a 0423     		movs	r3, #4
 269 008c 0093     		str	r3, [sp]
 270 008e 2346     		mov	r3, r4
 271 0090 8022     		movs	r2, #128
 272 0092 1149     		ldr	r1, .L18+36
 273 0094 1148     		ldr	r0, .L18+40
 274 0096 FFF7FEFF 		bl	xTaskCreate
 275              	.LVL21:
 259:main_cm4.c    ****     
 260:main_cm4.c    ****     /* Initialize thread-safe debug message printing. See uart_debug.h header file
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 72


 261:main_cm4.c    ****        to enable / disable this feature */
 262:main_cm4.c    ****     //DebugPrintfInit();
 263:main_cm4.c    ****     
 264:main_cm4.c    ****     /* Start the RTOS scheduler. This function should never return */
 265:main_cm4.c    ****     vTaskStartScheduler();
 276              		.loc 1 265 0
 277 009a FFF7FEFF 		bl	vTaskStartScheduler
 278              	.LVL22:
 266:main_cm4.c    ****     
 267:main_cm4.c    ****     /* Should never get here! */ 
 268:main_cm4.c    ****     //DebugPrintf("Error!   : RTOS - scheduler crashed \r\n");
 269:main_cm4.c    **** 
 270:main_cm4.c    ****     /* Halt the CPU if scheduler exits */
 271:main_cm4.c    ****     CY_ASSERT(0);
 279              		.loc 1 271 0
 280 009e 40F20F11 		movw	r1, #271
 281 00a2 0F48     		ldr	r0, .L18+44
 282 00a4 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 283              	.LVL23:
 284              	.L15:
 272:main_cm4.c    ****     
 273:main_cm4.c    ****     
 274:main_cm4.c    ****     
 275:main_cm4.c    ****     
 276:main_cm4.c    ****     
 277:main_cm4.c    ****     
 278:main_cm4.c    ****     
 279:main_cm4.c    **** 
 280:main_cm4.c    ****     
 281:main_cm4.c    ****     /*
 282:main_cm4.c    ****     
 283:main_cm4.c    ****     //Draw a rectangle
 284:main_cm4.c    ****     GUI_DrawRect(1,1,263,175);
 285:main_cm4.c    ****     
 286:main_cm4.c    ****     //Draw a line
 287:main_cm4.c    ****     GUI_SetPenSize(4);
 288:main_cm4.c    ****     GUI_DrawLine(20,65,243,65);
 289:main_cm4.c    ****     
 290:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 291:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 292:main_cm4.c    ****     
 293:main_cm4.c    ****    //Write a title and subtile	
 294:main_cm4.c    ****     GUI_SetFont(GUI_FONT_32B_1);
 295:main_cm4.c    ****     GUI_SetTextAlign(GUI_TA_CENTER);
 296:main_cm4.c    ****     GUI_DispStringAt("GBM2100", 132, 30);
 297:main_cm4.c    ****     GUI_SetFont(GUI_FONT_16_1);
 298:main_cm4.c    ****     GUI_DispStringAt("Laboratoire 3", 132, 70);
 299:main_cm4.c    ****     
 300:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 301:main_cm4.c    ****     
 302:main_cm4.c    ****     */
 303:main_cm4.c    ****     while(CapSense_IsBusy()); // ?? du CapSense Example
 285              		.loc 1 303 0 discriminator 1
 286 00a8 FFF7FEFF 		bl	CapSense_IsBusy
 287              	.LVL24:
 288 00ac 0028     		cmp	r0, #0
 289 00ae FBD1     		bne	.L15
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 73


 290              	.L16:
 291 00b0 FEE7     		b	.L16
 292              	.L19:
 293 00b2 00BF     		.align	2
 294              	.L18:
 295 00b4 00000000 		.word	bouton_semph
 296 00b8 00000000 		.word	touchDataQ
 297 00bc 00000000 		.word	Bouton_ISR_cfg
 298 00c0 00000000 		.word	isr_bouton
 299 00c4 00E100E0 		.word	-536813312
 300 00c8 00000000 		.word	.LC0
 301 00cc 00000000 		.word	Task_Touch
 302 00d0 14000000 		.word	.LC1
 303 00d4 00000000 		.word	Task_Display
 304 00d8 24000000 		.word	.LC2
 305 00dc 00000000 		.word	Task_Bouton2
 306 00e0 34000000 		.word	.LC3
 307              		.cfi_endproc
 308              	.LFE563:
 309              		.size	main, .-main
 310              		.comm	bouton_semph,4,4
 311              		.section	.rodata.str1.4,"aMS",%progbits,1
 312              		.align	2
 313              	.LC0:
 314 0000 43617053 		.ascii	"CapSense Touch Task\000"
 314      656E7365 
 314      20546F75 
 314      63682054 
 314      61736B00 
 315              	.LC1:
 316 0014 44697370 		.ascii	"Display Task\000"
 316      6C617920 
 316      5461736B 
 316      00
 317 0021 000000   		.space	3
 318              	.LC2:
 319 0024 426F7574 		.ascii	"Bouton 2 Task\000"
 319      6F6E2032 
 319      20546173 
 319      6B00
 320 0032 0000     		.space	2
 321              	.LC3:
 322 0034 6D61696E 		.ascii	"main_cm4.c\000"
 322      5F636D34 
 322      2E6300
 323              		.text
 324              	.Letext0:
 325              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 326              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 327              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 328              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 329              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 330              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 331              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 332              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 333              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 334              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 74


 335              		.file 15 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 336              		.file 16 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 337              		.file 17 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 338              		.file 18 "touch_task.h"
 339              		.file 19 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 340              		.file 20 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 341              		.file 21 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 342              		.file 22 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 343              		.file 23 "display_task.h"
 344              		.file 24 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 345              		.section	.debug_info,"",%progbits
 346              	.Ldebug_info0:
 347 0000 26120000 		.4byte	0x1226
 348 0004 0400     		.2byte	0x4
 349 0006 00000000 		.4byte	.Ldebug_abbrev0
 350 000a 04       		.byte	0x4
 351 000b 01       		.uleb128 0x1
 352 000c FD040000 		.4byte	.LASF384
 353 0010 0C       		.byte	0xc
 354 0011 A9000000 		.4byte	.LASF385
 355 0015 380D0000 		.4byte	.LASF386
 356 0019 00000000 		.4byte	.Ldebug_ranges0+0
 357 001d 00000000 		.4byte	0
 358 0021 00000000 		.4byte	.Ldebug_line0
 359 0025 02       		.uleb128 0x2
 360 0026 02       		.byte	0x2
 361 0027 E6030000 		.4byte	0x3e6
 362 002b 05       		.byte	0x5
 363 002c 24       		.byte	0x24
 364 002d E6030000 		.4byte	0x3e6
 365 0031 03       		.uleb128 0x3
 366 0032 38190000 		.4byte	.LASF0
 367 0036 71       		.sleb128 -15
 368 0037 03       		.uleb128 0x3
 369 0038 42140000 		.4byte	.LASF1
 370 003c 72       		.sleb128 -14
 371 003d 03       		.uleb128 0x3
 372 003e C6190000 		.4byte	.LASF2
 373 0042 73       		.sleb128 -13
 374 0043 03       		.uleb128 0x3
 375 0044 19060000 		.4byte	.LASF3
 376 0048 74       		.sleb128 -12
 377 0049 03       		.uleb128 0x3
 378 004a E50F0000 		.4byte	.LASF4
 379 004e 75       		.sleb128 -11
 380 004f 03       		.uleb128 0x3
 381 0050 D3170000 		.4byte	.LASF5
 382 0054 76       		.sleb128 -10
 383 0055 03       		.uleb128 0x3
 384 0056 65180000 		.4byte	.LASF6
 385 005a 7B       		.sleb128 -5
 386 005b 03       		.uleb128 0x3
 387 005c C1170000 		.4byte	.LASF7
 388 0060 7C       		.sleb128 -4
 389 0061 03       		.uleb128 0x3
 390 0062 DF040000 		.4byte	.LASF8
 391 0066 7E       		.sleb128 -2
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 75


 392 0067 03       		.uleb128 0x3
 393 0068 C3160000 		.4byte	.LASF9
 394 006c 7F       		.sleb128 -1
 395 006d 04       		.uleb128 0x4
 396 006e 231B0000 		.4byte	.LASF10
 397 0072 00       		.byte	0
 398 0073 04       		.uleb128 0x4
 399 0074 21110000 		.4byte	.LASF11
 400 0078 01       		.byte	0x1
 401 0079 04       		.uleb128 0x4
 402 007a 5A030000 		.4byte	.LASF12
 403 007e 02       		.byte	0x2
 404 007f 04       		.uleb128 0x4
 405 0080 E9150000 		.4byte	.LASF13
 406 0084 03       		.byte	0x3
 407 0085 04       		.uleb128 0x4
 408 0086 AE0B0000 		.4byte	.LASF14
 409 008a 04       		.byte	0x4
 410 008b 04       		.uleb128 0x4
 411 008c 4E150000 		.4byte	.LASF15
 412 0090 05       		.byte	0x5
 413 0091 04       		.uleb128 0x4
 414 0092 9E070000 		.4byte	.LASF16
 415 0096 06       		.byte	0x6
 416 0097 04       		.uleb128 0x4
 417 0098 721B0000 		.4byte	.LASF17
 418 009c 07       		.byte	0x7
 419 009d 04       		.uleb128 0x4
 420 009e 87150000 		.4byte	.LASF18
 421 00a2 08       		.byte	0x8
 422 00a3 04       		.uleb128 0x4
 423 00a4 0F0B0000 		.4byte	.LASF19
 424 00a8 09       		.byte	0x9
 425 00a9 04       		.uleb128 0x4
 426 00aa CA0B0000 		.4byte	.LASF20
 427 00ae 0A       		.byte	0xa
 428 00af 04       		.uleb128 0x4
 429 00b0 FB080000 		.4byte	.LASF21
 430 00b4 0B       		.byte	0xb
 431 00b5 04       		.uleb128 0x4
 432 00b6 95130000 		.4byte	.LASF22
 433 00ba 0C       		.byte	0xc
 434 00bb 04       		.uleb128 0x4
 435 00bc A5060000 		.4byte	.LASF23
 436 00c0 0D       		.byte	0xd
 437 00c1 04       		.uleb128 0x4
 438 00c2 0E150000 		.4byte	.LASF24
 439 00c6 0E       		.byte	0xe
 440 00c7 04       		.uleb128 0x4
 441 00c8 BE030000 		.4byte	.LASF25
 442 00cc 0F       		.byte	0xf
 443 00cd 04       		.uleb128 0x4
 444 00ce 03190000 		.4byte	.LASF26
 445 00d2 10       		.byte	0x10
 446 00d3 04       		.uleb128 0x4
 447 00d4 0D040000 		.4byte	.LASF27
 448 00d8 11       		.byte	0x11
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 76


 449 00d9 04       		.uleb128 0x4
 450 00da 04060000 		.4byte	.LASF28
 451 00de 12       		.byte	0x12
 452 00df 04       		.uleb128 0x4
 453 00e0 790E0000 		.4byte	.LASF29
 454 00e4 13       		.byte	0x13
 455 00e5 04       		.uleb128 0x4
 456 00e6 3E030000 		.4byte	.LASF30
 457 00ea 14       		.byte	0x14
 458 00eb 04       		.uleb128 0x4
 459 00ec ED1B0000 		.4byte	.LASF31
 460 00f0 15       		.byte	0x15
 461 00f1 04       		.uleb128 0x4
 462 00f2 150C0000 		.4byte	.LASF32
 463 00f6 16       		.byte	0x16
 464 00f7 04       		.uleb128 0x4
 465 00f8 00030000 		.4byte	.LASF33
 466 00fc 17       		.byte	0x17
 467 00fd 04       		.uleb128 0x4
 468 00fe B2130000 		.4byte	.LASF34
 469 0102 18       		.byte	0x18
 470 0103 04       		.uleb128 0x4
 471 0104 5E0F0000 		.4byte	.LASF35
 472 0108 19       		.byte	0x19
 473 0109 04       		.uleb128 0x4
 474 010a 7A120000 		.4byte	.LASF36
 475 010e 1A       		.byte	0x1a
 476 010f 04       		.uleb128 0x4
 477 0110 B8090000 		.4byte	.LASF37
 478 0114 1B       		.byte	0x1b
 479 0115 04       		.uleb128 0x4
 480 0116 851C0000 		.4byte	.LASF38
 481 011a 1C       		.byte	0x1c
 482 011b 04       		.uleb128 0x4
 483 011c D9010000 		.4byte	.LASF39
 484 0120 1D       		.byte	0x1d
 485 0121 04       		.uleb128 0x4
 486 0122 BF0E0000 		.4byte	.LASF40
 487 0126 1E       		.byte	0x1e
 488 0127 04       		.uleb128 0x4
 489 0128 9C0C0000 		.4byte	.LASF41
 490 012c 1F       		.byte	0x1f
 491 012d 04       		.uleb128 0x4
 492 012e 420F0000 		.4byte	.LASF42
 493 0132 20       		.byte	0x20
 494 0133 04       		.uleb128 0x4
 495 0134 33090000 		.4byte	.LASF43
 496 0138 21       		.byte	0x21
 497 0139 04       		.uleb128 0x4
 498 013a 921A0000 		.4byte	.LASF44
 499 013e 22       		.byte	0x22
 500 013f 04       		.uleb128 0x4
 501 0140 730D0000 		.4byte	.LASF45
 502 0144 23       		.byte	0x23
 503 0145 04       		.uleb128 0x4
 504 0146 30020000 		.4byte	.LASF46
 505 014a 24       		.byte	0x24
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 77


 506 014b 04       		.uleb128 0x4
 507 014c F1140000 		.4byte	.LASF47
 508 0150 25       		.byte	0x25
 509 0151 04       		.uleb128 0x4
 510 0152 0F080000 		.4byte	.LASF48
 511 0156 26       		.byte	0x26
 512 0157 04       		.uleb128 0x4
 513 0158 1B190000 		.4byte	.LASF49
 514 015c 27       		.byte	0x27
 515 015d 04       		.uleb128 0x4
 516 015e B40F0000 		.4byte	.LASF50
 517 0162 28       		.byte	0x28
 518 0163 04       		.uleb128 0x4
 519 0164 74080000 		.4byte	.LASF51
 520 0168 29       		.byte	0x29
 521 0169 04       		.uleb128 0x4
 522 016a 57100000 		.4byte	.LASF52
 523 016e 2A       		.byte	0x2a
 524 016f 04       		.uleb128 0x4
 525 0170 CA150000 		.4byte	.LASF53
 526 0174 2B       		.byte	0x2b
 527 0175 04       		.uleb128 0x4
 528 0176 49010000 		.4byte	.LASF54
 529 017a 2C       		.byte	0x2c
 530 017b 04       		.uleb128 0x4
 531 017c 2B150000 		.4byte	.LASF55
 532 0180 2D       		.byte	0x2d
 533 0181 04       		.uleb128 0x4
 534 0182 940F0000 		.4byte	.LASF56
 535 0186 2E       		.byte	0x2e
 536 0187 04       		.uleb128 0x4
 537 0188 A3140000 		.4byte	.LASF57
 538 018c 2F       		.byte	0x2f
 539 018d 04       		.uleb128 0x4
 540 018e B11C0000 		.4byte	.LASF58
 541 0192 30       		.byte	0x30
 542 0193 04       		.uleb128 0x4
 543 0194 C01A0000 		.4byte	.LASF59
 544 0198 31       		.byte	0x31
 545 0199 04       		.uleb128 0x4
 546 019a 6D160000 		.4byte	.LASF60
 547 019e 32       		.byte	0x32
 548 019f 04       		.uleb128 0x4
 549 01a0 A00A0000 		.4byte	.LASF61
 550 01a4 33       		.byte	0x33
 551 01a5 04       		.uleb128 0x4
 552 01a6 08010000 		.4byte	.LASF62
 553 01aa 34       		.byte	0x34
 554 01ab 04       		.uleb128 0x4
 555 01ac F7100000 		.4byte	.LASF63
 556 01b0 35       		.byte	0x35
 557 01b1 04       		.uleb128 0x4
 558 01b2 F5060000 		.4byte	.LASF64
 559 01b6 36       		.byte	0x36
 560 01b7 04       		.uleb128 0x4
 561 01b8 BB180000 		.4byte	.LASF65
 562 01bc 37       		.byte	0x37
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 78


 563 01bd 04       		.uleb128 0x4
 564 01be 920B0000 		.4byte	.LASF66
 565 01c2 38       		.byte	0x38
 566 01c3 04       		.uleb128 0x4
 567 01c4 EC000000 		.4byte	.LASF67
 568 01c8 39       		.byte	0x39
 569 01c9 04       		.uleb128 0x4
 570 01ca 9C190000 		.4byte	.LASF68
 571 01ce 3A       		.byte	0x3a
 572 01cf 04       		.uleb128 0x4
 573 01d0 71180000 		.4byte	.LASF69
 574 01d4 3B       		.byte	0x3b
 575 01d5 04       		.uleb128 0x4
 576 01d6 D70A0000 		.4byte	.LASF70
 577 01da 3C       		.byte	0x3c
 578 01db 04       		.uleb128 0x4
 579 01dc 491B0000 		.4byte	.LASF71
 580 01e0 3D       		.byte	0x3d
 581 01e1 04       		.uleb128 0x4
 582 01e2 42110000 		.4byte	.LASF72
 583 01e6 3E       		.byte	0x3e
 584 01e7 04       		.uleb128 0x4
 585 01e8 8B030000 		.4byte	.LASF73
 586 01ec 3F       		.byte	0x3f
 587 01ed 04       		.uleb128 0x4
 588 01ee 12160000 		.4byte	.LASF74
 589 01f2 40       		.byte	0x40
 590 01f3 04       		.uleb128 0x4
 591 01f4 E70B0000 		.4byte	.LASF75
 592 01f8 41       		.byte	0x41
 593 01f9 04       		.uleb128 0x4
 594 01fa CF020000 		.4byte	.LASF76
 595 01fe 42       		.byte	0x42
 596 01ff 04       		.uleb128 0x4
 597 0200 DD160000 		.4byte	.LASF77
 598 0204 43       		.byte	0x43
 599 0205 04       		.uleb128 0x4
 600 0206 C90C0000 		.4byte	.LASF78
 601 020a 44       		.byte	0x44
 602 020b 04       		.uleb128 0x4
 603 020c AA1B0000 		.4byte	.LASF79
 604 0210 45       		.byte	0x45
 605 0211 04       		.uleb128 0x4
 606 0212 5F110000 		.4byte	.LASF80
 607 0216 46       		.byte	0x46
 608 0217 04       		.uleb128 0x4
 609 0218 80190000 		.4byte	.LASF81
 610 021c 47       		.byte	0x47
 611 021d 04       		.uleb128 0x4
 612 021e 5E1C0000 		.4byte	.LASF82
 613 0222 48       		.byte	0x48
 614 0223 04       		.uleb128 0x4
 615 0224 470C0000 		.4byte	.LASF83
 616 0228 49       		.byte	0x49
 617 0229 04       		.uleb128 0x4
 618 022a 5E010000 		.4byte	.LASF84
 619 022e 4A       		.byte	0x4a
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 79


 620 022f 04       		.uleb128 0x4
 621 0230 CB100000 		.4byte	.LASF85
 622 0234 4B       		.byte	0x4b
 623 0235 04       		.uleb128 0x4
 624 0236 7B110000 		.4byte	.LASF86
 625 023a 4C       		.byte	0x4c
 626 023b 04       		.uleb128 0x4
 627 023c 6A070000 		.4byte	.LASF87
 628 0240 4D       		.byte	0x4d
 629 0241 04       		.uleb128 0x4
 630 0242 6A150000 		.4byte	.LASF88
 631 0246 4E       		.byte	0x4e
 632 0247 04       		.uleb128 0x4
 633 0248 630C0000 		.4byte	.LASF89
 634 024c 4F       		.byte	0x4f
 635 024d 04       		.uleb128 0x4
 636 024e 7A010000 		.4byte	.LASF90
 637 0252 50       		.byte	0x50
 638 0253 04       		.uleb128 0x4
 639 0254 F0130000 		.4byte	.LASF91
 640 0258 51       		.byte	0x51
 641 0259 04       		.uleb128 0x4
 642 025a 12020000 		.4byte	.LASF92
 643 025e 52       		.byte	0x52
 644 025f 04       		.uleb128 0x4
 645 0260 DB1A0000 		.4byte	.LASF93
 646 0264 53       		.byte	0x53
 647 0265 04       		.uleb128 0x4
 648 0266 081C0000 		.4byte	.LASF94
 649 026a 54       		.byte	0x54
 650 026b 04       		.uleb128 0x4
 651 026c 900D0000 		.4byte	.LASF95
 652 0270 55       		.byte	0x55
 653 0271 04       		.uleb128 0x4
 654 0272 AB100000 		.4byte	.LASF96
 655 0276 56       		.byte	0x56
 656 0277 04       		.uleb128 0x4
 657 0278 241C0000 		.4byte	.LASF97
 658 027c 57       		.byte	0x57
 659 027d 04       		.uleb128 0x4
 660 027e C61C0000 		.4byte	.LASF98
 661 0282 58       		.byte	0x58
 662 0283 04       		.uleb128 0x4
 663 0284 5A120000 		.4byte	.LASF99
 664 0288 59       		.byte	0x59
 665 0289 04       		.uleb128 0x4
 666 028a 441C0000 		.4byte	.LASF100
 667 028e 5A       		.byte	0x5a
 668 028f 04       		.uleb128 0x4
 669 0290 7A0F0000 		.4byte	.LASF101
 670 0294 5B       		.byte	0x5b
 671 0295 04       		.uleb128 0x4
 672 0296 C5040000 		.4byte	.LASF102
 673 029a 5C       		.byte	0x5c
 674 029b 04       		.uleb128 0x4
 675 029c 0B170000 		.4byte	.LASF103
 676 02a0 5D       		.byte	0x5d
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 80


 677 02a1 04       		.uleb128 0x4
 678 02a2 E1090000 		.4byte	.LASF104
 679 02a6 5E       		.byte	0x5e
 680 02a7 04       		.uleb128 0x4
 681 02a8 D31B0000 		.4byte	.LASF105
 682 02ac 5F       		.byte	0x5f
 683 02ad 04       		.uleb128 0x4
 684 02ae 98110000 		.4byte	.LASF106
 685 02b2 60       		.byte	0x60
 686 02b3 04       		.uleb128 0x4
 687 02b4 30040000 		.4byte	.LASF107
 688 02b8 61       		.byte	0x61
 689 02b9 04       		.uleb128 0x4
 690 02ba E3170000 		.4byte	.LASF108
 691 02be 62       		.byte	0x62
 692 02bf 04       		.uleb128 0x4
 693 02c0 700A0000 		.4byte	.LASF109
 694 02c4 63       		.byte	0x63
 695 02c5 04       		.uleb128 0x4
 696 02c6 E61C0000 		.4byte	.LASF110
 697 02ca 64       		.byte	0x64
 698 02cb 04       		.uleb128 0x4
 699 02cc 96120000 		.4byte	.LASF111
 700 02d0 65       		.byte	0x65
 701 02d1 04       		.uleb128 0x4
 702 02d2 89080000 		.4byte	.LASF112
 703 02d6 66       		.byte	0x66
 704 02d7 04       		.uleb128 0x4
 705 02d8 53170000 		.4byte	.LASF113
 706 02dc 67       		.byte	0x67
 707 02dd 04       		.uleb128 0x4
 708 02de BF0D0000 		.4byte	.LASF114
 709 02e2 68       		.byte	0x68
 710 02e3 04       		.uleb128 0x4
 711 02e4 8B020000 		.4byte	.LASF115
 712 02e8 69       		.byte	0x69
 713 02e9 04       		.uleb128 0x4
 714 02ea E8110000 		.4byte	.LASF116
 715 02ee 6A       		.byte	0x6a
 716 02ef 04       		.uleb128 0x4
 717 02f0 48080000 		.4byte	.LASF117
 718 02f4 6B       		.byte	0x6b
 719 02f5 04       		.uleb128 0x4
 720 02f6 671A0000 		.4byte	.LASF118
 721 02fa 6C       		.byte	0x6c
 722 02fb 04       		.uleb128 0x4
 723 02fc 6C100000 		.4byte	.LASF119
 724 0300 6D       		.byte	0x6d
 725 0301 04       		.uleb128 0x4
 726 0302 18090000 		.4byte	.LASF120
 727 0306 6E       		.byte	0x6e
 728 0307 04       		.uleb128 0x4
 729 0308 4A180000 		.4byte	.LASF121
 730 030c 6F       		.byte	0x6f
 731 030d 04       		.uleb128 0x4
 732 030e F40A0000 		.4byte	.LASF122
 733 0312 70       		.byte	0x70
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 81


 734 0313 04       		.uleb128 0x4
 735 0314 80000000 		.4byte	.LASF123
 736 0318 71       		.byte	0x71
 737 0319 04       		.uleb128 0x4
 738 031a 01130000 		.4byte	.LASF124
 739 031e 72       		.byte	0x72
 740 031f 04       		.uleb128 0x4
 741 0320 2F060000 		.4byte	.LASF125
 742 0324 73       		.byte	0x73
 743 0325 04       		.uleb128 0x4
 744 0326 A6170000 		.4byte	.LASF126
 745 032a 74       		.byte	0x74
 746 032b 04       		.uleb128 0x4
 747 032c 260E0000 		.4byte	.LASF127
 748 0330 75       		.byte	0x75
 749 0331 04       		.uleb128 0x4
 750 0332 68140000 		.4byte	.LASF128
 751 0336 76       		.byte	0x76
 752 0337 04       		.uleb128 0x4
 753 0338 F2030000 		.4byte	.LASF129
 754 033c 77       		.byte	0x77
 755 033d 04       		.uleb128 0x4
 756 033e 46160000 		.4byte	.LASF130
 757 0342 78       		.byte	0x78
 758 0343 04       		.uleb128 0x4
 759 0344 5D090000 		.4byte	.LASF131
 760 0348 79       		.byte	0x79
 761 0349 04       		.uleb128 0x4
 762 034a DC180000 		.4byte	.LASF132
 763 034e 7A       		.byte	0x7a
 764 034f 04       		.uleb128 0x4
 765 0350 1B100000 		.4byte	.LASF133
 766 0354 7B       		.byte	0x7b
 767 0355 04       		.uleb128 0x4
 768 0356 4A060000 		.4byte	.LASF134
 769 035a 7C       		.byte	0x7c
 770 035b 04       		.uleb128 0x4
 771 035c FD170000 		.4byte	.LASF135
 772 0360 7D       		.byte	0x7d
 773 0361 04       		.uleb128 0x4
 774 0362 8A0A0000 		.4byte	.LASF136
 775 0366 7E       		.byte	0x7e
 776 0367 04       		.uleb128 0x4
 777 0368 00000000 		.4byte	.LASF137
 778 036c 7F       		.byte	0x7f
 779 036d 04       		.uleb128 0x4
 780 036e B0120000 		.4byte	.LASF138
 781 0372 80       		.byte	0x80
 782 0373 04       		.uleb128 0x4
 783 0374 E7050000 		.4byte	.LASF139
 784 0378 81       		.byte	0x81
 785 0379 04       		.uleb128 0x4
 786 037a AE020000 		.4byte	.LASF140
 787 037e 82       		.byte	0x82
 788 037f 04       		.uleb128 0x4
 789 0380 D90D0000 		.4byte	.LASF141
 790 0384 83       		.byte	0x83
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 82


 791 0385 04       		.uleb128 0x4
 792 0386 BE000000 		.4byte	.LASF142
 793 038a 84       		.byte	0x84
 794 038b 04       		.uleb128 0x4
 795 038c A1090000 		.4byte	.LASF143
 796 0390 85       		.byte	0x85
 797 0391 04       		.uleb128 0x4
 798 0392 AC160000 		.4byte	.LASF144
 799 0396 86       		.byte	0x86
 800 0397 04       		.uleb128 0x4
 801 0398 000E0000 		.4byte	.LASF145
 802 039c 87       		.byte	0x87
 803 039d 04       		.uleb128 0x4
 804 039e A3040000 		.4byte	.LASF146
 805 03a2 88       		.byte	0x88
 806 03a3 04       		.uleb128 0x4
 807 03a4 1C130000 		.4byte	.LASF147
 808 03a8 89       		.byte	0x89
 809 03a9 04       		.uleb128 0x4
 810 03aa E8190000 		.4byte	.LASF148
 811 03ae 8A       		.byte	0x8a
 812 03af 04       		.uleb128 0x4
 813 03b0 D7030000 		.4byte	.LASF149
 814 03b4 8B       		.byte	0x8b
 815 03b5 04       		.uleb128 0x4
 816 03b6 BC0A0000 		.4byte	.LASF150
 817 03ba 8C       		.byte	0x8c
 818 03bb 04       		.uleb128 0x4
 819 03bc D3080000 		.4byte	.LASF151
 820 03c0 8D       		.byte	0x8d
 821 03c1 04       		.uleb128 0x4
 822 03c2 C7140000 		.4byte	.LASF152
 823 03c6 8E       		.byte	0x8e
 824 03c7 04       		.uleb128 0x4
 825 03c8 41100000 		.4byte	.LASF153
 826 03cc 8F       		.byte	0x8f
 827 03cd 04       		.uleb128 0x4
 828 03ce 87070000 		.4byte	.LASF154
 829 03d2 90       		.byte	0x90
 830 03d3 04       		.uleb128 0x4
 831 03d4 130D0000 		.4byte	.LASF155
 832 03d8 91       		.byte	0x91
 833 03d9 04       		.uleb128 0x4
 834 03da 570A0000 		.4byte	.LASF156
 835 03de 92       		.byte	0x92
 836 03df 04       		.uleb128 0x4
 837 03e0 B80C0000 		.4byte	.LASF157
 838 03e4 F0       		.byte	0xf0
 839 03e5 00       		.byte	0
 840 03e6 05       		.uleb128 0x5
 841 03e7 02       		.byte	0x2
 842 03e8 05       		.byte	0x5
 843 03e9 A1100000 		.4byte	.LASF158
 844 03ed 06       		.uleb128 0x6
 845 03ee 8C090000 		.4byte	.LASF160
 846 03f2 05       		.byte	0x5
 847 03f3 F4       		.byte	0xf4
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 83


 848 03f4 25000000 		.4byte	0x25
 849 03f8 05       		.uleb128 0x5
 850 03f9 01       		.byte	0x1
 851 03fa 06       		.byte	0x6
 852 03fb D5190000 		.4byte	.LASF159
 853 03ff 06       		.uleb128 0x6
 854 0400 C0150000 		.4byte	.LASF161
 855 0404 06       		.byte	0x6
 856 0405 1D       		.byte	0x1d
 857 0406 0A040000 		.4byte	0x40a
 858 040a 05       		.uleb128 0x5
 859 040b 01       		.byte	0x1
 860 040c 08       		.byte	0x8
 861 040d 13180000 		.4byte	.LASF162
 862 0411 06       		.uleb128 0x6
 863 0412 D10F0000 		.4byte	.LASF163
 864 0416 06       		.byte	0x6
 865 0417 29       		.byte	0x29
 866 0418 E6030000 		.4byte	0x3e6
 867 041c 06       		.uleb128 0x6
 868 041d 7D0B0000 		.4byte	.LASF164
 869 0421 06       		.byte	0x6
 870 0422 2B       		.byte	0x2b
 871 0423 27040000 		.4byte	0x427
 872 0427 05       		.uleb128 0x5
 873 0428 02       		.byte	0x2
 874 0429 07       		.byte	0x7
 875 042a 02120000 		.4byte	.LASF165
 876 042e 06       		.uleb128 0x6
 877 042f F6020000 		.4byte	.LASF166
 878 0433 06       		.byte	0x6
 879 0434 3F       		.byte	0x3f
 880 0435 39040000 		.4byte	0x439
 881 0439 05       		.uleb128 0x5
 882 043a 04       		.byte	0x4
 883 043b 05       		.byte	0x5
 884 043c E7130000 		.4byte	.LASF167
 885 0440 06       		.uleb128 0x6
 886 0441 21180000 		.4byte	.LASF168
 887 0445 06       		.byte	0x6
 888 0446 41       		.byte	0x41
 889 0447 4B040000 		.4byte	0x44b
 890 044b 05       		.uleb128 0x5
 891 044c 04       		.byte	0x4
 892 044d 07       		.byte	0x7
 893 044e F9160000 		.4byte	.LASF169
 894 0452 05       		.uleb128 0x5
 895 0453 08       		.byte	0x8
 896 0454 05       		.byte	0x5
 897 0455 120F0000 		.4byte	.LASF170
 898 0459 05       		.uleb128 0x5
 899 045a 08       		.byte	0x8
 900 045b 07       		.byte	0x7
 901 045c CA070000 		.4byte	.LASF171
 902 0460 07       		.uleb128 0x7
 903 0461 04       		.byte	0x4
 904 0462 05       		.byte	0x5
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 84


 905 0463 696E7400 		.ascii	"int\000"
 906 0467 05       		.uleb128 0x5
 907 0468 04       		.byte	0x4
 908 0469 07       		.byte	0x7
 909 046a 05020000 		.4byte	.LASF172
 910 046e 06       		.uleb128 0x6
 911 046f 170E0000 		.4byte	.LASF173
 912 0473 07       		.byte	0x7
 913 0474 18       		.byte	0x18
 914 0475 FF030000 		.4byte	0x3ff
 915 0479 06       		.uleb128 0x6
 916 047a 4F070000 		.4byte	.LASF174
 917 047e 07       		.byte	0x7
 918 047f 20       		.byte	0x20
 919 0480 11040000 		.4byte	0x411
 920 0484 06       		.uleb128 0x6
 921 0485 21120000 		.4byte	.LASF175
 922 0489 07       		.byte	0x7
 923 048a 24       		.byte	0x24
 924 048b 1C040000 		.4byte	0x41c
 925 048f 06       		.uleb128 0x6
 926 0490 37170000 		.4byte	.LASF176
 927 0494 07       		.byte	0x7
 928 0495 2C       		.byte	0x2c
 929 0496 2E040000 		.4byte	0x42e
 930 049a 06       		.uleb128 0x6
 931 049b 4D020000 		.4byte	.LASF177
 932 049f 07       		.byte	0x7
 933 04a0 30       		.byte	0x30
 934 04a1 40040000 		.4byte	0x440
 935 04a5 08       		.uleb128 0x8
 936 04a6 040E     		.2byte	0xe04
 937 04a8 03       		.byte	0x3
 938 04a9 9601     		.2byte	0x196
 939 04ab 61050000 		.4byte	0x561
 940 04af 09       		.uleb128 0x9
 941 04b0 E3060000 		.4byte	.LASF178
 942 04b4 03       		.byte	0x3
 943 04b5 9801     		.2byte	0x198
 944 04b7 7D050000 		.4byte	0x57d
 945 04bb 00       		.byte	0
 946 04bc 09       		.uleb128 0x9
 947 04bd 51130000 		.4byte	.LASF179
 948 04c1 03       		.byte	0x3
 949 04c2 9901     		.2byte	0x199
 950 04c4 82050000 		.4byte	0x582
 951 04c8 20       		.byte	0x20
 952 04c9 09       		.uleb128 0x9
 953 04ca D7180000 		.4byte	.LASF180
 954 04ce 03       		.byte	0x3
 955 04cf 9A01     		.2byte	0x19a
 956 04d1 92050000 		.4byte	0x592
 957 04d5 80       		.byte	0x80
 958 04d6 09       		.uleb128 0x9
 959 04d7 32070000 		.4byte	.LASF181
 960 04db 03       		.byte	0x3
 961 04dc 9B01     		.2byte	0x19b
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 85


 962 04de 82050000 		.4byte	0x582
 963 04e2 A0       		.byte	0xa0
 964 04e3 0A       		.uleb128 0xa
 965 04e4 BB1A0000 		.4byte	.LASF182
 966 04e8 03       		.byte	0x3
 967 04e9 9C01     		.2byte	0x19c
 968 04eb 97050000 		.4byte	0x597
 969 04ef 0001     		.2byte	0x100
 970 04f1 0A       		.uleb128 0xa
 971 04f2 6D130000 		.4byte	.LASF183
 972 04f6 03       		.byte	0x3
 973 04f7 9D01     		.2byte	0x19d
 974 04f9 82050000 		.4byte	0x582
 975 04fd 2001     		.2byte	0x120
 976 04ff 0A       		.uleb128 0xa
 977 0500 3D110000 		.4byte	.LASF184
 978 0504 03       		.byte	0x3
 979 0505 9E01     		.2byte	0x19e
 980 0507 9C050000 		.4byte	0x59c
 981 050b 8001     		.2byte	0x180
 982 050d 0A       		.uleb128 0xa
 983 050e 77130000 		.4byte	.LASF185
 984 0512 03       		.byte	0x3
 985 0513 9F01     		.2byte	0x19f
 986 0515 82050000 		.4byte	0x582
 987 0519 A001     		.2byte	0x1a0
 988 051b 0A       		.uleb128 0xa
 989 051c FE180000 		.4byte	.LASF186
 990 0520 03       		.byte	0x3
 991 0521 A001     		.2byte	0x1a0
 992 0523 A1050000 		.4byte	0x5a1
 993 0527 0002     		.2byte	0x200
 994 0529 0A       		.uleb128 0xa
 995 052a 81130000 		.4byte	.LASF187
 996 052e 03       		.byte	0x3
 997 052f A101     		.2byte	0x1a1
 998 0531 A6050000 		.4byte	0x5a6
 999 0535 2002     		.2byte	0x220
 1000 0537 0B       		.uleb128 0xb
 1001 0538 495000   		.ascii	"IP\000"
 1002 053b 03       		.byte	0x3
 1003 053c A201     		.2byte	0x1a2
 1004 053e CB050000 		.4byte	0x5cb
 1005 0542 0003     		.2byte	0x300
 1006 0544 0A       		.uleb128 0xa
 1007 0545 8B130000 		.4byte	.LASF188
 1008 0549 03       		.byte	0x3
 1009 054a A301     		.2byte	0x1a3
 1010 054c D0050000 		.4byte	0x5d0
 1011 0550 F003     		.2byte	0x3f0
 1012 0552 0A       		.uleb128 0xa
 1013 0553 C6120000 		.4byte	.LASF189
 1014 0557 03       		.byte	0x3
 1015 0558 A401     		.2byte	0x1a4
 1016 055a 78050000 		.4byte	0x578
 1017 055e 000E     		.2byte	0xe00
 1018 0560 00       		.byte	0
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 86


 1019 0561 0C       		.uleb128 0xc
 1020 0562 78050000 		.4byte	0x578
 1021 0566 71050000 		.4byte	0x571
 1022 056a 0D       		.uleb128 0xd
 1023 056b 71050000 		.4byte	0x571
 1024 056f 07       		.byte	0x7
 1025 0570 00       		.byte	0
 1026 0571 05       		.uleb128 0x5
 1027 0572 04       		.byte	0x4
 1028 0573 07       		.byte	0x7
 1029 0574 33130000 		.4byte	.LASF190
 1030 0578 0E       		.uleb128 0xe
 1031 0579 9A040000 		.4byte	0x49a
 1032 057d 0E       		.uleb128 0xe
 1033 057e 61050000 		.4byte	0x561
 1034 0582 0C       		.uleb128 0xc
 1035 0583 9A040000 		.4byte	0x49a
 1036 0587 92050000 		.4byte	0x592
 1037 058b 0D       		.uleb128 0xd
 1038 058c 71050000 		.4byte	0x571
 1039 0590 17       		.byte	0x17
 1040 0591 00       		.byte	0
 1041 0592 0E       		.uleb128 0xe
 1042 0593 61050000 		.4byte	0x561
 1043 0597 0E       		.uleb128 0xe
 1044 0598 61050000 		.4byte	0x561
 1045 059c 0E       		.uleb128 0xe
 1046 059d 61050000 		.4byte	0x561
 1047 05a1 0E       		.uleb128 0xe
 1048 05a2 61050000 		.4byte	0x561
 1049 05a6 0C       		.uleb128 0xc
 1050 05a7 9A040000 		.4byte	0x49a
 1051 05ab B6050000 		.4byte	0x5b6
 1052 05af 0D       		.uleb128 0xd
 1053 05b0 71050000 		.4byte	0x571
 1054 05b4 37       		.byte	0x37
 1055 05b5 00       		.byte	0
 1056 05b6 0C       		.uleb128 0xc
 1057 05b7 C6050000 		.4byte	0x5c6
 1058 05bb C6050000 		.4byte	0x5c6
 1059 05bf 0D       		.uleb128 0xd
 1060 05c0 71050000 		.4byte	0x571
 1061 05c4 EF       		.byte	0xef
 1062 05c5 00       		.byte	0
 1063 05c6 0E       		.uleb128 0xe
 1064 05c7 6E040000 		.4byte	0x46e
 1065 05cb 0E       		.uleb128 0xe
 1066 05cc B6050000 		.4byte	0x5b6
 1067 05d0 0C       		.uleb128 0xc
 1068 05d1 9A040000 		.4byte	0x49a
 1069 05d5 E1050000 		.4byte	0x5e1
 1070 05d9 0F       		.uleb128 0xf
 1071 05da 71050000 		.4byte	0x571
 1072 05de 8302     		.2byte	0x283
 1073 05e0 00       		.byte	0
 1074 05e1 10       		.uleb128 0x10
 1075 05e2 DF150000 		.4byte	.LASF191
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 87


 1076 05e6 03       		.byte	0x3
 1077 05e7 A501     		.2byte	0x1a5
 1078 05e9 A5040000 		.4byte	0x4a5
 1079 05ed 11       		.uleb128 0x11
 1080 05ee 78050000 		.4byte	0x578
 1081 05f2 0C       		.uleb128 0xc
 1082 05f3 ED050000 		.4byte	0x5ed
 1083 05f7 02060000 		.4byte	0x602
 1084 05fb 0D       		.uleb128 0xd
 1085 05fc 71050000 		.4byte	0x571
 1086 0600 0F       		.byte	0xf
 1087 0601 00       		.byte	0
 1088 0602 12       		.uleb128 0x12
 1089 0603 80       		.byte	0x80
 1090 0604 08       		.byte	0x8
 1091 0605 22       		.byte	0x22
 1092 0606 D6060000 		.4byte	0x6d6
 1093 060a 13       		.uleb128 0x13
 1094 060b 4F555400 		.ascii	"OUT\000"
 1095 060f 08       		.byte	0x8
 1096 0610 23       		.byte	0x23
 1097 0611 78050000 		.4byte	0x578
 1098 0615 00       		.byte	0
 1099 0616 14       		.uleb128 0x14
 1100 0617 3B070000 		.4byte	.LASF192
 1101 061b 08       		.byte	0x8
 1102 061c 24       		.byte	0x24
 1103 061d 78050000 		.4byte	0x578
 1104 0621 04       		.byte	0x4
 1105 0622 14       		.uleb128 0x14
 1106 0623 ED060000 		.4byte	.LASF193
 1107 0627 08       		.byte	0x8
 1108 0628 25       		.byte	0x25
 1109 0629 78050000 		.4byte	0x578
 1110 062d 08       		.byte	0x8
 1111 062e 14       		.uleb128 0x14
 1112 062f A3150000 		.4byte	.LASF194
 1113 0633 08       		.byte	0x8
 1114 0634 26       		.byte	0x26
 1115 0635 78050000 		.4byte	0x578
 1116 0639 0C       		.byte	0xc
 1117 063a 13       		.uleb128 0x13
 1118 063b 494E00   		.ascii	"IN\000"
 1119 063e 08       		.byte	0x8
 1120 063f 27       		.byte	0x27
 1121 0640 ED050000 		.4byte	0x5ed
 1122 0644 10       		.byte	0x10
 1123 0645 14       		.uleb128 0x14
 1124 0646 E8060000 		.4byte	.LASF195
 1125 064a 08       		.byte	0x8
 1126 064b 28       		.byte	0x28
 1127 064c 78050000 		.4byte	0x578
 1128 0650 14       		.byte	0x14
 1129 0651 14       		.uleb128 0x14
 1130 0652 880B0000 		.4byte	.LASF196
 1131 0656 08       		.byte	0x8
 1132 0657 29       		.byte	0x29
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 88


 1133 0658 78050000 		.4byte	0x578
 1134 065c 18       		.byte	0x18
 1135 065d 14       		.uleb128 0x14
 1136 065e 61160000 		.4byte	.LASF197
 1137 0662 08       		.byte	0x8
 1138 0663 2A       		.byte	0x2a
 1139 0664 ED050000 		.4byte	0x5ed
 1140 0668 1C       		.byte	0x1c
 1141 0669 14       		.uleb128 0x14
 1142 066a 60040000 		.4byte	.LASF198
 1143 066e 08       		.byte	0x8
 1144 066f 2B       		.byte	0x2b
 1145 0670 78050000 		.4byte	0x578
 1146 0674 20       		.byte	0x20
 1147 0675 14       		.uleb128 0x14
 1148 0676 E8140000 		.4byte	.LASF199
 1149 067a 08       		.byte	0x8
 1150 067b 2C       		.byte	0x2c
 1151 067c 78050000 		.4byte	0x578
 1152 0680 24       		.byte	0x24
 1153 0681 13       		.uleb128 0x13
 1154 0682 43464700 		.ascii	"CFG\000"
 1155 0686 08       		.byte	0x8
 1156 0687 2D       		.byte	0x2d
 1157 0688 78050000 		.4byte	0x578
 1158 068c 28       		.byte	0x28
 1159 068d 14       		.uleb128 0x14
 1160 068e FD050000 		.4byte	.LASF200
 1161 0692 08       		.byte	0x8
 1162 0693 2E       		.byte	0x2e
 1163 0694 78050000 		.4byte	0x578
 1164 0698 2C       		.byte	0x2c
 1165 0699 14       		.uleb128 0x14
 1166 069a 4F090000 		.4byte	.LASF201
 1167 069e 08       		.byte	0x8
 1168 069f 2F       		.byte	0x2f
 1169 06a0 78050000 		.4byte	0x578
 1170 06a4 30       		.byte	0x30
 1171 06a5 14       		.uleb128 0x14
 1172 06a6 8E1B0000 		.4byte	.LASF202
 1173 06aa 08       		.byte	0x8
 1174 06ab 30       		.byte	0x30
 1175 06ac 78050000 		.4byte	0x578
 1176 06b0 34       		.byte	0x34
 1177 06b1 14       		.uleb128 0x14
 1178 06b2 2A000000 		.4byte	.LASF203
 1179 06b6 08       		.byte	0x8
 1180 06b7 31       		.byte	0x31
 1181 06b8 ED050000 		.4byte	0x5ed
 1182 06bc 38       		.byte	0x38
 1183 06bd 14       		.uleb128 0x14
 1184 06be 40150000 		.4byte	.LASF204
 1185 06c2 08       		.byte	0x8
 1186 06c3 32       		.byte	0x32
 1187 06c4 78050000 		.4byte	0x578
 1188 06c8 3C       		.byte	0x3c
 1189 06c9 14       		.uleb128 0x14
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 89


 1190 06ca 3F1B0000 		.4byte	.LASF205
 1191 06ce 08       		.byte	0x8
 1192 06cf 33       		.byte	0x33
 1193 06d0 DB060000 		.4byte	0x6db
 1194 06d4 40       		.byte	0x40
 1195 06d5 00       		.byte	0
 1196 06d6 0E       		.uleb128 0xe
 1197 06d7 F2050000 		.4byte	0x5f2
 1198 06db 11       		.uleb128 0x11
 1199 06dc D6060000 		.4byte	0x6d6
 1200 06e0 06       		.uleb128 0x6
 1201 06e1 040C0000 		.4byte	.LASF206
 1202 06e5 08       		.byte	0x8
 1203 06e6 34       		.byte	0x34
 1204 06e7 02060000 		.4byte	0x602
 1205 06eb 15       		.uleb128 0x15
 1206 06ec 2440     		.2byte	0x4024
 1207 06ee 08       		.byte	0x8
 1208 06ef 39       		.byte	0x39
 1209 06f0 76070000 		.4byte	0x776
 1210 06f4 13       		.uleb128 0x13
 1211 06f5 50525400 		.ascii	"PRT\000"
 1212 06f9 08       		.byte	0x8
 1213 06fa 3A       		.byte	0x3a
 1214 06fb 76070000 		.4byte	0x776
 1215 06ff 00       		.byte	0
 1216 0700 16       		.uleb128 0x16
 1217 0701 3E000000 		.4byte	.LASF207
 1218 0705 08       		.byte	0x8
 1219 0706 3B       		.byte	0x3b
 1220 0707 ED050000 		.4byte	0x5ed
 1221 070b 0040     		.2byte	0x4000
 1222 070d 16       		.uleb128 0x16
 1223 070e 4A000000 		.4byte	.LASF208
 1224 0712 08       		.byte	0x8
 1225 0713 3C       		.byte	0x3c
 1226 0714 ED050000 		.4byte	0x5ed
 1227 0718 0440     		.2byte	0x4004
 1228 071a 16       		.uleb128 0x16
 1229 071b 56000000 		.4byte	.LASF209
 1230 071f 08       		.byte	0x8
 1231 0720 3D       		.byte	0x3d
 1232 0721 ED050000 		.4byte	0x5ed
 1233 0725 0840     		.2byte	0x4008
 1234 0727 16       		.uleb128 0x16
 1235 0728 6D0E0000 		.4byte	.LASF210
 1236 072c 08       		.byte	0x8
 1237 072d 3E       		.byte	0x3e
 1238 072e ED050000 		.4byte	0x5ed
 1239 0732 0C40     		.2byte	0x400c
 1240 0734 16       		.uleb128 0x16
 1241 0735 33000000 		.4byte	.LASF211
 1242 0739 08       		.byte	0x8
 1243 073a 3F       		.byte	0x3f
 1244 073b ED050000 		.4byte	0x5ed
 1245 073f 1040     		.2byte	0x4010
 1246 0741 16       		.uleb128 0x16
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 90


 1247 0742 450A0000 		.4byte	.LASF212
 1248 0746 08       		.byte	0x8
 1249 0747 40       		.byte	0x40
 1250 0748 78050000 		.4byte	0x578
 1251 074c 1440     		.2byte	0x4014
 1252 074e 16       		.uleb128 0x16
 1253 074f B8190000 		.4byte	.LASF213
 1254 0753 08       		.byte	0x8
 1255 0754 41       		.byte	0x41
 1256 0755 78050000 		.4byte	0x578
 1257 0759 1840     		.2byte	0x4018
 1258 075b 16       		.uleb128 0x16
 1259 075c F5010000 		.4byte	.LASF214
 1260 0760 08       		.byte	0x8
 1261 0761 42       		.byte	0x42
 1262 0762 ED050000 		.4byte	0x5ed
 1263 0766 1C40     		.2byte	0x401c
 1264 0768 16       		.uleb128 0x16
 1265 0769 33120000 		.4byte	.LASF215
 1266 076d 08       		.byte	0x8
 1267 076e 43       		.byte	0x43
 1268 076f 78050000 		.4byte	0x578
 1269 0773 2040     		.2byte	0x4020
 1270 0775 00       		.byte	0
 1271 0776 0C       		.uleb128 0xc
 1272 0777 E0060000 		.4byte	0x6e0
 1273 077b 86070000 		.4byte	0x786
 1274 077f 0D       		.uleb128 0xd
 1275 0780 71050000 		.4byte	0x571
 1276 0784 7F       		.byte	0x7f
 1277 0785 00       		.byte	0
 1278 0786 06       		.uleb128 0x6
 1279 0787 C2060000 		.4byte	.LASF216
 1280 078b 08       		.byte	0x8
 1281 078c 44       		.byte	0x44
 1282 078d EB060000 		.4byte	0x6eb
 1283 0791 10       		.uleb128 0x10
 1284 0792 5E0B0000 		.4byte	.LASF217
 1285 0796 09       		.byte	0x9
 1286 0797 3106     		.2byte	0x631
 1287 0799 E0060000 		.4byte	0x6e0
 1288 079d 10       		.uleb128 0x10
 1289 079e 2C180000 		.4byte	.LASF218
 1290 07a2 09       		.byte	0x9
 1291 07a3 3206     		.2byte	0x632
 1292 07a5 86070000 		.4byte	0x786
 1293 07a9 05       		.uleb128 0x5
 1294 07aa 08       		.byte	0x8
 1295 07ab 04       		.byte	0x4
 1296 07ac 15120000 		.4byte	.LASF219
 1297 07b0 12       		.uleb128 0x12
 1298 07b1 B8       		.byte	0xb8
 1299 07b2 0A       		.byte	0xa
 1300 07b3 34       		.byte	0x34
 1301 07b4 C10B0000 		.4byte	0xbc1
 1302 07b8 14       		.uleb128 0x14
 1303 07b9 28030000 		.4byte	.LASF220
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 91


 1304 07bd 0A       		.byte	0xa
 1305 07be 37       		.byte	0x37
 1306 07bf 9A040000 		.4byte	0x49a
 1307 07c3 00       		.byte	0
 1308 07c4 14       		.uleb128 0x14
 1309 07c5 B0010000 		.4byte	.LASF221
 1310 07c9 0A       		.byte	0xa
 1311 07ca 38       		.byte	0x38
 1312 07cb 9A040000 		.4byte	0x49a
 1313 07cf 04       		.byte	0x4
 1314 07d0 14       		.uleb128 0x14
 1315 07d1 97010000 		.4byte	.LASF222
 1316 07d5 0A       		.byte	0xa
 1317 07d6 39       		.byte	0x39
 1318 07d7 9A040000 		.4byte	0x49a
 1319 07db 08       		.byte	0x8
 1320 07dc 14       		.uleb128 0x14
 1321 07dd 6C080000 		.4byte	.LASF223
 1322 07e1 0A       		.byte	0xa
 1323 07e2 3A       		.byte	0x3a
 1324 07e3 9A040000 		.4byte	0x49a
 1325 07e7 0C       		.byte	0xc
 1326 07e8 14       		.uleb128 0x14
 1327 07e9 2A120000 		.4byte	.LASF224
 1328 07ed 0A       		.byte	0xa
 1329 07ee 3B       		.byte	0x3b
 1330 07ef 9A040000 		.4byte	0x49a
 1331 07f3 10       		.byte	0x10
 1332 07f4 14       		.uleb128 0x14
 1333 07f5 DB0F0000 		.4byte	.LASF225
 1334 07f9 0A       		.byte	0xa
 1335 07fa 3C       		.byte	0x3c
 1336 07fb 9A040000 		.4byte	0x49a
 1337 07ff 14       		.byte	0x14
 1338 0800 14       		.uleb128 0x14
 1339 0801 4E0A0000 		.4byte	.LASF226
 1340 0805 0A       		.byte	0xa
 1341 0806 3D       		.byte	0x3d
 1342 0807 9A040000 		.4byte	0x49a
 1343 080b 18       		.byte	0x18
 1344 080c 14       		.uleb128 0x14
 1345 080d 061B0000 		.4byte	.LASF227
 1346 0811 0A       		.byte	0xa
 1347 0812 3E       		.byte	0x3e
 1348 0813 9A040000 		.4byte	0x49a
 1349 0817 1C       		.byte	0x1c
 1350 0818 14       		.uleb128 0x14
 1351 0819 200F0000 		.4byte	.LASF228
 1352 081d 0A       		.byte	0xa
 1353 081e 3F       		.byte	0x3f
 1354 081f 9A040000 		.4byte	0x49a
 1355 0823 20       		.byte	0x20
 1356 0824 14       		.uleb128 0x14
 1357 0825 370F0000 		.4byte	.LASF229
 1358 0829 0A       		.byte	0xa
 1359 082a 40       		.byte	0x40
 1360 082b 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 92


 1361 082f 24       		.byte	0x24
 1362 0830 14       		.uleb128 0x14
 1363 0831 0D140000 		.4byte	.LASF230
 1364 0835 0A       		.byte	0xa
 1365 0836 43       		.byte	0x43
 1366 0837 6E040000 		.4byte	0x46e
 1367 083b 28       		.byte	0x28
 1368 083c 14       		.uleb128 0x14
 1369 083d D9130000 		.4byte	.LASF231
 1370 0841 0A       		.byte	0xa
 1371 0842 44       		.byte	0x44
 1372 0843 6E040000 		.4byte	0x46e
 1373 0847 29       		.byte	0x29
 1374 0848 14       		.uleb128 0x14
 1375 0849 F7120000 		.4byte	.LASF232
 1376 084d 0A       		.byte	0xa
 1377 084e 45       		.byte	0x45
 1378 084f 6E040000 		.4byte	0x46e
 1379 0853 2A       		.byte	0x2a
 1380 0854 14       		.uleb128 0x14
 1381 0855 83140000 		.4byte	.LASF233
 1382 0859 0A       		.byte	0xa
 1383 085a 46       		.byte	0x46
 1384 085b 6E040000 		.4byte	0x46e
 1385 085f 2B       		.byte	0x2b
 1386 0860 14       		.uleb128 0x14
 1387 0861 36140000 		.4byte	.LASF234
 1388 0865 0A       		.byte	0xa
 1389 0866 47       		.byte	0x47
 1390 0867 6E040000 		.4byte	0x46e
 1391 086b 2C       		.byte	0x2c
 1392 086c 14       		.uleb128 0x14
 1393 086d D0160000 		.4byte	.LASF235
 1394 0871 0A       		.byte	0xa
 1395 0872 48       		.byte	0x48
 1396 0873 6E040000 		.4byte	0x46e
 1397 0877 2D       		.byte	0x2d
 1398 0878 14       		.uleb128 0x14
 1399 0879 7A1C0000 		.4byte	.LASF236
 1400 087d 0A       		.byte	0xa
 1401 087e 49       		.byte	0x49
 1402 087f 6E040000 		.4byte	0x46e
 1403 0883 2E       		.byte	0x2e
 1404 0884 14       		.uleb128 0x14
 1405 0885 32030000 		.4byte	.LASF237
 1406 0889 0A       		.byte	0xa
 1407 088a 4A       		.byte	0x4a
 1408 088b 6E040000 		.4byte	0x46e
 1409 088f 2F       		.byte	0x2f
 1410 0890 14       		.uleb128 0x14
 1411 0891 B0050000 		.4byte	.LASF238
 1412 0895 0A       		.byte	0xa
 1413 0896 4B       		.byte	0x4b
 1414 0897 6E040000 		.4byte	0x46e
 1415 089b 30       		.byte	0x30
 1416 089c 14       		.uleb128 0x14
 1417 089d 96100000 		.4byte	.LASF239
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 93


 1418 08a1 0A       		.byte	0xa
 1419 08a2 4E       		.byte	0x4e
 1420 08a3 6E040000 		.4byte	0x46e
 1421 08a7 31       		.byte	0x31
 1422 08a8 14       		.uleb128 0x14
 1423 08a9 0B1A0000 		.4byte	.LASF240
 1424 08ad 0A       		.byte	0xa
 1425 08ae 4F       		.byte	0x4f
 1426 08af 6E040000 		.4byte	0x46e
 1427 08b3 32       		.byte	0x32
 1428 08b4 14       		.uleb128 0x14
 1429 08b5 661B0000 		.4byte	.LASF241
 1430 08b9 0A       		.byte	0xa
 1431 08ba 50       		.byte	0x50
 1432 08bb 6E040000 		.4byte	0x46e
 1433 08bf 33       		.byte	0x33
 1434 08c0 14       		.uleb128 0x14
 1435 08c1 290C0000 		.4byte	.LASF242
 1436 08c5 0A       		.byte	0xa
 1437 08c6 51       		.byte	0x51
 1438 08c7 6E040000 		.4byte	0x46e
 1439 08cb 34       		.byte	0x34
 1440 08cc 14       		.uleb128 0x14
 1441 08cd 2C080000 		.4byte	.LASF243
 1442 08d1 0A       		.byte	0xa
 1443 08d2 52       		.byte	0x52
 1444 08d3 79040000 		.4byte	0x479
 1445 08d7 36       		.byte	0x36
 1446 08d8 14       		.uleb128 0x14
 1447 08d9 BA040000 		.4byte	.LASF244
 1448 08dd 0A       		.byte	0xa
 1449 08de 53       		.byte	0x53
 1450 08df 79040000 		.4byte	0x479
 1451 08e3 38       		.byte	0x38
 1452 08e4 14       		.uleb128 0x14
 1453 08e5 76030000 		.4byte	.LASF245
 1454 08e9 0A       		.byte	0xa
 1455 08ea 54       		.byte	0x54
 1456 08eb 79040000 		.4byte	0x479
 1457 08ef 3A       		.byte	0x3a
 1458 08f0 14       		.uleb128 0x14
 1459 08f1 19030000 		.4byte	.LASF246
 1460 08f5 0A       		.byte	0xa
 1461 08f6 55       		.byte	0x55
 1462 08f7 6E040000 		.4byte	0x46e
 1463 08fb 3C       		.byte	0x3c
 1464 08fc 14       		.uleb128 0x14
 1465 08fd 96090000 		.4byte	.LASF247
 1466 0901 0A       		.byte	0xa
 1467 0902 56       		.byte	0x56
 1468 0903 6E040000 		.4byte	0x46e
 1469 0907 3D       		.byte	0x3d
 1470 0908 14       		.uleb128 0x14
 1471 0909 CB120000 		.4byte	.LASF248
 1472 090d 0A       		.byte	0xa
 1473 090e 57       		.byte	0x57
 1474 090f 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 94


 1475 0913 3E       		.byte	0x3e
 1476 0914 14       		.uleb128 0x14
 1477 0915 B8080000 		.4byte	.LASF249
 1478 0919 0A       		.byte	0xa
 1479 091a 58       		.byte	0x58
 1480 091b 6E040000 		.4byte	0x46e
 1481 091f 3F       		.byte	0x3f
 1482 0920 14       		.uleb128 0x14
 1483 0921 56020000 		.4byte	.LASF250
 1484 0925 0A       		.byte	0xa
 1485 0926 59       		.byte	0x59
 1486 0927 6E040000 		.4byte	0x46e
 1487 092b 40       		.byte	0x40
 1488 092c 14       		.uleb128 0x14
 1489 092d E7100000 		.4byte	.LASF251
 1490 0931 0A       		.byte	0xa
 1491 0932 5A       		.byte	0x5a
 1492 0933 6E040000 		.4byte	0x46e
 1493 0937 41       		.byte	0x41
 1494 0938 14       		.uleb128 0x14
 1495 0939 11070000 		.4byte	.LASF252
 1496 093d 0A       		.byte	0xa
 1497 093e 5B       		.byte	0x5b
 1498 093f 6E040000 		.4byte	0x46e
 1499 0943 42       		.byte	0x42
 1500 0944 14       		.uleb128 0x14
 1501 0945 530B0000 		.4byte	.LASF253
 1502 0949 0A       		.byte	0xa
 1503 094a 5C       		.byte	0x5c
 1504 094b 6E040000 		.4byte	0x46e
 1505 094f 43       		.byte	0x43
 1506 0950 14       		.uleb128 0x14
 1507 0951 F70C0000 		.4byte	.LASF254
 1508 0955 0A       		.byte	0xa
 1509 0956 5D       		.byte	0x5d
 1510 0957 6E040000 		.4byte	0x46e
 1511 095b 44       		.byte	0x44
 1512 095c 14       		.uleb128 0x14
 1513 095d 91140000 		.4byte	.LASF255
 1514 0961 0A       		.byte	0xa
 1515 0962 5E       		.byte	0x5e
 1516 0963 9A040000 		.4byte	0x49a
 1517 0967 48       		.byte	0x48
 1518 0968 14       		.uleb128 0x14
 1519 0969 69040000 		.4byte	.LASF256
 1520 096d 0A       		.byte	0xa
 1521 096e 5F       		.byte	0x5f
 1522 096f 9A040000 		.4byte	0x49a
 1523 0973 4C       		.byte	0x4c
 1524 0974 14       		.uleb128 0x14
 1525 0975 4A190000 		.4byte	.LASF257
 1526 0979 0A       		.byte	0xa
 1527 097a 60       		.byte	0x60
 1528 097b 6E040000 		.4byte	0x46e
 1529 097f 50       		.byte	0x50
 1530 0980 14       		.uleb128 0x14
 1531 0981 FB090000 		.4byte	.LASF258
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 95


 1532 0985 0A       		.byte	0xa
 1533 0986 61       		.byte	0x61
 1534 0987 6E040000 		.4byte	0x46e
 1535 098b 51       		.byte	0x51
 1536 098c 14       		.uleb128 0x14
 1537 098d BA070000 		.4byte	.LASF259
 1538 0991 0A       		.byte	0xa
 1539 0992 62       		.byte	0x62
 1540 0993 6E040000 		.4byte	0x46e
 1541 0997 52       		.byte	0x52
 1542 0998 14       		.uleb128 0x14
 1543 0999 C3110000 		.4byte	.LASF260
 1544 099d 0A       		.byte	0xa
 1545 099e 63       		.byte	0x63
 1546 099f 6E040000 		.4byte	0x46e
 1547 09a3 53       		.byte	0x53
 1548 09a4 14       		.uleb128 0x14
 1549 09a5 AB180000 		.4byte	.LASF261
 1550 09a9 0A       		.byte	0xa
 1551 09aa 64       		.byte	0x64
 1552 09ab 6E040000 		.4byte	0x46e
 1553 09af 54       		.byte	0x54
 1554 09b0 14       		.uleb128 0x14
 1555 09b1 310A0000 		.4byte	.LASF262
 1556 09b5 0A       		.byte	0xa
 1557 09b6 65       		.byte	0x65
 1558 09b7 6E040000 		.4byte	0x46e
 1559 09bb 55       		.byte	0x55
 1560 09bc 14       		.uleb128 0x14
 1561 09bd 3F170000 		.4byte	.LASF263
 1562 09c1 0A       		.byte	0xa
 1563 09c2 66       		.byte	0x66
 1564 09c3 6E040000 		.4byte	0x46e
 1565 09c7 56       		.byte	0x56
 1566 09c8 14       		.uleb128 0x14
 1567 09c9 0F1B0000 		.4byte	.LASF264
 1568 09cd 0A       		.byte	0xa
 1569 09ce 67       		.byte	0x67
 1570 09cf 6E040000 		.4byte	0x46e
 1571 09d3 57       		.byte	0x57
 1572 09d4 14       		.uleb128 0x14
 1573 09d5 78090000 		.4byte	.LASF265
 1574 09d9 0A       		.byte	0xa
 1575 09da 68       		.byte	0x68
 1576 09db 6E040000 		.4byte	0x46e
 1577 09df 58       		.byte	0x58
 1578 09e0 14       		.uleb128 0x14
 1579 09e1 961B0000 		.4byte	.LASF266
 1580 09e5 0A       		.byte	0xa
 1581 09e6 69       		.byte	0x69
 1582 09e7 6E040000 		.4byte	0x46e
 1583 09eb 59       		.byte	0x59
 1584 09ec 14       		.uleb128 0x14
 1585 09ed 001A0000 		.4byte	.LASF267
 1586 09f1 0A       		.byte	0xa
 1587 09f2 6E       		.byte	0x6e
 1588 09f3 84040000 		.4byte	0x484
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 96


 1589 09f7 5A       		.byte	0x5a
 1590 09f8 14       		.uleb128 0x14
 1591 09f9 D0010000 		.4byte	.LASF268
 1592 09fd 0A       		.byte	0xa
 1593 09fe 6F       		.byte	0x6f
 1594 09ff 84040000 		.4byte	0x484
 1595 0a03 5C       		.byte	0x5c
 1596 0a04 14       		.uleb128 0x14
 1597 0a05 280F0000 		.4byte	.LASF269
 1598 0a09 0A       		.byte	0xa
 1599 0a0a 70       		.byte	0x70
 1600 0a0b 6E040000 		.4byte	0x46e
 1601 0a0f 5E       		.byte	0x5e
 1602 0a10 14       		.uleb128 0x14
 1603 0a11 351A0000 		.4byte	.LASF270
 1604 0a15 0A       		.byte	0xa
 1605 0a16 71       		.byte	0x71
 1606 0a17 6E040000 		.4byte	0x46e
 1607 0a1b 5F       		.byte	0x5f
 1608 0a1c 14       		.uleb128 0x14
 1609 0a1d 6C0B0000 		.4byte	.LASF271
 1610 0a21 0A       		.byte	0xa
 1611 0a22 72       		.byte	0x72
 1612 0a23 6E040000 		.4byte	0x46e
 1613 0a27 60       		.byte	0x60
 1614 0a28 14       		.uleb128 0x14
 1615 0a29 EF0D0000 		.4byte	.LASF272
 1616 0a2d 0A       		.byte	0xa
 1617 0a2e 73       		.byte	0x73
 1618 0a2f 9A040000 		.4byte	0x49a
 1619 0a33 64       		.byte	0x64
 1620 0a34 14       		.uleb128 0x14
 1621 0a35 A11C0000 		.4byte	.LASF273
 1622 0a39 0A       		.byte	0xa
 1623 0a3a 76       		.byte	0x76
 1624 0a3b 84040000 		.4byte	0x484
 1625 0a3f 68       		.byte	0x68
 1626 0a40 14       		.uleb128 0x14
 1627 0a41 48120000 		.4byte	.LASF274
 1628 0a45 0A       		.byte	0xa
 1629 0a46 77       		.byte	0x77
 1630 0a47 84040000 		.4byte	0x484
 1631 0a4b 6A       		.byte	0x6a
 1632 0a4c 14       		.uleb128 0x14
 1633 0a4d F30F0000 		.4byte	.LASF275
 1634 0a51 0A       		.byte	0xa
 1635 0a52 78       		.byte	0x78
 1636 0a53 84040000 		.4byte	0x484
 1637 0a57 6C       		.byte	0x6c
 1638 0a58 14       		.uleb128 0x14
 1639 0a59 23040000 		.4byte	.LASF276
 1640 0a5d 0A       		.byte	0xa
 1641 0a5e 79       		.byte	0x79
 1642 0a5f 84040000 		.4byte	0x484
 1643 0a63 6E       		.byte	0x6e
 1644 0a64 14       		.uleb128 0x14
 1645 0a65 590E0000 		.4byte	.LASF277
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 97


 1646 0a69 0A       		.byte	0xa
 1647 0a6a 7B       		.byte	0x7b
 1648 0a6b 6E040000 		.4byte	0x46e
 1649 0a6f 70       		.byte	0x70
 1650 0a70 14       		.uleb128 0x14
 1651 0a71 BC050000 		.4byte	.LASF278
 1652 0a75 0A       		.byte	0xa
 1653 0a76 7C       		.byte	0x7c
 1654 0a77 6E040000 		.4byte	0x46e
 1655 0a7b 71       		.byte	0x71
 1656 0a7c 14       		.uleb128 0x14
 1657 0a7d 4A040000 		.4byte	.LASF279
 1658 0a81 0A       		.byte	0xa
 1659 0a82 7D       		.byte	0x7d
 1660 0a83 6E040000 		.4byte	0x46e
 1661 0a87 72       		.byte	0x72
 1662 0a88 14       		.uleb128 0x14
 1663 0a89 74020000 		.4byte	.LASF280
 1664 0a8d 0A       		.byte	0xa
 1665 0a8e 7E       		.byte	0x7e
 1666 0a8f 6E040000 		.4byte	0x46e
 1667 0a93 73       		.byte	0x73
 1668 0a94 14       		.uleb128 0x14
 1669 0a95 5B130000 		.4byte	.LASF281
 1670 0a99 0A       		.byte	0xa
 1671 0a9a 80       		.byte	0x80
 1672 0a9b 84040000 		.4byte	0x484
 1673 0a9f 74       		.byte	0x74
 1674 0aa0 14       		.uleb128 0x14
 1675 0aa1 D5110000 		.4byte	.LASF282
 1676 0aa5 0A       		.byte	0xa
 1677 0aa6 81       		.byte	0x81
 1678 0aa7 84040000 		.4byte	0x484
 1679 0aab 76       		.byte	0x76
 1680 0aac 14       		.uleb128 0x14
 1681 0aad AA0E0000 		.4byte	.LASF283
 1682 0ab1 0A       		.byte	0xa
 1683 0ab2 82       		.byte	0x82
 1684 0ab3 84040000 		.4byte	0x484
 1685 0ab7 78       		.byte	0x78
 1686 0ab8 14       		.uleb128 0x14
 1687 0ab9 E1070000 		.4byte	.LASF284
 1688 0abd 0A       		.byte	0xa
 1689 0abe 83       		.byte	0x83
 1690 0abf 84040000 		.4byte	0x484
 1691 0ac3 7A       		.byte	0x7a
 1692 0ac4 14       		.uleb128 0x14
 1693 0ac5 950E0000 		.4byte	.LASF285
 1694 0ac9 0A       		.byte	0xa
 1695 0aca 86       		.byte	0x86
 1696 0acb 6E040000 		.4byte	0x46e
 1697 0acf 7C       		.byte	0x7c
 1698 0ad0 14       		.uleb128 0x14
 1699 0ad1 5B190000 		.4byte	.LASF286
 1700 0ad5 0A       		.byte	0xa
 1701 0ad6 87       		.byte	0x87
 1702 0ad7 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 98


 1703 0adb 7D       		.byte	0x7d
 1704 0adc 14       		.uleb128 0x14
 1705 0add 57070000 		.4byte	.LASF287
 1706 0ae1 0A       		.byte	0xa
 1707 0ae2 88       		.byte	0x88
 1708 0ae3 6E040000 		.4byte	0x46e
 1709 0ae7 7E       		.byte	0x7e
 1710 0ae8 14       		.uleb128 0x14
 1711 0ae9 CF060000 		.4byte	.LASF288
 1712 0aed 0A       		.byte	0xa
 1713 0aee 89       		.byte	0x89
 1714 0aef 6E040000 		.4byte	0x46e
 1715 0af3 7F       		.byte	0x7f
 1716 0af4 14       		.uleb128 0x14
 1717 0af5 F6070000 		.4byte	.LASF289
 1718 0af9 0A       		.byte	0xa
 1719 0afa 8A       		.byte	0x8a
 1720 0afb 6E040000 		.4byte	0x46e
 1721 0aff 80       		.byte	0x80
 1722 0b00 14       		.uleb128 0x14
 1723 0b01 D5000000 		.4byte	.LASF290
 1724 0b05 0A       		.byte	0xa
 1725 0b06 8D       		.byte	0x8d
 1726 0b07 9A040000 		.4byte	0x49a
 1727 0b0b 84       		.byte	0x84
 1728 0b0c 14       		.uleb128 0x14
 1729 0b0d 2F160000 		.4byte	.LASF291
 1730 0b11 0A       		.byte	0xa
 1731 0b12 8E       		.byte	0x8e
 1732 0b13 9A040000 		.4byte	0x49a
 1733 0b17 88       		.byte	0x88
 1734 0b18 14       		.uleb128 0x14
 1735 0b19 A3080000 		.4byte	.LASF292
 1736 0b1d 0A       		.byte	0xa
 1737 0b1e 8F       		.byte	0x8f
 1738 0b1f 9A040000 		.4byte	0x49a
 1739 0b23 8C       		.byte	0x8c
 1740 0b24 14       		.uleb128 0x14
 1741 0b25 81170000 		.4byte	.LASF293
 1742 0b29 0A       		.byte	0xa
 1743 0b2a 90       		.byte	0x90
 1744 0b2b 9A040000 		.4byte	0x49a
 1745 0b2f 90       		.byte	0x90
 1746 0b30 14       		.uleb128 0x14
 1747 0b31 AB150000 		.4byte	.LASF294
 1748 0b35 0A       		.byte	0xa
 1749 0b36 91       		.byte	0x91
 1750 0b37 9A040000 		.4byte	0x49a
 1751 0b3b 94       		.byte	0x94
 1752 0b3c 14       		.uleb128 0x14
 1753 0b3d D1050000 		.4byte	.LASF295
 1754 0b41 0A       		.byte	0xa
 1755 0b42 92       		.byte	0x92
 1756 0b43 9A040000 		.4byte	0x49a
 1757 0b47 98       		.byte	0x98
 1758 0b48 14       		.uleb128 0x14
 1759 0b49 89160000 		.4byte	.LASF296
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 99


 1760 0b4d 0A       		.byte	0xa
 1761 0b4e 93       		.byte	0x93
 1762 0b4f 9A040000 		.4byte	0x49a
 1763 0b53 9C       		.byte	0x9c
 1764 0b54 14       		.uleb128 0x14
 1765 0b55 3D0B0000 		.4byte	.LASF297
 1766 0b59 0A       		.byte	0xa
 1767 0b5a 94       		.byte	0x94
 1768 0b5b 9A040000 		.4byte	0x49a
 1769 0b5f A0       		.byte	0xa0
 1770 0b60 14       		.uleb128 0x14
 1771 0b61 BB010000 		.4byte	.LASF298
 1772 0b65 0A       		.byte	0xa
 1773 0b66 95       		.byte	0x95
 1774 0b67 84040000 		.4byte	0x484
 1775 0b6b A4       		.byte	0xa4
 1776 0b6c 14       		.uleb128 0x14
 1777 0b6d 3C130000 		.4byte	.LASF299
 1778 0b71 0A       		.byte	0xa
 1779 0b72 96       		.byte	0x96
 1780 0b73 84040000 		.4byte	0x484
 1781 0b77 A6       		.byte	0xa6
 1782 0b78 14       		.uleb128 0x14
 1783 0b79 25170000 		.4byte	.LASF300
 1784 0b7d 0A       		.byte	0xa
 1785 0b7e 97       		.byte	0x97
 1786 0b7f 84040000 		.4byte	0x484
 1787 0b83 A8       		.byte	0xa8
 1788 0b84 14       		.uleb128 0x14
 1789 0b85 040F0000 		.4byte	.LASF301
 1790 0b89 0A       		.byte	0xa
 1791 0b8a 98       		.byte	0x98
 1792 0b8b 84040000 		.4byte	0x484
 1793 0b8f AA       		.byte	0xaa
 1794 0b90 14       		.uleb128 0x14
 1795 0b91 77040000 		.4byte	.LASF302
 1796 0b95 0A       		.byte	0xa
 1797 0b96 99       		.byte	0x99
 1798 0b97 84040000 		.4byte	0x484
 1799 0b9b AC       		.byte	0xac
 1800 0b9c 14       		.uleb128 0x14
 1801 0b9d 13110000 		.4byte	.LASF303
 1802 0ba1 0A       		.byte	0xa
 1803 0ba2 9A       		.byte	0x9a
 1804 0ba3 84040000 		.4byte	0x484
 1805 0ba7 AE       		.byte	0xae
 1806 0ba8 14       		.uleb128 0x14
 1807 0ba9 95040000 		.4byte	.LASF304
 1808 0bad 0A       		.byte	0xa
 1809 0bae 9D       		.byte	0x9d
 1810 0baf 84040000 		.4byte	0x484
 1811 0bb3 B0       		.byte	0xb0
 1812 0bb4 14       		.uleb128 0x14
 1813 0bb5 36180000 		.4byte	.LASF305
 1814 0bb9 0A       		.byte	0xa
 1815 0bba 9E       		.byte	0x9e
 1816 0bbb 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 100


 1817 0bbf B4       		.byte	0xb4
 1818 0bc0 00       		.byte	0
 1819 0bc1 06       		.uleb128 0x6
 1820 0bc2 821A0000 		.4byte	.LASF306
 1821 0bc6 0A       		.byte	0xa
 1822 0bc7 9F       		.byte	0x9f
 1823 0bc8 B0070000 		.4byte	0x7b0
 1824 0bcc 10       		.uleb128 0x10
 1825 0bcd 43190000 		.4byte	.LASF307
 1826 0bd1 0B       		.byte	0xb
 1827 0bd2 F601     		.2byte	0x1f6
 1828 0bd4 D80B0000 		.4byte	0xbd8
 1829 0bd8 05       		.uleb128 0x5
 1830 0bd9 01       		.byte	0x1
 1831 0bda 08       		.byte	0x8
 1832 0bdb 800C0000 		.4byte	.LASF308
 1833 0bdf 05       		.uleb128 0x5
 1834 0be0 04       		.byte	0x4
 1835 0be1 04       		.byte	0x4
 1836 0be2 31170000 		.4byte	.LASF309
 1837 0be6 05       		.uleb128 0x5
 1838 0be7 08       		.byte	0x8
 1839 0be8 04       		.byte	0x4
 1840 0be9 FF1A0000 		.4byte	.LASF310
 1841 0bed 10       		.uleb128 0x10
 1842 0bee F91A0000 		.4byte	.LASF311
 1843 0bf2 0B       		.byte	0xb
 1844 0bf3 EA03     		.2byte	0x3ea
 1845 0bf5 6E040000 		.4byte	0x46e
 1846 0bf9 17       		.uleb128 0x17
 1847 0bfa 08       		.byte	0x8
 1848 0bfb 0C       		.byte	0xc
 1849 0bfc 2D01     		.2byte	0x12d
 1850 0bfe 1D0C0000 		.4byte	0xc1d
 1851 0c02 09       		.uleb128 0x9
 1852 0c03 510E0000 		.4byte	.LASF312
 1853 0c07 0C       		.byte	0xc
 1854 0c08 2E01     		.2byte	0x12e
 1855 0c0a ED030000 		.4byte	0x3ed
 1856 0c0e 00       		.byte	0
 1857 0c0f 09       		.uleb128 0x9
 1858 0c10 9F160000 		.4byte	.LASF313
 1859 0c14 0C       		.byte	0xc
 1860 0c15 3201     		.2byte	0x132
 1861 0c17 9A040000 		.4byte	0x49a
 1862 0c1b 04       		.byte	0x4
 1863 0c1c 00       		.byte	0
 1864 0c1d 10       		.uleb128 0x10
 1865 0c1e A0010000 		.4byte	.LASF314
 1866 0c22 0C       		.byte	0xc
 1867 0c23 3301     		.2byte	0x133
 1868 0c25 F90B0000 		.4byte	0xbf9
 1869 0c29 18       		.uleb128 0x18
 1870 0c2a 04       		.byte	0x4
 1871 0c2b 05       		.uleb128 0x5
 1872 0c2c 01       		.byte	0x1
 1873 0c2d 02       		.byte	0x2
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 101


 1874 0c2e 210A0000 		.4byte	.LASF315
 1875 0c32 19       		.uleb128 0x19
 1876 0c33 04       		.byte	0x4
 1877 0c34 380C0000 		.4byte	0xc38
 1878 0c38 1A       		.uleb128 0x1a
 1879 0c39 430C0000 		.4byte	0xc43
 1880 0c3d 1B       		.uleb128 0x1b
 1881 0c3e 9A040000 		.4byte	0x49a
 1882 0c42 00       		.byte	0
 1883 0c43 10       		.uleb128 0x10
 1884 0c44 62000000 		.4byte	.LASF316
 1885 0c48 0D       		.byte	0xd
 1886 0c49 F201     		.2byte	0x1f2
 1887 0c4b 320C0000 		.4byte	0xc32
 1888 0c4f 1C       		.uleb128 0x1c
 1889 0c50 94180000 		.4byte	.LASF327
 1890 0c54 24       		.byte	0x24
 1891 0c55 0D       		.byte	0xd
 1892 0c56 7402     		.2byte	0x274
 1893 0c58 D20C0000 		.4byte	0xcd2
 1894 0c5c 09       		.uleb128 0x9
 1895 0c5d 1F0E0000 		.4byte	.LASF317
 1896 0c61 0D       		.byte	0xd
 1897 0c62 7702     		.2byte	0x277
 1898 0c64 78050000 		.4byte	0x578
 1899 0c68 00       		.byte	0
 1900 0c69 09       		.uleb128 0x9
 1901 0c6a 57090000 		.4byte	.LASF318
 1902 0c6e 0D       		.byte	0xd
 1903 0c6f 7902     		.2byte	0x279
 1904 0c71 290C0000 		.4byte	0xc29
 1905 0c75 04       		.byte	0x4
 1906 0c76 09       		.uleb128 0x9
 1907 0c77 62080000 		.4byte	.LASF319
 1908 0c7b 0D       		.byte	0xd
 1909 0c7c 7A02     		.2byte	0x27a
 1910 0c7e 9A040000 		.4byte	0x49a
 1911 0c82 08       		.byte	0x8
 1912 0c83 09       		.uleb128 0x9
 1913 0c84 A80D0000 		.4byte	.LASF320
 1914 0c88 0D       		.byte	0xd
 1915 0c89 7B02     		.2byte	0x27b
 1916 0c8b 78050000 		.4byte	0x578
 1917 0c8f 0C       		.byte	0xc
 1918 0c90 09       		.uleb128 0x9
 1919 0c91 B2110000 		.4byte	.LASF321
 1920 0c95 0D       		.byte	0xd
 1921 0c96 7D02     		.2byte	0x27d
 1922 0c98 290C0000 		.4byte	0xc29
 1923 0c9c 10       		.byte	0x10
 1924 0c9d 09       		.uleb128 0x9
 1925 0c9e 270A0000 		.4byte	.LASF322
 1926 0ca2 0D       		.byte	0xd
 1927 0ca3 7E02     		.2byte	0x27e
 1928 0ca5 9A040000 		.4byte	0x49a
 1929 0ca9 14       		.byte	0x14
 1930 0caa 09       		.uleb128 0x9
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 102


 1931 0cab A5020000 		.4byte	.LASF323
 1932 0caf 0D       		.byte	0xd
 1933 0cb0 7F02     		.2byte	0x27f
 1934 0cb2 78050000 		.4byte	0x578
 1935 0cb6 18       		.byte	0x18
 1936 0cb7 09       		.uleb128 0x9
 1937 0cb8 0D0A0000 		.4byte	.LASF324
 1938 0cbc 0D       		.byte	0xd
 1939 0cbd 8502     		.2byte	0x285
 1940 0cbf 430C0000 		.4byte	0xc43
 1941 0cc3 1C       		.byte	0x1c
 1942 0cc4 09       		.uleb128 0x9
 1943 0cc5 D31A0000 		.4byte	.LASF325
 1944 0cc9 0D       		.byte	0xd
 1945 0cca 8802     		.2byte	0x288
 1946 0ccc 9A040000 		.4byte	0x49a
 1947 0cd0 20       		.byte	0x20
 1948 0cd1 00       		.byte	0
 1949 0cd2 10       		.uleb128 0x10
 1950 0cd3 02100000 		.4byte	.LASF326
 1951 0cd7 0D       		.byte	0xd
 1952 0cd8 8B02     		.2byte	0x28b
 1953 0cda 4F0C0000 		.4byte	0xc4f
 1954 0cde 1D       		.uleb128 0x1d
 1955 0cdf 191A0000 		.4byte	.LASF328
 1956 0ce3 4C       		.byte	0x4c
 1957 0ce4 0E       		.byte	0xe
 1958 0ce5 2F       		.byte	0x2f
 1959 0ce6 CF0D0000 		.4byte	0xdcf
 1960 0cea 14       		.uleb128 0x14
 1961 0ceb E1190000 		.4byte	.LASF329
 1962 0cef 0E       		.byte	0xe
 1963 0cf0 31       		.byte	0x31
 1964 0cf1 9A040000 		.4byte	0x49a
 1965 0cf5 00       		.byte	0
 1966 0cf6 14       		.uleb128 0x14
 1967 0cf7 290D0000 		.4byte	.LASF330
 1968 0cfb 0E       		.byte	0xe
 1969 0cfc 33       		.byte	0x33
 1970 0cfd 9A040000 		.4byte	0x49a
 1971 0d01 04       		.byte	0x4
 1972 0d02 14       		.uleb128 0x14
 1973 0d03 40120000 		.4byte	.LASF331
 1974 0d07 0E       		.byte	0xe
 1975 0d08 34       		.byte	0x34
 1976 0d09 9A040000 		.4byte	0x49a
 1977 0d0d 08       		.byte	0x8
 1978 0d0e 14       		.uleb128 0x14
 1979 0d0f B8140000 		.4byte	.LASF332
 1980 0d13 0E       		.byte	0xe
 1981 0d14 35       		.byte	0x35
 1982 0d15 9A040000 		.4byte	0x49a
 1983 0d19 0C       		.byte	0xc
 1984 0d1a 14       		.uleb128 0x14
 1985 0d1b 7D060000 		.4byte	.LASF333
 1986 0d1f 0E       		.byte	0xe
 1987 0d20 37       		.byte	0x37
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 103


 1988 0d21 9A040000 		.4byte	0x49a
 1989 0d25 10       		.byte	0x10
 1990 0d26 14       		.uleb128 0x14
 1991 0d27 EB040000 		.4byte	.LASF334
 1992 0d2b 0E       		.byte	0xe
 1993 0d2c 38       		.byte	0x38
 1994 0d2d 9A040000 		.4byte	0x49a
 1995 0d31 14       		.byte	0x14
 1996 0d32 14       		.uleb128 0x14
 1997 0d33 F4040000 		.4byte	.LASF335
 1998 0d37 0E       		.byte	0xe
 1999 0d38 39       		.byte	0x39
 2000 0d39 9A040000 		.4byte	0x49a
 2001 0d3d 18       		.byte	0x18
 2002 0d3e 14       		.uleb128 0x14
 2003 0d3f C7130000 		.4byte	.LASF336
 2004 0d43 0E       		.byte	0xe
 2005 0d44 3A       		.byte	0x3a
 2006 0d45 2B0C0000 		.4byte	0xc2b
 2007 0d49 1C       		.byte	0x1c
 2008 0d4a 14       		.uleb128 0x14
 2009 0d4b 60060000 		.4byte	.LASF337
 2010 0d4f 0E       		.byte	0xe
 2011 0d50 3C       		.byte	0x3c
 2012 0d51 9A040000 		.4byte	0x49a
 2013 0d55 20       		.byte	0x20
 2014 0d56 14       		.uleb128 0x14
 2015 0d57 EA080000 		.4byte	.LASF338
 2016 0d5b 0E       		.byte	0xe
 2017 0d5c 3D       		.byte	0x3d
 2018 0d5d 9A040000 		.4byte	0x49a
 2019 0d61 24       		.byte	0x24
 2020 0d62 14       		.uleb128 0x14
 2021 0d63 3A0C0000 		.4byte	.LASF339
 2022 0d67 0E       		.byte	0xe
 2023 0d68 3F       		.byte	0x3f
 2024 0d69 9A040000 		.4byte	0x49a
 2025 0d6d 28       		.byte	0x28
 2026 0d6e 14       		.uleb128 0x14
 2027 0d6f 31100000 		.4byte	.LASF340
 2028 0d73 0E       		.byte	0xe
 2029 0d74 40       		.byte	0x40
 2030 0d75 9A040000 		.4byte	0x49a
 2031 0d79 2C       		.byte	0x2c
 2032 0d7a 14       		.uleb128 0x14
 2033 0d7b 43070000 		.4byte	.LASF341
 2034 0d7f 0E       		.byte	0xe
 2035 0d80 42       		.byte	0x42
 2036 0d81 9A040000 		.4byte	0x49a
 2037 0d85 30       		.byte	0x30
 2038 0d86 14       		.uleb128 0x14
 2039 0d87 C4080000 		.4byte	.LASF342
 2040 0d8b 0E       		.byte	0xe
 2041 0d8c 43       		.byte	0x43
 2042 0d8d 9A040000 		.4byte	0x49a
 2043 0d91 34       		.byte	0x34
 2044 0d92 14       		.uleb128 0x14
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 104


 2045 0d93 C4020000 		.4byte	.LASF343
 2046 0d97 0E       		.byte	0xe
 2047 0d98 45       		.byte	0x45
 2048 0d99 9A040000 		.4byte	0x49a
 2049 0d9d 38       		.byte	0x38
 2050 0d9e 14       		.uleb128 0x14
 2051 0d9f 9B000000 		.4byte	.LASF344
 2052 0da3 0E       		.byte	0xe
 2053 0da4 46       		.byte	0x46
 2054 0da5 9A040000 		.4byte	0x49a
 2055 0da9 3C       		.byte	0x3c
 2056 0daa 14       		.uleb128 0x14
 2057 0dab B4030000 		.4byte	.LASF345
 2058 0daf 0E       		.byte	0xe
 2059 0db0 48       		.byte	0x48
 2060 0db1 9A040000 		.4byte	0x49a
 2061 0db5 40       		.byte	0x40
 2062 0db6 14       		.uleb128 0x14
 2063 0db7 27140000 		.4byte	.LASF346
 2064 0dbb 0E       		.byte	0xe
 2065 0dbc 49       		.byte	0x49
 2066 0dbd 9A040000 		.4byte	0x49a
 2067 0dc1 44       		.byte	0x44
 2068 0dc2 14       		.uleb128 0x14
 2069 0dc3 080D0000 		.4byte	.LASF347
 2070 0dc7 0E       		.byte	0xe
 2071 0dc8 4B       		.byte	0x4b
 2072 0dc9 9A040000 		.4byte	0x49a
 2073 0dcd 48       		.byte	0x48
 2074 0dce 00       		.byte	0
 2075 0dcf 06       		.uleb128 0x6
 2076 0dd0 D9120000 		.4byte	.LASF348
 2077 0dd4 0E       		.byte	0xe
 2078 0dd5 4C       		.byte	0x4c
 2079 0dd6 DE0C0000 		.4byte	0xcde
 2080 0dda 19       		.uleb128 0x19
 2081 0ddb 04       		.byte	0x4
 2082 0ddc 91070000 		.4byte	0x791
 2083 0de0 06       		.uleb128 0x6
 2084 0de1 A90F0000 		.4byte	.LASF349
 2085 0de5 0F       		.byte	0xf
 2086 0de6 38       		.byte	0x38
 2087 0de7 39040000 		.4byte	0x439
 2088 0deb 06       		.uleb128 0x6
 2089 0dec 71060000 		.4byte	.LASF350
 2090 0df0 0F       		.byte	0xf
 2091 0df1 39       		.byte	0x39
 2092 0df2 4B040000 		.4byte	0x44b
 2093 0df6 06       		.uleb128 0x6
 2094 0df7 B8110000 		.4byte	.LASF351
 2095 0dfb 0F       		.byte	0xf
 2096 0dfc 3F       		.byte	0x3f
 2097 0dfd 9A040000 		.4byte	0x49a
 2098 0e01 06       		.uleb128 0x6
 2099 0e02 B10D0000 		.4byte	.LASF352
 2100 0e06 10       		.byte	0x10
 2101 0e07 2E       		.byte	0x2e
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 105


 2102 0e08 290C0000 		.4byte	0xc29
 2103 0e0c 06       		.uleb128 0x6
 2104 0e0d 56140000 		.4byte	.LASF353
 2105 0e11 11       		.byte	0x11
 2106 0e12 25       		.byte	0x25
 2107 0e13 010E0000 		.4byte	0xe01
 2108 0e17 02       		.uleb128 0x2
 2109 0e18 01       		.byte	0x1
 2110 0e19 0A040000 		.4byte	0x40a
 2111 0e1d 12       		.byte	0x12
 2112 0e1e 20       		.byte	0x20
 2113 0e1f 3C0E0000 		.4byte	0xe3c
 2114 0e23 04       		.uleb128 0x4
 2115 0e24 410E0000 		.4byte	.LASF354
 2116 0e28 00       		.byte	0
 2117 0e29 04       		.uleb128 0x4
 2118 0e2a 96170000 		.4byte	.LASF355
 2119 0e2e 01       		.byte	0x1
 2120 0e2f 04       		.uleb128 0x4
 2121 0e30 39010000 		.4byte	.LASF356
 2122 0e34 02       		.byte	0x2
 2123 0e35 04       		.uleb128 0x4
 2124 0e36 77190000 		.4byte	.LASF357
 2125 0e3a 03       		.byte	0x3
 2126 0e3b 00       		.byte	0
 2127 0e3c 06       		.uleb128 0x6
 2128 0e3d C61B0000 		.4byte	.LASF358
 2129 0e41 12       		.byte	0x12
 2130 0e42 27       		.byte	0x27
 2131 0e43 170E0000 		.4byte	0xe17
 2132 0e47 1E       		.uleb128 0x1e
 2133 0e48 4B1A0000 		.4byte	.LASF359
 2134 0e4c 03       		.byte	0x3
 2135 0e4d E606     		.2byte	0x6e6
 2136 0e4f 03       		.byte	0x3
 2137 0e50 610E0000 		.4byte	0xe61
 2138 0e54 1F       		.uleb128 0x1f
 2139 0e55 0A080000 		.4byte	.LASF361
 2140 0e59 03       		.byte	0x3
 2141 0e5a E606     		.2byte	0x6e6
 2142 0e5c ED030000 		.4byte	0x3ed
 2143 0e60 00       		.byte	0
 2144 0e61 1E       		.uleb128 0x1e
 2145 0e62 8E060000 		.4byte	.LASF360
 2146 0e66 02       		.byte	0x2
 2147 0e67 3E06     		.2byte	0x63e
 2148 0e69 03       		.byte	0x3
 2149 0e6a 870E0000 		.4byte	0xe87
 2150 0e6e 1F       		.uleb128 0x1f
 2151 0e6f 1D070000 		.4byte	.LASF362
 2152 0e73 02       		.byte	0x2
 2153 0e74 3E06     		.2byte	0x63e
 2154 0e76 DA0D0000 		.4byte	0xdda
 2155 0e7a 1F       		.uleb128 0x1f
 2156 0e7b 8D180000 		.4byte	.LASF363
 2157 0e7f 02       		.byte	0x2
 2158 0e80 3E06     		.2byte	0x63e
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 106


 2159 0e82 9A040000 		.4byte	0x49a
 2160 0e86 00       		.byte	0
 2161 0e87 20       		.uleb128 0x20
 2162 0e88 AE1A0000 		.4byte	.LASF387
 2163 0e8c 04       		.byte	0x4
 2164 0e8d 81       		.byte	0x81
 2165 0e8e 03       		.byte	0x3
 2166 0e8f 1E       		.uleb128 0x1e
 2167 0e90 63020000 		.4byte	.LASF364
 2168 0e94 03       		.byte	0x3
 2169 0e95 8D06     		.2byte	0x68d
 2170 0e97 03       		.byte	0x3
 2171 0e98 A90E0000 		.4byte	0xea9
 2172 0e9c 1F       		.uleb128 0x1f
 2173 0e9d 0A080000 		.4byte	.LASF361
 2174 0ea1 03       		.byte	0x3
 2175 0ea2 8D06     		.2byte	0x68d
 2176 0ea4 ED030000 		.4byte	0x3ed
 2177 0ea8 00       		.byte	0
 2178 0ea9 21       		.uleb128 0x21
 2179 0eaa EB020000 		.4byte	.LASF388
 2180 0eae 01       		.byte	0x1
 2181 0eaf BA       		.byte	0xba
 2182 0eb0 00000000 		.4byte	.LFB561
 2183 0eb4 50000000 		.4byte	.LFE561-.LFB561
 2184 0eb8 01       		.uleb128 0x1
 2185 0eb9 9C       		.byte	0x9c
 2186 0eba 260F0000 		.4byte	0xf26
 2187 0ebe 22       		.uleb128 0x22
 2188 0ebf 610E0000 		.4byte	0xe61
 2189 0ec3 14000000 		.4byte	.LBB14
 2190 0ec7 0A000000 		.4byte	.LBE14-.LBB14
 2191 0ecb 01       		.byte	0x1
 2192 0ecc C2       		.byte	0xc2
 2193 0ecd E40E0000 		.4byte	0xee4
 2194 0ed1 23       		.uleb128 0x23
 2195 0ed2 7A0E0000 		.4byte	0xe7a
 2196 0ed6 00000000 		.4byte	.LLST0
 2197 0eda 23       		.uleb128 0x23
 2198 0edb 6E0E0000 		.4byte	0xe6e
 2199 0edf 14000000 		.4byte	.LLST1
 2200 0ee3 00       		.byte	0
 2201 0ee4 22       		.uleb128 0x22
 2202 0ee5 470E0000 		.4byte	0xe47
 2203 0ee9 24000000 		.4byte	.LBB16
 2204 0eed 2C000000 		.4byte	.LBE16-.LBB16
 2205 0ef1 01       		.byte	0x1
 2206 0ef2 C3       		.byte	0xc3
 2207 0ef3 010F0000 		.4byte	0xf01
 2208 0ef7 23       		.uleb128 0x23
 2209 0ef8 540E0000 		.4byte	0xe54
 2210 0efc 2C000000 		.4byte	.LLST2
 2211 0f00 00       		.byte	0
 2212 0f01 24       		.uleb128 0x24
 2213 0f02 0C000000 		.4byte	.LVL0
 2214 0f06 9B110000 		.4byte	0x119b
 2215 0f0a 140F0000 		.4byte	0xf14
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 107


 2216 0f0e 25       		.uleb128 0x25
 2217 0f0f 01       		.uleb128 0x1
 2218 0f10 51       		.byte	0x51
 2219 0f11 01       		.uleb128 0x1
 2220 0f12 30       		.byte	0x30
 2221 0f13 00       		.byte	0
 2222 0f14 26       		.uleb128 0x26
 2223 0f15 14000000 		.4byte	.LVL1
 2224 0f19 A7110000 		.4byte	0x11a7
 2225 0f1d 25       		.uleb128 0x25
 2226 0f1e 01       		.uleb128 0x1
 2227 0f1f 50       		.byte	0x50
 2228 0f20 03       		.uleb128 0x3
 2229 0f21 0A       		.byte	0xa
 2230 0f22 E803     		.2byte	0x3e8
 2231 0f24 00       		.byte	0
 2232 0f25 00       		.byte	0
 2233 0f26 27       		.uleb128 0x27
 2234 0f27 DB140000 		.4byte	.LASF389
 2235 0f2b 01       		.byte	0x1
 2236 0f2c C8       		.byte	0xc8
 2237 0f2d 00000000 		.4byte	.LFB562
 2238 0f31 44000000 		.4byte	.LFE562-.LFB562
 2239 0f35 01       		.uleb128 0x1
 2240 0f36 9C       		.byte	0x9c
 2241 0f37 9B0F0000 		.4byte	0xf9b
 2242 0f3b 28       		.uleb128 0x28
 2243 0f3c 61726700 		.ascii	"arg\000"
 2244 0f40 01       		.byte	0x1
 2245 0f41 C8       		.byte	0xc8
 2246 0f42 290C0000 		.4byte	0xc29
 2247 0f46 3F000000 		.4byte	.LLST3
 2248 0f4a 29       		.uleb128 0x29
 2249 0f4b 05160000 		.4byte	.LASF390
 2250 0f4f 01       		.byte	0x1
 2251 0f50 CA       		.byte	0xca
 2252 0f51 3C0E0000 		.4byte	0xe3c
 2253 0f55 02       		.uleb128 0x2
 2254 0f56 91       		.byte	0x91
 2255 0f57 77       		.sleb128 -9
 2256 0f58 24       		.uleb128 0x24
 2257 0f59 16000000 		.4byte	.LVL8
 2258 0f5d B3110000 		.4byte	0x11b3
 2259 0f61 6C0F0000 		.4byte	0xf6c
 2260 0f65 25       		.uleb128 0x25
 2261 0f66 01       		.uleb128 0x1
 2262 0f67 51       		.byte	0x51
 2263 0f68 02       		.uleb128 0x2
 2264 0f69 09       		.byte	0x9
 2265 0f6a FF       		.byte	0xff
 2266 0f6b 00       		.byte	0
 2267 0f6c 24       		.uleb128 0x24
 2268 0f6d 2E000000 		.4byte	.LVL9
 2269 0f71 BF110000 		.4byte	0x11bf
 2270 0f75 8A0F0000 		.4byte	0xf8a
 2271 0f79 25       		.uleb128 0x25
 2272 0f7a 01       		.uleb128 0x1
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 108


 2273 0f7b 51       		.byte	0x51
 2274 0f7c 02       		.uleb128 0x2
 2275 0f7d 91       		.byte	0x91
 2276 0f7e 77       		.sleb128 -9
 2277 0f7f 25       		.uleb128 0x25
 2278 0f80 01       		.uleb128 0x1
 2279 0f81 52       		.byte	0x52
 2280 0f82 01       		.uleb128 0x1
 2281 0f83 30       		.byte	0x30
 2282 0f84 25       		.uleb128 0x25
 2283 0f85 01       		.uleb128 0x1
 2284 0f86 53       		.byte	0x53
 2285 0f87 01       		.uleb128 0x1
 2286 0f88 30       		.byte	0x30
 2287 0f89 00       		.byte	0
 2288 0f8a 26       		.uleb128 0x26
 2289 0f8b 3A000000 		.4byte	.LVL10
 2290 0f8f CB110000 		.4byte	0x11cb
 2291 0f93 25       		.uleb128 0x25
 2292 0f94 01       		.uleb128 0x1
 2293 0f95 50       		.byte	0x50
 2294 0f96 02       		.uleb128 0x2
 2295 0f97 08       		.byte	0x8
 2296 0f98 64       		.byte	0x64
 2297 0f99 00       		.byte	0
 2298 0f9a 00       		.byte	0
 2299 0f9b 2A       		.uleb128 0x2a
 2300 0f9c 621A0000 		.4byte	.LASF391
 2301 0fa0 01       		.byte	0x1
 2302 0fa1 E0       		.byte	0xe0
 2303 0fa2 60040000 		.4byte	0x460
 2304 0fa6 00000000 		.4byte	.LFB563
 2305 0faa E4000000 		.4byte	.LFE563-.LFB563
 2306 0fae 01       		.uleb128 0x1
 2307 0faf 9C       		.byte	0x9c
 2308 0fb0 28110000 		.4byte	0x1128
 2309 0fb4 2B       		.uleb128 0x2b
 2310 0fb5 870E0000 		.4byte	0xe87
 2311 0fb9 12000000 		.4byte	.LBB18
 2312 0fbd 02000000 		.4byte	.LBE18-.LBB18
 2313 0fc1 01       		.byte	0x1
 2314 0fc2 E5       		.byte	0xe5
 2315 0fc3 22       		.uleb128 0x22
 2316 0fc4 470E0000 		.4byte	0xe47
 2317 0fc8 34000000 		.4byte	.LBB20
 2318 0fcc 16000000 		.4byte	.LBE20-.LBB20
 2319 0fd0 01       		.byte	0x1
 2320 0fd1 F8       		.byte	0xf8
 2321 0fd2 E00F0000 		.4byte	0xfe0
 2322 0fd6 23       		.uleb128 0x23
 2323 0fd7 540E0000 		.4byte	0xe54
 2324 0fdb 60000000 		.4byte	.LLST4
 2325 0fdf 00       		.byte	0
 2326 0fe0 22       		.uleb128 0x22
 2327 0fe1 8F0E0000 		.4byte	0xe8f
 2328 0fe5 4A000000 		.4byte	.LBB22
 2329 0fe9 16000000 		.4byte	.LBE22-.LBB22
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 109


 2330 0fed 01       		.byte	0x1
 2331 0fee F9       		.byte	0xf9
 2332 0fef FD0F0000 		.4byte	0xffd
 2333 0ff3 23       		.uleb128 0x23
 2334 0ff4 9C0E0000 		.4byte	0xe9c
 2335 0ff8 73000000 		.4byte	.LLST5
 2336 0ffc 00       		.byte	0
 2337 0ffd 24       		.uleb128 0x24
 2338 0ffe 0E000000 		.4byte	.LVL11
 2339 1002 D7110000 		.4byte	0x11d7
 2340 1006 1A100000 		.4byte	0x101a
 2341 100a 25       		.uleb128 0x25
 2342 100b 01       		.uleb128 0x1
 2343 100c 50       		.byte	0x50
 2344 100d 01       		.uleb128 0x1
 2345 100e 31       		.byte	0x31
 2346 100f 25       		.uleb128 0x25
 2347 1010 01       		.uleb128 0x1
 2348 1011 51       		.byte	0x51
 2349 1012 01       		.uleb128 0x1
 2350 1013 30       		.byte	0x30
 2351 1014 25       		.uleb128 0x25
 2352 1015 01       		.uleb128 0x1
 2353 1016 52       		.byte	0x52
 2354 1017 01       		.uleb128 0x1
 2355 1018 33       		.byte	0x33
 2356 1019 00       		.byte	0
 2357 101a 2C       		.uleb128 0x2c
 2358 101b 18000000 		.4byte	.LVL12
 2359 101f E3110000 		.4byte	0x11e3
 2360 1023 24       		.uleb128 0x24
 2361 1024 22000000 		.4byte	.LVL13
 2362 1028 D7110000 		.4byte	0x11d7
 2363 102c 40100000 		.4byte	0x1040
 2364 1030 25       		.uleb128 0x25
 2365 1031 01       		.uleb128 0x1
 2366 1032 50       		.byte	0x50
 2367 1033 01       		.uleb128 0x1
 2368 1034 3A       		.byte	0x3a
 2369 1035 25       		.uleb128 0x25
 2370 1036 01       		.uleb128 0x1
 2371 1037 51       		.byte	0x51
 2372 1038 01       		.uleb128 0x1
 2373 1039 31       		.byte	0x31
 2374 103a 25       		.uleb128 0x25
 2375 103b 01       		.uleb128 0x1
 2376 103c 52       		.byte	0x52
 2377 103d 01       		.uleb128 0x1
 2378 103e 30       		.byte	0x30
 2379 103f 00       		.byte	0
 2380 1040 24       		.uleb128 0x24
 2381 1041 30000000 		.4byte	.LVL14
 2382 1045 EE110000 		.4byte	0x11ee
 2383 1049 5D100000 		.4byte	0x105d
 2384 104d 25       		.uleb128 0x25
 2385 104e 01       		.uleb128 0x1
 2386 104f 50       		.byte	0x50
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 110


 2387 1050 02       		.uleb128 0x2
 2388 1051 74       		.byte	0x74
 2389 1052 00       		.sleb128 0
 2390 1053 25       		.uleb128 0x25
 2391 1054 01       		.uleb128 0x1
 2392 1055 51       		.byte	0x51
 2393 1056 05       		.uleb128 0x5
 2394 1057 03       		.byte	0x3
 2395 1058 00000000 		.4byte	isr_bouton
 2396 105c 00       		.byte	0
 2397 105d 24       		.uleb128 0x24
 2398 105e 74000000 		.4byte	.LVL19
 2399 1062 FA110000 		.4byte	0x11fa
 2400 1066 8D100000 		.4byte	0x108d
 2401 106a 25       		.uleb128 0x25
 2402 106b 01       		.uleb128 0x1
 2403 106c 51       		.byte	0x51
 2404 106d 05       		.uleb128 0x5
 2405 106e 03       		.byte	0x3
 2406 106f 00000000 		.4byte	.LC0
 2407 1073 25       		.uleb128 0x25
 2408 1074 01       		.uleb128 0x1
 2409 1075 52       		.byte	0x52
 2410 1076 02       		.uleb128 0x2
 2411 1077 08       		.byte	0x8
 2412 1078 80       		.byte	0x80
 2413 1079 25       		.uleb128 0x25
 2414 107a 01       		.uleb128 0x1
 2415 107b 53       		.byte	0x53
 2416 107c 02       		.uleb128 0x2
 2417 107d 74       		.byte	0x74
 2418 107e 00       		.sleb128 0
 2419 107f 25       		.uleb128 0x25
 2420 1080 02       		.uleb128 0x2
 2421 1081 7D       		.byte	0x7d
 2422 1082 00       		.sleb128 0
 2423 1083 01       		.uleb128 0x1
 2424 1084 3A       		.byte	0x3a
 2425 1085 25       		.uleb128 0x25
 2426 1086 02       		.uleb128 0x2
 2427 1087 7D       		.byte	0x7d
 2428 1088 04       		.sleb128 4
 2429 1089 02       		.uleb128 0x2
 2430 108a 74       		.byte	0x74
 2431 108b 00       		.sleb128 0
 2432 108c 00       		.byte	0
 2433 108d 24       		.uleb128 0x24
 2434 108e 88000000 		.4byte	.LVL20
 2435 1092 FA110000 		.4byte	0x11fa
 2436 1096 BE100000 		.4byte	0x10be
 2437 109a 25       		.uleb128 0x25
 2438 109b 01       		.uleb128 0x1
 2439 109c 51       		.byte	0x51
 2440 109d 05       		.uleb128 0x5
 2441 109e 03       		.byte	0x3
 2442 109f 14000000 		.4byte	.LC1
 2443 10a3 25       		.uleb128 0x25
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 111


 2444 10a4 01       		.uleb128 0x1
 2445 10a5 52       		.byte	0x52
 2446 10a6 03       		.uleb128 0x3
 2447 10a7 0A       		.byte	0xa
 2448 10a8 0004     		.2byte	0x400
 2449 10aa 25       		.uleb128 0x25
 2450 10ab 01       		.uleb128 0x1
 2451 10ac 53       		.byte	0x53
 2452 10ad 02       		.uleb128 0x2
 2453 10ae 74       		.byte	0x74
 2454 10af 00       		.sleb128 0
 2455 10b0 25       		.uleb128 0x25
 2456 10b1 02       		.uleb128 0x2
 2457 10b2 7D       		.byte	0x7d
 2458 10b3 00       		.sleb128 0
 2459 10b4 01       		.uleb128 0x1
 2460 10b5 35       		.byte	0x35
 2461 10b6 25       		.uleb128 0x25
 2462 10b7 02       		.uleb128 0x2
 2463 10b8 7D       		.byte	0x7d
 2464 10b9 04       		.sleb128 4
 2465 10ba 02       		.uleb128 0x2
 2466 10bb 74       		.byte	0x74
 2467 10bc 00       		.sleb128 0
 2468 10bd 00       		.byte	0
 2469 10be 24       		.uleb128 0x24
 2470 10bf 9A000000 		.4byte	.LVL21
 2471 10c3 FA110000 		.4byte	0x11fa
 2472 10c7 F7100000 		.4byte	0x10f7
 2473 10cb 25       		.uleb128 0x25
 2474 10cc 01       		.uleb128 0x1
 2475 10cd 50       		.byte	0x50
 2476 10ce 05       		.uleb128 0x5
 2477 10cf 03       		.byte	0x3
 2478 10d0 00000000 		.4byte	Task_Bouton2
 2479 10d4 25       		.uleb128 0x25
 2480 10d5 01       		.uleb128 0x1
 2481 10d6 51       		.byte	0x51
 2482 10d7 05       		.uleb128 0x5
 2483 10d8 03       		.byte	0x3
 2484 10d9 24000000 		.4byte	.LC2
 2485 10dd 25       		.uleb128 0x25
 2486 10de 01       		.uleb128 0x1
 2487 10df 52       		.byte	0x52
 2488 10e0 02       		.uleb128 0x2
 2489 10e1 08       		.byte	0x8
 2490 10e2 80       		.byte	0x80
 2491 10e3 25       		.uleb128 0x25
 2492 10e4 01       		.uleb128 0x1
 2493 10e5 53       		.byte	0x53
 2494 10e6 02       		.uleb128 0x2
 2495 10e7 74       		.byte	0x74
 2496 10e8 00       		.sleb128 0
 2497 10e9 25       		.uleb128 0x25
 2498 10ea 02       		.uleb128 0x2
 2499 10eb 7D       		.byte	0x7d
 2500 10ec 00       		.sleb128 0
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 112


 2501 10ed 01       		.uleb128 0x1
 2502 10ee 34       		.byte	0x34
 2503 10ef 25       		.uleb128 0x25
 2504 10f0 02       		.uleb128 0x2
 2505 10f1 7D       		.byte	0x7d
 2506 10f2 04       		.sleb128 4
 2507 10f3 02       		.uleb128 0x2
 2508 10f4 74       		.byte	0x74
 2509 10f5 00       		.sleb128 0
 2510 10f6 00       		.byte	0
 2511 10f7 2C       		.uleb128 0x2c
 2512 10f8 9E000000 		.4byte	.LVL22
 2513 10fc 06120000 		.4byte	0x1206
 2514 1100 24       		.uleb128 0x24
 2515 1101 A8000000 		.4byte	.LVL23
 2516 1105 12120000 		.4byte	0x1212
 2517 1109 1E110000 		.4byte	0x111e
 2518 110d 25       		.uleb128 0x25
 2519 110e 01       		.uleb128 0x1
 2520 110f 50       		.byte	0x50
 2521 1110 05       		.uleb128 0x5
 2522 1111 03       		.byte	0x3
 2523 1112 34000000 		.4byte	.LC3
 2524 1116 25       		.uleb128 0x25
 2525 1117 01       		.uleb128 0x1
 2526 1118 51       		.byte	0x51
 2527 1119 03       		.uleb128 0x3
 2528 111a 0A       		.byte	0xa
 2529 111b 0F01     		.2byte	0x10f
 2530 111d 00       		.byte	0
 2531 111e 2C       		.uleb128 0x2c
 2532 111f AC000000 		.4byte	.LVL24
 2533 1123 1E120000 		.4byte	0x121e
 2534 1127 00       		.byte	0
 2535 1128 2D       		.uleb128 0x2d
 2536 1129 1A140000 		.4byte	.LASF365
 2537 112d 03       		.byte	0x3
 2538 112e F907     		.2byte	0x7f9
 2539 1130 34110000 		.4byte	0x1134
 2540 1134 0E       		.uleb128 0xe
 2541 1135 8F040000 		.4byte	0x48f
 2542 1139 2E       		.uleb128 0x2e
 2543 113a B4000000 		.4byte	.LASF366
 2544 113e 0A       		.byte	0xa
 2545 113f A7       		.byte	0xa7
 2546 1140 44110000 		.4byte	0x1144
 2547 1144 19       		.uleb128 0x19
 2548 1145 04       		.byte	0x4
 2549 1146 4A110000 		.4byte	0x114a
 2550 114a 11       		.uleb128 0x11
 2551 114b C10B0000 		.4byte	0xbc1
 2552 114f 2E       		.uleb128 0x2e
 2553 1150 87100000 		.4byte	.LASF367
 2554 1154 13       		.byte	0x13
 2555 1155 19       		.byte	0x19
 2556 1156 5A110000 		.4byte	0x115a
 2557 115a 11       		.uleb128 0x11
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 113


 2558 115b 1D0C0000 		.4byte	0xc1d
 2559 115f 2E       		.uleb128 0x2e
 2560 1160 24010000 		.4byte	.LASF368
 2561 1164 14       		.byte	0x14
 2562 1165 5E       		.byte	0x5e
 2563 1166 D20C0000 		.4byte	0xcd2
 2564 116a 2E       		.uleb128 0x2e
 2565 116b EF0E0000 		.4byte	.LASF369
 2566 116f 15       		.byte	0x15
 2567 1170 1F       		.byte	0x1f
 2568 1171 75110000 		.4byte	0x1175
 2569 1175 11       		.uleb128 0x11
 2570 1176 CF0D0000 		.4byte	0xdcf
 2571 117a 2E       		.uleb128 0x2e
 2572 117b 6C190000 		.4byte	.LASF370
 2573 117f 12       		.byte	0x12
 2574 1180 2C       		.byte	0x2c
 2575 1181 010E0000 		.4byte	0xe01
 2576 1185 2F       		.uleb128 0x2f
 2577 1186 D4090000 		.4byte	.LASF371
 2578 118a 01       		.byte	0x1
 2579 118b 56       		.byte	0x56
 2580 118c 96110000 		.4byte	0x1196
 2581 1190 05       		.uleb128 0x5
 2582 1191 03       		.byte	0x3
 2583 1192 00000000 		.4byte	bouton_semph
 2584 1196 0E       		.uleb128 0xe
 2585 1197 0C0E0000 		.4byte	0xe0c
 2586 119b 30       		.uleb128 0x30
 2587 119c E50C0000 		.4byte	.LASF372
 2588 11a0 E50C0000 		.4byte	.LASF372
 2589 11a4 10       		.byte	0x10
 2590 11a5 0E05     		.2byte	0x50e
 2591 11a7 30       		.uleb128 0x30
 2592 11a8 22070000 		.4byte	.LASF373
 2593 11ac 22070000 		.4byte	.LASF373
 2594 11b0 0B       		.byte	0xb
 2595 11b1 8903     		.2byte	0x389
 2596 11b3 30       		.uleb128 0x30
 2597 11b4 16000000 		.4byte	.LASF374
 2598 11b8 16000000 		.4byte	.LASF374
 2599 11bc 10       		.byte	0x10
 2600 11bd 8805     		.2byte	0x588
 2601 11bf 30       		.uleb128 0x30
 2602 11c0 2B0B0000 		.4byte	.LASF375
 2603 11c4 2B0B0000 		.4byte	.LASF375
 2604 11c8 10       		.byte	0x10
 2605 11c9 8802     		.2byte	0x288
 2606 11cb 30       		.uleb128 0x30
 2607 11cc 160A0000 		.4byte	.LASF376
 2608 11d0 160A0000 		.4byte	.LASF376
 2609 11d4 16       		.byte	0x16
 2610 11d5 ED02     		.2byte	0x2ed
 2611 11d7 30       		.uleb128 0x30
 2612 11d8 DB0E0000 		.4byte	.LASF377
 2613 11dc DB0E0000 		.4byte	.LASF377
 2614 11e0 10       		.byte	0x10
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 114


 2615 11e1 D605     		.2byte	0x5d6
 2616 11e3 31       		.uleb128 0x31
 2617 11e4 A8030000 		.4byte	.LASF378
 2618 11e8 A8030000 		.4byte	.LASF378
 2619 11ec 17       		.byte	0x17
 2620 11ed 4C       		.byte	0x4c
 2621 11ee 30       		.uleb128 0x30
 2622 11ef 39080000 		.4byte	.LASF379
 2623 11f3 39080000 		.4byte	.LASF379
 2624 11f7 0C       		.byte	0xc
 2625 11f8 6601     		.2byte	0x166
 2626 11fa 30       		.uleb128 0x30
 2627 11fb F2180000 		.4byte	.LASF380
 2628 11ff F2180000 		.4byte	.LASF380
 2629 1203 16       		.byte	0x16
 2630 1204 4101     		.2byte	0x141
 2631 1206 30       		.uleb128 0x30
 2632 1207 6D170000 		.4byte	.LASF381
 2633 120b 6D170000 		.4byte	.LASF381
 2634 120f 16       		.byte	0x16
 2635 1210 8E04     		.2byte	0x48e
 2636 1212 30       		.uleb128 0x30
 2637 1213 850C0000 		.4byte	.LASF382
 2638 1217 850C0000 		.4byte	.LASF382
 2639 121b 0B       		.byte	0xb
 2640 121c 9203     		.2byte	0x392
 2641 121e 31       		.uleb128 0x31
 2642 121f 85040000 		.4byte	.LASF383
 2643 1223 85040000 		.4byte	.LASF383
 2644 1227 18       		.byte	0x18
 2645 1228 56       		.byte	0x56
 2646 1229 00       		.byte	0
 2647              		.section	.debug_abbrev,"",%progbits
 2648              	.Ldebug_abbrev0:
 2649 0000 01       		.uleb128 0x1
 2650 0001 11       		.uleb128 0x11
 2651 0002 01       		.byte	0x1
 2652 0003 25       		.uleb128 0x25
 2653 0004 0E       		.uleb128 0xe
 2654 0005 13       		.uleb128 0x13
 2655 0006 0B       		.uleb128 0xb
 2656 0007 03       		.uleb128 0x3
 2657 0008 0E       		.uleb128 0xe
 2658 0009 1B       		.uleb128 0x1b
 2659 000a 0E       		.uleb128 0xe
 2660 000b 55       		.uleb128 0x55
 2661 000c 17       		.uleb128 0x17
 2662 000d 11       		.uleb128 0x11
 2663 000e 01       		.uleb128 0x1
 2664 000f 10       		.uleb128 0x10
 2665 0010 17       		.uleb128 0x17
 2666 0011 00       		.byte	0
 2667 0012 00       		.byte	0
 2668 0013 02       		.uleb128 0x2
 2669 0014 04       		.uleb128 0x4
 2670 0015 01       		.byte	0x1
 2671 0016 0B       		.uleb128 0xb
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 115


 2672 0017 0B       		.uleb128 0xb
 2673 0018 49       		.uleb128 0x49
 2674 0019 13       		.uleb128 0x13
 2675 001a 3A       		.uleb128 0x3a
 2676 001b 0B       		.uleb128 0xb
 2677 001c 3B       		.uleb128 0x3b
 2678 001d 0B       		.uleb128 0xb
 2679 001e 01       		.uleb128 0x1
 2680 001f 13       		.uleb128 0x13
 2681 0020 00       		.byte	0
 2682 0021 00       		.byte	0
 2683 0022 03       		.uleb128 0x3
 2684 0023 28       		.uleb128 0x28
 2685 0024 00       		.byte	0
 2686 0025 03       		.uleb128 0x3
 2687 0026 0E       		.uleb128 0xe
 2688 0027 1C       		.uleb128 0x1c
 2689 0028 0D       		.uleb128 0xd
 2690 0029 00       		.byte	0
 2691 002a 00       		.byte	0
 2692 002b 04       		.uleb128 0x4
 2693 002c 28       		.uleb128 0x28
 2694 002d 00       		.byte	0
 2695 002e 03       		.uleb128 0x3
 2696 002f 0E       		.uleb128 0xe
 2697 0030 1C       		.uleb128 0x1c
 2698 0031 0B       		.uleb128 0xb
 2699 0032 00       		.byte	0
 2700 0033 00       		.byte	0
 2701 0034 05       		.uleb128 0x5
 2702 0035 24       		.uleb128 0x24
 2703 0036 00       		.byte	0
 2704 0037 0B       		.uleb128 0xb
 2705 0038 0B       		.uleb128 0xb
 2706 0039 3E       		.uleb128 0x3e
 2707 003a 0B       		.uleb128 0xb
 2708 003b 03       		.uleb128 0x3
 2709 003c 0E       		.uleb128 0xe
 2710 003d 00       		.byte	0
 2711 003e 00       		.byte	0
 2712 003f 06       		.uleb128 0x6
 2713 0040 16       		.uleb128 0x16
 2714 0041 00       		.byte	0
 2715 0042 03       		.uleb128 0x3
 2716 0043 0E       		.uleb128 0xe
 2717 0044 3A       		.uleb128 0x3a
 2718 0045 0B       		.uleb128 0xb
 2719 0046 3B       		.uleb128 0x3b
 2720 0047 0B       		.uleb128 0xb
 2721 0048 49       		.uleb128 0x49
 2722 0049 13       		.uleb128 0x13
 2723 004a 00       		.byte	0
 2724 004b 00       		.byte	0
 2725 004c 07       		.uleb128 0x7
 2726 004d 24       		.uleb128 0x24
 2727 004e 00       		.byte	0
 2728 004f 0B       		.uleb128 0xb
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 116


 2729 0050 0B       		.uleb128 0xb
 2730 0051 3E       		.uleb128 0x3e
 2731 0052 0B       		.uleb128 0xb
 2732 0053 03       		.uleb128 0x3
 2733 0054 08       		.uleb128 0x8
 2734 0055 00       		.byte	0
 2735 0056 00       		.byte	0
 2736 0057 08       		.uleb128 0x8
 2737 0058 13       		.uleb128 0x13
 2738 0059 01       		.byte	0x1
 2739 005a 0B       		.uleb128 0xb
 2740 005b 05       		.uleb128 0x5
 2741 005c 3A       		.uleb128 0x3a
 2742 005d 0B       		.uleb128 0xb
 2743 005e 3B       		.uleb128 0x3b
 2744 005f 05       		.uleb128 0x5
 2745 0060 01       		.uleb128 0x1
 2746 0061 13       		.uleb128 0x13
 2747 0062 00       		.byte	0
 2748 0063 00       		.byte	0
 2749 0064 09       		.uleb128 0x9
 2750 0065 0D       		.uleb128 0xd
 2751 0066 00       		.byte	0
 2752 0067 03       		.uleb128 0x3
 2753 0068 0E       		.uleb128 0xe
 2754 0069 3A       		.uleb128 0x3a
 2755 006a 0B       		.uleb128 0xb
 2756 006b 3B       		.uleb128 0x3b
 2757 006c 05       		.uleb128 0x5
 2758 006d 49       		.uleb128 0x49
 2759 006e 13       		.uleb128 0x13
 2760 006f 38       		.uleb128 0x38
 2761 0070 0B       		.uleb128 0xb
 2762 0071 00       		.byte	0
 2763 0072 00       		.byte	0
 2764 0073 0A       		.uleb128 0xa
 2765 0074 0D       		.uleb128 0xd
 2766 0075 00       		.byte	0
 2767 0076 03       		.uleb128 0x3
 2768 0077 0E       		.uleb128 0xe
 2769 0078 3A       		.uleb128 0x3a
 2770 0079 0B       		.uleb128 0xb
 2771 007a 3B       		.uleb128 0x3b
 2772 007b 05       		.uleb128 0x5
 2773 007c 49       		.uleb128 0x49
 2774 007d 13       		.uleb128 0x13
 2775 007e 38       		.uleb128 0x38
 2776 007f 05       		.uleb128 0x5
 2777 0080 00       		.byte	0
 2778 0081 00       		.byte	0
 2779 0082 0B       		.uleb128 0xb
 2780 0083 0D       		.uleb128 0xd
 2781 0084 00       		.byte	0
 2782 0085 03       		.uleb128 0x3
 2783 0086 08       		.uleb128 0x8
 2784 0087 3A       		.uleb128 0x3a
 2785 0088 0B       		.uleb128 0xb
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 117


 2786 0089 3B       		.uleb128 0x3b
 2787 008a 05       		.uleb128 0x5
 2788 008b 49       		.uleb128 0x49
 2789 008c 13       		.uleb128 0x13
 2790 008d 38       		.uleb128 0x38
 2791 008e 05       		.uleb128 0x5
 2792 008f 00       		.byte	0
 2793 0090 00       		.byte	0
 2794 0091 0C       		.uleb128 0xc
 2795 0092 01       		.uleb128 0x1
 2796 0093 01       		.byte	0x1
 2797 0094 49       		.uleb128 0x49
 2798 0095 13       		.uleb128 0x13
 2799 0096 01       		.uleb128 0x1
 2800 0097 13       		.uleb128 0x13
 2801 0098 00       		.byte	0
 2802 0099 00       		.byte	0
 2803 009a 0D       		.uleb128 0xd
 2804 009b 21       		.uleb128 0x21
 2805 009c 00       		.byte	0
 2806 009d 49       		.uleb128 0x49
 2807 009e 13       		.uleb128 0x13
 2808 009f 2F       		.uleb128 0x2f
 2809 00a0 0B       		.uleb128 0xb
 2810 00a1 00       		.byte	0
 2811 00a2 00       		.byte	0
 2812 00a3 0E       		.uleb128 0xe
 2813 00a4 35       		.uleb128 0x35
 2814 00a5 00       		.byte	0
 2815 00a6 49       		.uleb128 0x49
 2816 00a7 13       		.uleb128 0x13
 2817 00a8 00       		.byte	0
 2818 00a9 00       		.byte	0
 2819 00aa 0F       		.uleb128 0xf
 2820 00ab 21       		.uleb128 0x21
 2821 00ac 00       		.byte	0
 2822 00ad 49       		.uleb128 0x49
 2823 00ae 13       		.uleb128 0x13
 2824 00af 2F       		.uleb128 0x2f
 2825 00b0 05       		.uleb128 0x5
 2826 00b1 00       		.byte	0
 2827 00b2 00       		.byte	0
 2828 00b3 10       		.uleb128 0x10
 2829 00b4 16       		.uleb128 0x16
 2830 00b5 00       		.byte	0
 2831 00b6 03       		.uleb128 0x3
 2832 00b7 0E       		.uleb128 0xe
 2833 00b8 3A       		.uleb128 0x3a
 2834 00b9 0B       		.uleb128 0xb
 2835 00ba 3B       		.uleb128 0x3b
 2836 00bb 05       		.uleb128 0x5
 2837 00bc 49       		.uleb128 0x49
 2838 00bd 13       		.uleb128 0x13
 2839 00be 00       		.byte	0
 2840 00bf 00       		.byte	0
 2841 00c0 11       		.uleb128 0x11
 2842 00c1 26       		.uleb128 0x26
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 118


 2843 00c2 00       		.byte	0
 2844 00c3 49       		.uleb128 0x49
 2845 00c4 13       		.uleb128 0x13
 2846 00c5 00       		.byte	0
 2847 00c6 00       		.byte	0
 2848 00c7 12       		.uleb128 0x12
 2849 00c8 13       		.uleb128 0x13
 2850 00c9 01       		.byte	0x1
 2851 00ca 0B       		.uleb128 0xb
 2852 00cb 0B       		.uleb128 0xb
 2853 00cc 3A       		.uleb128 0x3a
 2854 00cd 0B       		.uleb128 0xb
 2855 00ce 3B       		.uleb128 0x3b
 2856 00cf 0B       		.uleb128 0xb
 2857 00d0 01       		.uleb128 0x1
 2858 00d1 13       		.uleb128 0x13
 2859 00d2 00       		.byte	0
 2860 00d3 00       		.byte	0
 2861 00d4 13       		.uleb128 0x13
 2862 00d5 0D       		.uleb128 0xd
 2863 00d6 00       		.byte	0
 2864 00d7 03       		.uleb128 0x3
 2865 00d8 08       		.uleb128 0x8
 2866 00d9 3A       		.uleb128 0x3a
 2867 00da 0B       		.uleb128 0xb
 2868 00db 3B       		.uleb128 0x3b
 2869 00dc 0B       		.uleb128 0xb
 2870 00dd 49       		.uleb128 0x49
 2871 00de 13       		.uleb128 0x13
 2872 00df 38       		.uleb128 0x38
 2873 00e0 0B       		.uleb128 0xb
 2874 00e1 00       		.byte	0
 2875 00e2 00       		.byte	0
 2876 00e3 14       		.uleb128 0x14
 2877 00e4 0D       		.uleb128 0xd
 2878 00e5 00       		.byte	0
 2879 00e6 03       		.uleb128 0x3
 2880 00e7 0E       		.uleb128 0xe
 2881 00e8 3A       		.uleb128 0x3a
 2882 00e9 0B       		.uleb128 0xb
 2883 00ea 3B       		.uleb128 0x3b
 2884 00eb 0B       		.uleb128 0xb
 2885 00ec 49       		.uleb128 0x49
 2886 00ed 13       		.uleb128 0x13
 2887 00ee 38       		.uleb128 0x38
 2888 00ef 0B       		.uleb128 0xb
 2889 00f0 00       		.byte	0
 2890 00f1 00       		.byte	0
 2891 00f2 15       		.uleb128 0x15
 2892 00f3 13       		.uleb128 0x13
 2893 00f4 01       		.byte	0x1
 2894 00f5 0B       		.uleb128 0xb
 2895 00f6 05       		.uleb128 0x5
 2896 00f7 3A       		.uleb128 0x3a
 2897 00f8 0B       		.uleb128 0xb
 2898 00f9 3B       		.uleb128 0x3b
 2899 00fa 0B       		.uleb128 0xb
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 119


 2900 00fb 01       		.uleb128 0x1
 2901 00fc 13       		.uleb128 0x13
 2902 00fd 00       		.byte	0
 2903 00fe 00       		.byte	0
 2904 00ff 16       		.uleb128 0x16
 2905 0100 0D       		.uleb128 0xd
 2906 0101 00       		.byte	0
 2907 0102 03       		.uleb128 0x3
 2908 0103 0E       		.uleb128 0xe
 2909 0104 3A       		.uleb128 0x3a
 2910 0105 0B       		.uleb128 0xb
 2911 0106 3B       		.uleb128 0x3b
 2912 0107 0B       		.uleb128 0xb
 2913 0108 49       		.uleb128 0x49
 2914 0109 13       		.uleb128 0x13
 2915 010a 38       		.uleb128 0x38
 2916 010b 05       		.uleb128 0x5
 2917 010c 00       		.byte	0
 2918 010d 00       		.byte	0
 2919 010e 17       		.uleb128 0x17
 2920 010f 13       		.uleb128 0x13
 2921 0110 01       		.byte	0x1
 2922 0111 0B       		.uleb128 0xb
 2923 0112 0B       		.uleb128 0xb
 2924 0113 3A       		.uleb128 0x3a
 2925 0114 0B       		.uleb128 0xb
 2926 0115 3B       		.uleb128 0x3b
 2927 0116 05       		.uleb128 0x5
 2928 0117 01       		.uleb128 0x1
 2929 0118 13       		.uleb128 0x13
 2930 0119 00       		.byte	0
 2931 011a 00       		.byte	0
 2932 011b 18       		.uleb128 0x18
 2933 011c 0F       		.uleb128 0xf
 2934 011d 00       		.byte	0
 2935 011e 0B       		.uleb128 0xb
 2936 011f 0B       		.uleb128 0xb
 2937 0120 00       		.byte	0
 2938 0121 00       		.byte	0
 2939 0122 19       		.uleb128 0x19
 2940 0123 0F       		.uleb128 0xf
 2941 0124 00       		.byte	0
 2942 0125 0B       		.uleb128 0xb
 2943 0126 0B       		.uleb128 0xb
 2944 0127 49       		.uleb128 0x49
 2945 0128 13       		.uleb128 0x13
 2946 0129 00       		.byte	0
 2947 012a 00       		.byte	0
 2948 012b 1A       		.uleb128 0x1a
 2949 012c 15       		.uleb128 0x15
 2950 012d 01       		.byte	0x1
 2951 012e 27       		.uleb128 0x27
 2952 012f 19       		.uleb128 0x19
 2953 0130 01       		.uleb128 0x1
 2954 0131 13       		.uleb128 0x13
 2955 0132 00       		.byte	0
 2956 0133 00       		.byte	0
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 120


 2957 0134 1B       		.uleb128 0x1b
 2958 0135 05       		.uleb128 0x5
 2959 0136 00       		.byte	0
 2960 0137 49       		.uleb128 0x49
 2961 0138 13       		.uleb128 0x13
 2962 0139 00       		.byte	0
 2963 013a 00       		.byte	0
 2964 013b 1C       		.uleb128 0x1c
 2965 013c 13       		.uleb128 0x13
 2966 013d 01       		.byte	0x1
 2967 013e 03       		.uleb128 0x3
 2968 013f 0E       		.uleb128 0xe
 2969 0140 0B       		.uleb128 0xb
 2970 0141 0B       		.uleb128 0xb
 2971 0142 3A       		.uleb128 0x3a
 2972 0143 0B       		.uleb128 0xb
 2973 0144 3B       		.uleb128 0x3b
 2974 0145 05       		.uleb128 0x5
 2975 0146 01       		.uleb128 0x1
 2976 0147 13       		.uleb128 0x13
 2977 0148 00       		.byte	0
 2978 0149 00       		.byte	0
 2979 014a 1D       		.uleb128 0x1d
 2980 014b 13       		.uleb128 0x13
 2981 014c 01       		.byte	0x1
 2982 014d 03       		.uleb128 0x3
 2983 014e 0E       		.uleb128 0xe
 2984 014f 0B       		.uleb128 0xb
 2985 0150 0B       		.uleb128 0xb
 2986 0151 3A       		.uleb128 0x3a
 2987 0152 0B       		.uleb128 0xb
 2988 0153 3B       		.uleb128 0x3b
 2989 0154 0B       		.uleb128 0xb
 2990 0155 01       		.uleb128 0x1
 2991 0156 13       		.uleb128 0x13
 2992 0157 00       		.byte	0
 2993 0158 00       		.byte	0
 2994 0159 1E       		.uleb128 0x1e
 2995 015a 2E       		.uleb128 0x2e
 2996 015b 01       		.byte	0x1
 2997 015c 03       		.uleb128 0x3
 2998 015d 0E       		.uleb128 0xe
 2999 015e 3A       		.uleb128 0x3a
 3000 015f 0B       		.uleb128 0xb
 3001 0160 3B       		.uleb128 0x3b
 3002 0161 05       		.uleb128 0x5
 3003 0162 27       		.uleb128 0x27
 3004 0163 19       		.uleb128 0x19
 3005 0164 20       		.uleb128 0x20
 3006 0165 0B       		.uleb128 0xb
 3007 0166 01       		.uleb128 0x1
 3008 0167 13       		.uleb128 0x13
 3009 0168 00       		.byte	0
 3010 0169 00       		.byte	0
 3011 016a 1F       		.uleb128 0x1f
 3012 016b 05       		.uleb128 0x5
 3013 016c 00       		.byte	0
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 121


 3014 016d 03       		.uleb128 0x3
 3015 016e 0E       		.uleb128 0xe
 3016 016f 3A       		.uleb128 0x3a
 3017 0170 0B       		.uleb128 0xb
 3018 0171 3B       		.uleb128 0x3b
 3019 0172 05       		.uleb128 0x5
 3020 0173 49       		.uleb128 0x49
 3021 0174 13       		.uleb128 0x13
 3022 0175 00       		.byte	0
 3023 0176 00       		.byte	0
 3024 0177 20       		.uleb128 0x20
 3025 0178 2E       		.uleb128 0x2e
 3026 0179 00       		.byte	0
 3027 017a 03       		.uleb128 0x3
 3028 017b 0E       		.uleb128 0xe
 3029 017c 3A       		.uleb128 0x3a
 3030 017d 0B       		.uleb128 0xb
 3031 017e 3B       		.uleb128 0x3b
 3032 017f 0B       		.uleb128 0xb
 3033 0180 27       		.uleb128 0x27
 3034 0181 19       		.uleb128 0x19
 3035 0182 20       		.uleb128 0x20
 3036 0183 0B       		.uleb128 0xb
 3037 0184 00       		.byte	0
 3038 0185 00       		.byte	0
 3039 0186 21       		.uleb128 0x21
 3040 0187 2E       		.uleb128 0x2e
 3041 0188 01       		.byte	0x1
 3042 0189 3F       		.uleb128 0x3f
 3043 018a 19       		.uleb128 0x19
 3044 018b 03       		.uleb128 0x3
 3045 018c 0E       		.uleb128 0xe
 3046 018d 3A       		.uleb128 0x3a
 3047 018e 0B       		.uleb128 0xb
 3048 018f 3B       		.uleb128 0x3b
 3049 0190 0B       		.uleb128 0xb
 3050 0191 27       		.uleb128 0x27
 3051 0192 19       		.uleb128 0x19
 3052 0193 11       		.uleb128 0x11
 3053 0194 01       		.uleb128 0x1
 3054 0195 12       		.uleb128 0x12
 3055 0196 06       		.uleb128 0x6
 3056 0197 40       		.uleb128 0x40
 3057 0198 18       		.uleb128 0x18
 3058 0199 9742     		.uleb128 0x2117
 3059 019b 19       		.uleb128 0x19
 3060 019c 01       		.uleb128 0x1
 3061 019d 13       		.uleb128 0x13
 3062 019e 00       		.byte	0
 3063 019f 00       		.byte	0
 3064 01a0 22       		.uleb128 0x22
 3065 01a1 1D       		.uleb128 0x1d
 3066 01a2 01       		.byte	0x1
 3067 01a3 31       		.uleb128 0x31
 3068 01a4 13       		.uleb128 0x13
 3069 01a5 11       		.uleb128 0x11
 3070 01a6 01       		.uleb128 0x1
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 122


 3071 01a7 12       		.uleb128 0x12
 3072 01a8 06       		.uleb128 0x6
 3073 01a9 58       		.uleb128 0x58
 3074 01aa 0B       		.uleb128 0xb
 3075 01ab 59       		.uleb128 0x59
 3076 01ac 0B       		.uleb128 0xb
 3077 01ad 01       		.uleb128 0x1
 3078 01ae 13       		.uleb128 0x13
 3079 01af 00       		.byte	0
 3080 01b0 00       		.byte	0
 3081 01b1 23       		.uleb128 0x23
 3082 01b2 05       		.uleb128 0x5
 3083 01b3 00       		.byte	0
 3084 01b4 31       		.uleb128 0x31
 3085 01b5 13       		.uleb128 0x13
 3086 01b6 02       		.uleb128 0x2
 3087 01b7 17       		.uleb128 0x17
 3088 01b8 00       		.byte	0
 3089 01b9 00       		.byte	0
 3090 01ba 24       		.uleb128 0x24
 3091 01bb 898201   		.uleb128 0x4109
 3092 01be 01       		.byte	0x1
 3093 01bf 11       		.uleb128 0x11
 3094 01c0 01       		.uleb128 0x1
 3095 01c1 31       		.uleb128 0x31
 3096 01c2 13       		.uleb128 0x13
 3097 01c3 01       		.uleb128 0x1
 3098 01c4 13       		.uleb128 0x13
 3099 01c5 00       		.byte	0
 3100 01c6 00       		.byte	0
 3101 01c7 25       		.uleb128 0x25
 3102 01c8 8A8201   		.uleb128 0x410a
 3103 01cb 00       		.byte	0
 3104 01cc 02       		.uleb128 0x2
 3105 01cd 18       		.uleb128 0x18
 3106 01ce 9142     		.uleb128 0x2111
 3107 01d0 18       		.uleb128 0x18
 3108 01d1 00       		.byte	0
 3109 01d2 00       		.byte	0
 3110 01d3 26       		.uleb128 0x26
 3111 01d4 898201   		.uleb128 0x4109
 3112 01d7 01       		.byte	0x1
 3113 01d8 11       		.uleb128 0x11
 3114 01d9 01       		.uleb128 0x1
 3115 01da 31       		.uleb128 0x31
 3116 01db 13       		.uleb128 0x13
 3117 01dc 00       		.byte	0
 3118 01dd 00       		.byte	0
 3119 01de 27       		.uleb128 0x27
 3120 01df 2E       		.uleb128 0x2e
 3121 01e0 01       		.byte	0x1
 3122 01e1 3F       		.uleb128 0x3f
 3123 01e2 19       		.uleb128 0x19
 3124 01e3 03       		.uleb128 0x3
 3125 01e4 0E       		.uleb128 0xe
 3126 01e5 3A       		.uleb128 0x3a
 3127 01e6 0B       		.uleb128 0xb
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 123


 3128 01e7 3B       		.uleb128 0x3b
 3129 01e8 0B       		.uleb128 0xb
 3130 01e9 27       		.uleb128 0x27
 3131 01ea 19       		.uleb128 0x19
 3132 01eb 8701     		.uleb128 0x87
 3133 01ed 19       		.uleb128 0x19
 3134 01ee 11       		.uleb128 0x11
 3135 01ef 01       		.uleb128 0x1
 3136 01f0 12       		.uleb128 0x12
 3137 01f1 06       		.uleb128 0x6
 3138 01f2 40       		.uleb128 0x40
 3139 01f3 18       		.uleb128 0x18
 3140 01f4 9742     		.uleb128 0x2117
 3141 01f6 19       		.uleb128 0x19
 3142 01f7 01       		.uleb128 0x1
 3143 01f8 13       		.uleb128 0x13
 3144 01f9 00       		.byte	0
 3145 01fa 00       		.byte	0
 3146 01fb 28       		.uleb128 0x28
 3147 01fc 05       		.uleb128 0x5
 3148 01fd 00       		.byte	0
 3149 01fe 03       		.uleb128 0x3
 3150 01ff 08       		.uleb128 0x8
 3151 0200 3A       		.uleb128 0x3a
 3152 0201 0B       		.uleb128 0xb
 3153 0202 3B       		.uleb128 0x3b
 3154 0203 0B       		.uleb128 0xb
 3155 0204 49       		.uleb128 0x49
 3156 0205 13       		.uleb128 0x13
 3157 0206 02       		.uleb128 0x2
 3158 0207 17       		.uleb128 0x17
 3159 0208 00       		.byte	0
 3160 0209 00       		.byte	0
 3161 020a 29       		.uleb128 0x29
 3162 020b 34       		.uleb128 0x34
 3163 020c 00       		.byte	0
 3164 020d 03       		.uleb128 0x3
 3165 020e 0E       		.uleb128 0xe
 3166 020f 3A       		.uleb128 0x3a
 3167 0210 0B       		.uleb128 0xb
 3168 0211 3B       		.uleb128 0x3b
 3169 0212 0B       		.uleb128 0xb
 3170 0213 49       		.uleb128 0x49
 3171 0214 13       		.uleb128 0x13
 3172 0215 02       		.uleb128 0x2
 3173 0216 18       		.uleb128 0x18
 3174 0217 00       		.byte	0
 3175 0218 00       		.byte	0
 3176 0219 2A       		.uleb128 0x2a
 3177 021a 2E       		.uleb128 0x2e
 3178 021b 01       		.byte	0x1
 3179 021c 3F       		.uleb128 0x3f
 3180 021d 19       		.uleb128 0x19
 3181 021e 03       		.uleb128 0x3
 3182 021f 0E       		.uleb128 0xe
 3183 0220 3A       		.uleb128 0x3a
 3184 0221 0B       		.uleb128 0xb
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 124


 3185 0222 3B       		.uleb128 0x3b
 3186 0223 0B       		.uleb128 0xb
 3187 0224 27       		.uleb128 0x27
 3188 0225 19       		.uleb128 0x19
 3189 0226 49       		.uleb128 0x49
 3190 0227 13       		.uleb128 0x13
 3191 0228 8701     		.uleb128 0x87
 3192 022a 19       		.uleb128 0x19
 3193 022b 11       		.uleb128 0x11
 3194 022c 01       		.uleb128 0x1
 3195 022d 12       		.uleb128 0x12
 3196 022e 06       		.uleb128 0x6
 3197 022f 40       		.uleb128 0x40
 3198 0230 18       		.uleb128 0x18
 3199 0231 9742     		.uleb128 0x2117
 3200 0233 19       		.uleb128 0x19
 3201 0234 01       		.uleb128 0x1
 3202 0235 13       		.uleb128 0x13
 3203 0236 00       		.byte	0
 3204 0237 00       		.byte	0
 3205 0238 2B       		.uleb128 0x2b
 3206 0239 1D       		.uleb128 0x1d
 3207 023a 00       		.byte	0
 3208 023b 31       		.uleb128 0x31
 3209 023c 13       		.uleb128 0x13
 3210 023d 11       		.uleb128 0x11
 3211 023e 01       		.uleb128 0x1
 3212 023f 12       		.uleb128 0x12
 3213 0240 06       		.uleb128 0x6
 3214 0241 58       		.uleb128 0x58
 3215 0242 0B       		.uleb128 0xb
 3216 0243 59       		.uleb128 0x59
 3217 0244 0B       		.uleb128 0xb
 3218 0245 00       		.byte	0
 3219 0246 00       		.byte	0
 3220 0247 2C       		.uleb128 0x2c
 3221 0248 898201   		.uleb128 0x4109
 3222 024b 00       		.byte	0
 3223 024c 11       		.uleb128 0x11
 3224 024d 01       		.uleb128 0x1
 3225 024e 31       		.uleb128 0x31
 3226 024f 13       		.uleb128 0x13
 3227 0250 00       		.byte	0
 3228 0251 00       		.byte	0
 3229 0252 2D       		.uleb128 0x2d
 3230 0253 34       		.uleb128 0x34
 3231 0254 00       		.byte	0
 3232 0255 03       		.uleb128 0x3
 3233 0256 0E       		.uleb128 0xe
 3234 0257 3A       		.uleb128 0x3a
 3235 0258 0B       		.uleb128 0xb
 3236 0259 3B       		.uleb128 0x3b
 3237 025a 05       		.uleb128 0x5
 3238 025b 49       		.uleb128 0x49
 3239 025c 13       		.uleb128 0x13
 3240 025d 3F       		.uleb128 0x3f
 3241 025e 19       		.uleb128 0x19
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 125


 3242 025f 3C       		.uleb128 0x3c
 3243 0260 19       		.uleb128 0x19
 3244 0261 00       		.byte	0
 3245 0262 00       		.byte	0
 3246 0263 2E       		.uleb128 0x2e
 3247 0264 34       		.uleb128 0x34
 3248 0265 00       		.byte	0
 3249 0266 03       		.uleb128 0x3
 3250 0267 0E       		.uleb128 0xe
 3251 0268 3A       		.uleb128 0x3a
 3252 0269 0B       		.uleb128 0xb
 3253 026a 3B       		.uleb128 0x3b
 3254 026b 0B       		.uleb128 0xb
 3255 026c 49       		.uleb128 0x49
 3256 026d 13       		.uleb128 0x13
 3257 026e 3F       		.uleb128 0x3f
 3258 026f 19       		.uleb128 0x19
 3259 0270 3C       		.uleb128 0x3c
 3260 0271 19       		.uleb128 0x19
 3261 0272 00       		.byte	0
 3262 0273 00       		.byte	0
 3263 0274 2F       		.uleb128 0x2f
 3264 0275 34       		.uleb128 0x34
 3265 0276 00       		.byte	0
 3266 0277 03       		.uleb128 0x3
 3267 0278 0E       		.uleb128 0xe
 3268 0279 3A       		.uleb128 0x3a
 3269 027a 0B       		.uleb128 0xb
 3270 027b 3B       		.uleb128 0x3b
 3271 027c 0B       		.uleb128 0xb
 3272 027d 49       		.uleb128 0x49
 3273 027e 13       		.uleb128 0x13
 3274 027f 3F       		.uleb128 0x3f
 3275 0280 19       		.uleb128 0x19
 3276 0281 02       		.uleb128 0x2
 3277 0282 18       		.uleb128 0x18
 3278 0283 00       		.byte	0
 3279 0284 00       		.byte	0
 3280 0285 30       		.uleb128 0x30
 3281 0286 2E       		.uleb128 0x2e
 3282 0287 00       		.byte	0
 3283 0288 3F       		.uleb128 0x3f
 3284 0289 19       		.uleb128 0x19
 3285 028a 3C       		.uleb128 0x3c
 3286 028b 19       		.uleb128 0x19
 3287 028c 6E       		.uleb128 0x6e
 3288 028d 0E       		.uleb128 0xe
 3289 028e 03       		.uleb128 0x3
 3290 028f 0E       		.uleb128 0xe
 3291 0290 3A       		.uleb128 0x3a
 3292 0291 0B       		.uleb128 0xb
 3293 0292 3B       		.uleb128 0x3b
 3294 0293 05       		.uleb128 0x5
 3295 0294 00       		.byte	0
 3296 0295 00       		.byte	0
 3297 0296 31       		.uleb128 0x31
 3298 0297 2E       		.uleb128 0x2e
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 126


 3299 0298 00       		.byte	0
 3300 0299 3F       		.uleb128 0x3f
 3301 029a 19       		.uleb128 0x19
 3302 029b 3C       		.uleb128 0x3c
 3303 029c 19       		.uleb128 0x19
 3304 029d 6E       		.uleb128 0x6e
 3305 029e 0E       		.uleb128 0xe
 3306 029f 03       		.uleb128 0x3
 3307 02a0 0E       		.uleb128 0xe
 3308 02a1 3A       		.uleb128 0x3a
 3309 02a2 0B       		.uleb128 0xb
 3310 02a3 3B       		.uleb128 0x3b
 3311 02a4 0B       		.uleb128 0xb
 3312 02a5 00       		.byte	0
 3313 02a6 00       		.byte	0
 3314 02a7 00       		.byte	0
 3315              		.section	.debug_loc,"",%progbits
 3316              	.Ldebug_loc0:
 3317              	.LLST0:
 3318 0000 14000000 		.4byte	.LVL1
 3319 0004 1E000000 		.4byte	.LVL2
 3320 0008 0200     		.2byte	0x2
 3321 000a 34       		.byte	0x34
 3322 000b 9F       		.byte	0x9f
 3323 000c 00000000 		.4byte	0
 3324 0010 00000000 		.4byte	0
 3325              	.LLST1:
 3326 0014 14000000 		.4byte	.LVL1
 3327 0018 1E000000 		.4byte	.LVL2
 3328 001c 0600     		.2byte	0x6
 3329 001e 0C       		.byte	0xc
 3330 001f 00003240 		.4byte	0x40320000
 3331 0023 9F       		.byte	0x9f
 3332 0024 00000000 		.4byte	0
 3333 0028 00000000 		.4byte	0
 3334              	.LLST2:
 3335 002c 24000000 		.4byte	.LVL3
 3336 0030 2E000000 		.4byte	.LVL4
 3337 0034 0100     		.2byte	0x1
 3338 0036 53       		.byte	0x53
 3339 0037 00000000 		.4byte	0
 3340 003b 00000000 		.4byte	0
 3341              	.LLST3:
 3342 003f 00000000 		.4byte	.LVL6
 3343 0043 0A000000 		.4byte	.LVL7
 3344 0047 0100     		.2byte	0x1
 3345 0049 50       		.byte	0x50
 3346 004a 0A000000 		.4byte	.LVL7
 3347 004e 44000000 		.4byte	.LFE562
 3348 0052 0400     		.2byte	0x4
 3349 0054 F3       		.byte	0xf3
 3350 0055 01       		.uleb128 0x1
 3351 0056 50       		.byte	0x50
 3352 0057 9F       		.byte	0x9f
 3353 0058 00000000 		.4byte	0
 3354 005c 00000000 		.4byte	0
 3355              	.LLST4:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 127


 3356 0060 34000000 		.4byte	.LVL15
 3357 0064 4A000000 		.4byte	.LVL16
 3358 0068 0100     		.2byte	0x1
 3359 006a 53       		.byte	0x53
 3360 006b 00000000 		.4byte	0
 3361 006f 00000000 		.4byte	0
 3362              	.LLST5:
 3363 0073 4A000000 		.4byte	.LVL16
 3364 0077 54000000 		.4byte	.LVL17
 3365 007b 0100     		.2byte	0x1
 3366 007d 53       		.byte	0x53
 3367 007e 54000000 		.4byte	.LVL17
 3368 0082 60000000 		.4byte	.LVL18
 3369 0086 0200     		.2byte	0x2
 3370 0088 74       		.byte	0x74
 3371 0089 00       		.sleb128 0
 3372 008a 00000000 		.4byte	0
 3373 008e 00000000 		.4byte	0
 3374              		.section	.debug_aranges,"",%progbits
 3375 0000 2C000000 		.4byte	0x2c
 3376 0004 0200     		.2byte	0x2
 3377 0006 00000000 		.4byte	.Ldebug_info0
 3378 000a 04       		.byte	0x4
 3379 000b 00       		.byte	0
 3380 000c 0000     		.2byte	0
 3381 000e 0000     		.2byte	0
 3382 0010 00000000 		.4byte	.LFB561
 3383 0014 50000000 		.4byte	.LFE561-.LFB561
 3384 0018 00000000 		.4byte	.LFB562
 3385 001c 44000000 		.4byte	.LFE562-.LFB562
 3386 0020 00000000 		.4byte	.LFB563
 3387 0024 E4000000 		.4byte	.LFE563-.LFB563
 3388 0028 00000000 		.4byte	0
 3389 002c 00000000 		.4byte	0
 3390              		.section	.debug_ranges,"",%progbits
 3391              	.Ldebug_ranges0:
 3392 0000 00000000 		.4byte	.LFB561
 3393 0004 50000000 		.4byte	.LFE561
 3394 0008 00000000 		.4byte	.LFB562
 3395 000c 44000000 		.4byte	.LFE562
 3396 0010 00000000 		.4byte	.LFB563
 3397 0014 E4000000 		.4byte	.LFE563
 3398 0018 00000000 		.4byte	0
 3399 001c 00000000 		.4byte	0
 3400              		.section	.debug_line,"",%progbits
 3401              	.Ldebug_line0:
 3402 0000 63050000 		.section	.debug_str,"MS",%progbits,1
 3402      0200E104 
 3402      00000201 
 3402      FB0E0D00 
 3402      01010101 
 3403              	.LASF137:
 3404 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3404      696E7465 
 3404      72727570 
 3404      74735F35 
 3404      5F495251 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 128


 3405              	.LASF374:
 3406 0016 78517565 		.ascii	"xQueueSemaphoreTake\000"
 3406      75655365 
 3406      6D617068 
 3406      6F726554 
 3406      616B6500 
 3407              	.LASF203:
 3408 002a 52455345 		.ascii	"RESERVED\000"
 3408      52564544 
 3408      00
 3409              	.LASF211:
 3410 0033 5644445F 		.ascii	"VDD_ACTIVE\000"
 3410      41435449 
 3410      564500
 3411              	.LASF207:
 3412 003e 494E5452 		.ascii	"INTR_CAUSE0\000"
 3412      5F434155 
 3412      53453000 
 3413              	.LASF208:
 3414 004a 494E5452 		.ascii	"INTR_CAUSE1\000"
 3414      5F434155 
 3414      53453100 
 3415              	.LASF209:
 3416 0056 494E5452 		.ascii	"INTR_CAUSE2\000"
 3416      5F434155 
 3416      53453200 
 3417              	.LASF316:
 3418 0062 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 3418      625F7363 
 3418      625F7370 
 3418      695F6861 
 3418      6E646C65 
 3419              	.LASF123:
 3420 0080 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3420      6D5F315F 
 3420      696E7465 
 3420      72727570 
 3420      74735F31 
 3421              	.LASF344:
 3422 009b 73746F70 		.ascii	"stopInputMode\000"
 3422      496E7075 
 3422      744D6F64 
 3422      6500
 3423              	.LASF385:
 3424 00a9 6D61696E 		.ascii	"main_cm4.c\000"
 3424      5F636D34 
 3424      2E6300
 3425              	.LASF366:
 3426 00b4 63795F64 		.ascii	"cy_device\000"
 3426      65766963 
 3426      6500
 3427              	.LASF142:
 3428 00be 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3428      696E7465 
 3428      72727570 
 3428      74735F31 
 3428      305F4952 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 129


 3429              	.LASF290:
 3430 00d5 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3430      73436D30 
 3430      436C6F63 
 3430      6B43746C 
 3430      4F666673 
 3431              	.LASF67:
 3432 00ec 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3432      735F696E 
 3432      74657272 
 3432      75707473 
 3432      5F647730 
 3433              	.LASF62:
 3434 0108 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3434      735F696E 
 3434      74657272 
 3434      75707473 
 3434      5F647730 
 3435              	.LASF368:
 3436 0124 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 3436      494E4B5F 
 3436      5350494D 
 3436      5F636F6E 
 3436      74657874 
 3437              	.LASF356:
 3438 0139 42555454 		.ascii	"BUTTON2_TOUCHED\000"
 3438      4F4E325F 
 3438      544F5543 
 3438      48454400 
 3439              	.LASF54:
 3440 0149 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3440      335F696E 
 3440      74657272 
 3440      7570745F 
 3440      4952516E 
 3441              	.LASF84:
 3442 015e 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3442      735F696E 
 3442      74657272 
 3442      75707473 
 3442      5F647731 
 3443              	.LASF90:
 3444 017a 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3444      735F696E 
 3444      74657272 
 3444      75707473 
 3444      5F647731 
 3445              	.LASF222:
 3446 0197 70657269 		.ascii	"periBase\000"
 3446      42617365 
 3446      00
 3447              	.LASF314:
 3448 01a0 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3448      74635F73 
 3448      7973696E 
 3448      745F7400 
 3449              	.LASF221:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 130


 3450 01b0 666C6173 		.ascii	"flashcBase\000"
 3450      68634261 
 3450      736500
 3451              	.LASF298:
 3452 01bb 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 3452      73436D30 
 3452      4E6D6943 
 3452      746C4F66 
 3452      66736574 
 3453              	.LASF268:
 3454 01d0 64774368 		.ascii	"dwChSize\000"
 3454      53697A65 
 3454      00
 3455              	.LASF39:
 3456 01d9 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3456      735F696E 
 3456      74657272 
 3456      75707473 
 3456      5F697063 
 3457              	.LASF214:
 3458 01f5 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 3458      494E5452 
 3458      5F4D4153 
 3458      4B454400 
 3459              	.LASF172:
 3460 0205 756E7369 		.ascii	"unsigned int\000"
 3460      676E6564 
 3460      20696E74 
 3460      00
 3461              	.LASF92:
 3462 0212 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 3462      735F696E 
 3462      74657272 
 3462      75707473 
 3462      5F666175 
 3463              	.LASF46:
 3464 0230 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3464      735F696E 
 3464      74657272 
 3464      75707473 
 3464      5F697063 
 3465              	.LASF177:
 3466 024d 75696E74 		.ascii	"uint32_t\000"
 3466      33325F74 
 3466      00
 3467              	.LASF250:
 3468 0256 736D6966 		.ascii	"smifDeviceNr\000"
 3468      44657669 
 3468      63654E72 
 3468      00
 3469              	.LASF364:
 3470 0263 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3470      49435F45 
 3470      6E61626C 
 3470      65495251 
 3470      00
 3471              	.LASF280:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 131


 3472 0274 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 3472      44697643 
 3472      6D645061 
 3472      54797065 
 3472      53656C50 
 3473              	.LASF115:
 3474 028b 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3474      6D5F315F 
 3474      696E7465 
 3474      72727570 
 3474      74735F37 
 3475              	.LASF323:
 3476 02a5 74784275 		.ascii	"txBufIdx\000"
 3476      66496478 
 3476      00
 3477              	.LASF140:
 3478 02ae 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3478      696E7465 
 3478      72727570 
 3478      74735F38 
 3478      5F495251 
 3479              	.LASF343:
 3480 02c4 73746172 		.ascii	"startInput\000"
 3480      74496E70 
 3480      757400
 3481              	.LASF76:
 3482 02cf 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3482      735F696E 
 3482      74657272 
 3482      75707473 
 3482      5F647731 
 3483              	.LASF388:
 3484 02eb 6973725F 		.ascii	"isr_bouton\000"
 3484      626F7574 
 3484      6F6E00
 3485              	.LASF166:
 3486 02f6 5F5F696E 		.ascii	"__int32_t\000"
 3486      7433325F 
 3486      7400
 3487              	.LASF33:
 3488 0300 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3488      5F696E74 
 3488      65727275 
 3488      70745F63 
 3488      7462735F 
 3489              	.LASF246:
 3490 0319 73727373 		.ascii	"srssNumClkpath\000"
 3490      4E756D43 
 3490      6C6B7061 
 3490      746800
 3491              	.LASF220:
 3492 0328 63707573 		.ascii	"cpussBase\000"
 3492      73426173 
 3492      6500
 3493              	.LASF237:
 3494 0332 70657269 		.ascii	"periVersion\000"
 3494      56657273 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 132


 3494      696F6E00 
 3495              	.LASF30:
 3496 033e 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3496      5F696E74 
 3496      65727275 
 3496      70745F6D 
 3496      63776474 
 3497              	.LASF12:
 3498 035a 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3498      5F696E74 
 3498      65727275 
 3498      7074735F 
 3498      6770696F 
 3499              	.LASF245:
 3500 0376 63707573 		.ascii	"cpussNotConnectedIrq\000"
 3500      734E6F74 
 3500      436F6E6E 
 3500      65637465 
 3500      64497271 
 3501              	.LASF73:
 3502 038b 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3502      735F696E 
 3502      74657272 
 3502      75707473 
 3502      5F647730 
 3503              	.LASF378:
 3504 03a8 44697370 		.ascii	"DisplayInit\000"
 3504      6C617949 
 3504      6E697400 
 3505              	.LASF345:
 3506 03b4 73746F70 		.ascii	"stopInput\000"
 3506      496E7075 
 3506      7400
 3507              	.LASF25:
 3508 03be 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3508      5F696E74 
 3508      65727275 
 3508      70745F67 
 3508      70696F5F 
 3509              	.LASF149:
 3510 03d7 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3510      6F73735F 
 3510      696E7465 
 3510      72727570 
 3510      745F6932 
 3511              	.LASF129:
 3512 03f2 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3512      6D5F315F 
 3512      696E7465 
 3512      72727570 
 3512      74735F32 
 3513              	.LASF27:
 3514 040d 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3514      6D705F69 
 3514      6E746572 
 3514      72757074 
 3514      5F495251 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 133


 3515              	.LASF276:
 3516 0423 70657269 		.ascii	"periTrGrSize\000"
 3516      54724772 
 3516      53697A65 
 3516      00
 3517              	.LASF107:
 3518 0430 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3518      6D5F305F 
 3518      696E7465 
 3518      72727570 
 3518      74735F37 
 3519              	.LASF279:
 3520 044a 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3520      44697643 
 3520      6D645061 
 3520      44697653 
 3520      656C506F 
 3521              	.LASF198:
 3522 0460 494E5452 		.ascii	"INTR_SET\000"
 3522      5F534554 
 3522      00
 3523              	.LASF256:
 3524 0469 63727970 		.ascii	"cryptoMemSize\000"
 3524      746F4D65 
 3524      6D53697A 
 3524      6500
 3525              	.LASF302:
 3526 0477 63707573 		.ascii	"cpussRam1Ctl0\000"
 3526      7352616D 
 3526      3143746C 
 3526      3000
 3527              	.LASF383:
 3528 0485 43617053 		.ascii	"CapSense_IsBusy\000"
 3528      656E7365 
 3528      5F497342 
 3528      75737900 
 3529              	.LASF304:
 3530 0495 69706353 		.ascii	"ipcStructSize\000"
 3530      74727563 
 3530      7453697A 
 3530      6500
 3531              	.LASF146:
 3532 04a3 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3532      696E7465 
 3532      72727570 
 3532      74735F31 
 3532      345F4952 
 3533              	.LASF244:
 3534 04ba 63707573 		.ascii	"cpussFmIrq\000"
 3534      73466D49 
 3534      727100
 3535              	.LASF102:
 3536 04c5 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3536      6D5F305F 
 3536      696E7465 
 3536      72727570 
 3536      74735F32 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 134


 3537              	.LASF8:
 3538 04df 50656E64 		.ascii	"PendSV_IRQn\000"
 3538      53565F49 
 3538      52516E00 
 3539              	.LASF334:
 3540 04eb 636F6D70 		.ascii	"compare0\000"
 3540      61726530 
 3540      00
 3541              	.LASF335:
 3542 04f4 636F6D70 		.ascii	"compare1\000"
 3542      61726531 
 3542      00
 3543              	.LASF384:
 3544 04fd 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3544      43313120 
 3544      352E342E 
 3544      31203230 
 3544      31363036 
 3545 0530 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3545      20726576 
 3545      6973696F 
 3545      6E203233 
 3545      37373135 
 3546 0563 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 3546      70202D6D 
 3546      6670753D 
 3546      66707634 
 3546      2D73702D 
 3547 0596 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3547      6F6E7320 
 3547      2D666661 
 3547      742D6C74 
 3547      6F2D6F62 
 3548              	.LASF238:
 3549 05b0 70726F74 		.ascii	"protVersion\000"
 3549      56657273 
 3549      696F6E00 
 3550              	.LASF278:
 3551 05bc 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 3551      44697643 
 3551      6D645479 
 3551      70655365 
 3551      6C506F73 
 3552              	.LASF295:
 3553 05d1 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 3553      73547269 
 3553      6D52616D 
 3553      43746C4F 
 3553      66667365 
 3554              	.LASF139:
 3555 05e7 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3555      696E7465 
 3555      72727570 
 3555      74735F37 
 3555      5F495251 
 3556              	.LASF200:
 3557 05fd 4346475F 		.ascii	"CFG_IN\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 135


 3557      494E00
 3558              	.LASF28:
 3559 0604 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3559      385F696E 
 3559      74657272 
 3559      7570745F 
 3559      4952516E 
 3560              	.LASF3:
 3561 0619 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3561      72794D61 
 3561      6E616765 
 3561      6D656E74 
 3561      5F495251 
 3562              	.LASF125:
 3563 062f 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3563      6D5F315F 
 3563      696E7465 
 3563      72727570 
 3563      74735F31 
 3564              	.LASF134:
 3565 064a 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3565      696E7465 
 3565      72727570 
 3565      74735F32 
 3565      5F495251 
 3566              	.LASF337:
 3567 0660 696E7465 		.ascii	"interruptSources\000"
 3567      72727570 
 3567      74536F75 
 3567      72636573 
 3567      00
 3568              	.LASF350:
 3569 0671 55426173 		.ascii	"UBaseType_t\000"
 3569      65547970 
 3569      655F7400 
 3570              	.LASF333:
 3571 067d 636F6D70 		.ascii	"compareOrCapture\000"
 3571      6172654F 
 3571      72436170 
 3571      74757265 
 3571      00
 3572              	.LASF360:
 3573 068e 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 3573      50494F5F 
 3573      436C6561 
 3573      72496E74 
 3573      65727275 
 3574              	.LASF23:
 3575 06a5 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 3575      5F696E74 
 3575      65727275 
 3575      7074735F 
 3575      6770696F 
 3576              	.LASF216:
 3577 06c2 4750494F 		.ascii	"GPIO_V1_Type\000"
 3577      5F56315F 
 3577      54797065 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 136


 3577      00
 3578              	.LASF288:
 3579 06cf 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3579      50727443 
 3579      66674F75 
 3579      744F6666 
 3579      73657400 
 3580              	.LASF178:
 3581 06e3 49534552 		.ascii	"ISER\000"
 3581      00
 3582              	.LASF195:
 3583 06e8 494E5452 		.ascii	"INTR\000"
 3583      00
 3584              	.LASF193:
 3585 06ed 4F55545F 		.ascii	"OUT_SET\000"
 3585      53455400 
 3586              	.LASF64:
 3587 06f5 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3587      735F696E 
 3587      74657272 
 3587      75707473 
 3587      5F647730 
 3588              	.LASF252:
 3589 0711 65704D6F 		.ascii	"epMonitorNr\000"
 3589      6E69746F 
 3589      724E7200 
 3590              	.LASF362:
 3591 071d 62617365 		.ascii	"base\000"
 3591      00
 3592              	.LASF373:
 3593 0722 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 3593      79734C69 
 3593      625F4465 
 3593      6C617900 
 3594              	.LASF181:
 3595 0732 52534552 		.ascii	"RSERVED1\000"
 3595      56454431 
 3595      00
 3596              	.LASF192:
 3597 073b 4F55545F 		.ascii	"OUT_CLR\000"
 3597      434C5200 
 3598              	.LASF341:
 3599 0743 72656C6F 		.ascii	"reloadInput\000"
 3599      6164496E 
 3599      70757400 
 3600              	.LASF174:
 3601 074f 696E7431 		.ascii	"int16_t\000"
 3601      365F7400 
 3602              	.LASF287:
 3603 0757 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3603      50727443 
 3603      6667496E 
 3603      4F666673 
 3603      657400
 3604              	.LASF87:
 3605 076a 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3605      735F696E 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 137


 3605      74657272 
 3605      75707473 
 3605      5F647731 
 3606              	.LASF154:
 3607 0787 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3607      696E7465 
 3607      72727570 
 3607      745F6D65 
 3607      645F4952 
 3608              	.LASF16:
 3609 079e 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3609      5F696E74 
 3609      65727275 
 3609      7074735F 
 3609      6770696F 
 3610              	.LASF259:
 3611 07ba 666C6173 		.ascii	"flashWriteDelay\000"
 3611      68577269 
 3611      74654465 
 3611      6C617900 
 3612              	.LASF171:
 3613 07ca 6C6F6E67 		.ascii	"long long unsigned int\000"
 3613      206C6F6E 
 3613      6720756E 
 3613      7369676E 
 3613      65642069 
 3614              	.LASF284:
 3615 07e1 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3615      44697632 
 3615      345F3543 
 3615      746C4F66 
 3615      66736574 
 3616              	.LASF289:
 3617 07f6 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3617      50727443 
 3617      66675369 
 3617      6F4F6666 
 3617      73657400 
 3618              	.LASF361:
 3619 080a 4952516E 		.ascii	"IRQn\000"
 3619      00
 3620              	.LASF48:
 3621 080f 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3621      735F696E 
 3621      74657272 
 3621      75707473 
 3621      5F697063 
 3622              	.LASF243:
 3623 082c 63707573 		.ascii	"cpussIpc0Irq\000"
 3623      73497063 
 3623      30497271 
 3623      00
 3624              	.LASF379:
 3625 0839 43795F53 		.ascii	"Cy_SysInt_Init\000"
 3625      7973496E 
 3625      745F496E 
 3625      697400
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 138


 3626              	.LASF117:
 3627 0848 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3627      6D5F315F 
 3627      696E7465 
 3627      72727570 
 3627      74735F39 
 3628              	.LASF319:
 3629 0862 72784275 		.ascii	"rxBufSize\000"
 3629      6653697A 
 3629      6500
 3630              	.LASF223:
 3631 086c 75646242 		.ascii	"udbBase\000"
 3631      61736500 
 3632              	.LASF51:
 3633 0874 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3633      305F696E 
 3633      74657272 
 3633      7570745F 
 3633      4952516E 
 3634              	.LASF112:
 3635 0889 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3635      6D5F315F 
 3635      696E7465 
 3635      72727570 
 3635      74735F34 
 3636              	.LASF292:
 3637 08a3 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3637      73436D34 
 3637      53746174 
 3637      75734F66 
 3637      66736574 
 3638              	.LASF249:
 3639 08b8 70657269 		.ascii	"periClockNr\000"
 3639      436C6F63 
 3639      6B4E7200 
 3640              	.LASF342:
 3641 08c4 73746172 		.ascii	"startInputMode\000"
 3641      74496E70 
 3641      75744D6F 
 3641      646500
 3642              	.LASF151:
 3643 08d3 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3643      696C655F 
 3643      696E7465 
 3643      72727570 
 3643      745F4952 
 3644              	.LASF338:
 3645 08ea 63617074 		.ascii	"captureInputMode\000"
 3645      75726549 
 3645      6E707574 
 3645      4D6F6465 
 3645      00
 3646              	.LASF21:
 3647 08fb 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3647      5F696E74 
 3647      65727275 
 3647      7074735F 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 139


 3647      6770696F 
 3648              	.LASF120:
 3649 0918 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3649      6D5F315F 
 3649      696E7465 
 3649      72727570 
 3649      74735F31 
 3650              	.LASF43:
 3651 0933 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 3651      735F696E 
 3651      74657272 
 3651      75707473 
 3651      5F697063 
 3652              	.LASF201:
 3653 094f 4346475F 		.ascii	"CFG_OUT\000"
 3653      4F555400 
 3654              	.LASF318:
 3655 0957 72784275 		.ascii	"rxBuf\000"
 3655      6600
 3656              	.LASF131:
 3657 095d 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3657      6D5F315F 
 3657      696E7465 
 3657      72727570 
 3657      74735F32 
 3658              	.LASF265:
 3659 0978 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3659      6843746C 
 3659      4D61696E 
 3659      57733346 
 3659      72657100 
 3660              	.LASF160:
 3661 098c 4952516E 		.ascii	"IRQn_Type\000"
 3661      5F547970 
 3661      6500
 3662              	.LASF247:
 3663 0996 73727373 		.ascii	"srssNumPll\000"
 3663      4E756D50 
 3663      6C6C00
 3664              	.LASF143:
 3665 09a1 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3665      696E7465 
 3665      72727570 
 3665      74735F31 
 3665      315F4952 
 3666              	.LASF37:
 3667 09b8 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3667      735F696E 
 3667      74657272 
 3667      75707473 
 3667      5F697063 
 3668              	.LASF371:
 3669 09d4 626F7574 		.ascii	"bouton_semph\000"
 3669      6F6E5F73 
 3669      656D7068 
 3669      00
 3670              	.LASF104:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 140


 3671 09e1 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3671      6D5F305F 
 3671      696E7465 
 3671      72727570 
 3671      74735F34 
 3672              	.LASF258:
 3673 09fb 666C6173 		.ascii	"flashPipeRequired\000"
 3673      68506970 
 3673      65526571 
 3673      75697265 
 3673      6400
 3674              	.LASF324:
 3675 0a0d 63624576 		.ascii	"cbEvents\000"
 3675      656E7473 
 3675      00
 3676              	.LASF376:
 3677 0a16 76546173 		.ascii	"vTaskDelay\000"
 3677      6B44656C 
 3677      617900
 3678              	.LASF315:
 3679 0a21 5F426F6F 		.ascii	"_Bool\000"
 3679      6C00
 3680              	.LASF322:
 3681 0a27 74784275 		.ascii	"txBufSize\000"
 3681      6653697A 
 3681      6500
 3682              	.LASF262:
 3683 0a31 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3683      6843746C 
 3683      4D61696E 
 3683      57733046 
 3683      72657100 
 3684              	.LASF212:
 3685 0a45 5644445F 		.ascii	"VDD_INTR\000"
 3685      494E5452 
 3685      00
 3686              	.LASF226:
 3687 0a4e 6770696F 		.ascii	"gpioBase\000"
 3687      42617365 
 3687      00
 3688              	.LASF156:
 3689 0a57 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3689      5F696E74 
 3689      65727275 
 3689      70745F64 
 3689      6163735F 
 3690              	.LASF109:
 3691 0a70 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3691      6D5F315F 
 3691      696E7465 
 3691      72727570 
 3691      74735F31 
 3692              	.LASF136:
 3693 0a8a 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3693      696E7465 
 3693      72727570 
 3693      74735F34 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 141


 3693      5F495251 
 3694              	.LASF61:
 3695 0aa0 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3695      735F696E 
 3695      74657272 
 3695      75707473 
 3695      5F647730 
 3696              	.LASF150:
 3697 0abc 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3697      6F73735F 
 3697      696E7465 
 3697      72727570 
 3697      745F7064 
 3698              	.LASF70:
 3699 0ad7 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3699      735F696E 
 3699      74657272 
 3699      75707473 
 3699      5F647730 
 3700              	.LASF122:
 3701 0af4 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3701      6D5F315F 
 3701      696E7465 
 3701      72727570 
 3701      74735F31 
 3702              	.LASF19:
 3703 0b0f 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3703      5F696E74 
 3703      65727275 
 3703      7074735F 
 3703      6770696F 
 3704              	.LASF375:
 3705 0b2b 78517565 		.ascii	"xQueueGenericSend\000"
 3705      75654765 
 3705      6E657269 
 3705      6353656E 
 3705      6400
 3706              	.LASF297:
 3707 0b3d 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3707      73537973 
 3707      5469636B 
 3707      43746C4F 
 3707      66667365 
 3708              	.LASF253:
 3709 0b53 75646250 		.ascii	"udbPresent\000"
 3709      72657365 
 3709      6E7400
 3710              	.LASF217:
 3711 0b5e 4750494F 		.ascii	"GPIO_PRT_Type\000"
 3711      5F505254 
 3711      5F547970 
 3711      6500
 3712              	.LASF271:
 3713 0b6c 64775374 		.ascii	"dwStatusChIdxPos\000"
 3713      61747573 
 3713      43684964 
 3713      78506F73 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 142


 3713      00
 3714              	.LASF164:
 3715 0b7d 5F5F7569 		.ascii	"__uint16_t\000"
 3715      6E743136 
 3715      5F7400
 3716              	.LASF196:
 3717 0b88 494E5452 		.ascii	"INTR_MASK\000"
 3717      5F4D4153 
 3717      4B00
 3718              	.LASF66:
 3719 0b92 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3719      735F696E 
 3719      74657272 
 3719      75707473 
 3719      5F647730 
 3720              	.LASF14:
 3721 0bae 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3721      5F696E74 
 3721      65727275 
 3721      7074735F 
 3721      6770696F 
 3722              	.LASF20:
 3723 0bca 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3723      5F696E74 
 3723      65727275 
 3723      7074735F 
 3723      6770696F 
 3724              	.LASF75:
 3725 0be7 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3725      735F696E 
 3725      74657272 
 3725      75707473 
 3725      5F647730 
 3726              	.LASF206:
 3727 0c04 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 3727      5F505254 
 3727      5F56315F 
 3727      54797065 
 3727      00
 3728              	.LASF32:
 3729 0c15 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3729      5F696E74 
 3729      65727275 
 3729      70745F49 
 3729      52516E00 
 3730              	.LASF242:
 3731 0c29 63707573 		.ascii	"cpussFlashPaSize\000"
 3731      73466C61 
 3731      73685061 
 3731      53697A65 
 3731      00
 3732              	.LASF339:
 3733 0c3a 63617074 		.ascii	"captureInput\000"
 3733      75726549 
 3733      6E707574 
 3733      00
 3734              	.LASF83:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 143


 3735 0c47 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3735      735F696E 
 3735      74657272 
 3735      75707473 
 3735      5F647731 
 3736              	.LASF89:
 3737 0c63 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3737      735F696E 
 3737      74657272 
 3737      75707473 
 3737      5F647731 
 3738              	.LASF308:
 3739 0c80 63686172 		.ascii	"char\000"
 3739      00
 3740              	.LASF382:
 3741 0c85 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 3741      79734C69 
 3741      625F4173 
 3741      73657274 
 3741      4661696C 
 3742              	.LASF41:
 3743 0c9c 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3743      735F696E 
 3743      74657272 
 3743      75707473 
 3743      5F697063 
 3744              	.LASF157:
 3745 0cb8 756E636F 		.ascii	"unconnected_IRQn\000"
 3745      6E6E6563 
 3745      7465645F 
 3745      4952516E 
 3745      00
 3746              	.LASF78:
 3747 0cc9 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3747      735F696E 
 3747      74657272 
 3747      75707473 
 3747      5F647731 
 3748              	.LASF372:
 3749 0ce5 78517565 		.ascii	"xQueueGiveFromISR\000"
 3749      75654769 
 3749      76654672 
 3749      6F6D4953 
 3749      5200
 3750              	.LASF254:
 3751 0cf7 73797350 		.ascii	"sysPmSimoPresent\000"
 3751      6D53696D 
 3751      6F507265 
 3751      73656E74 
 3751      00
 3752              	.LASF347:
 3753 0d08 636F756E 		.ascii	"countInput\000"
 3753      74496E70 
 3753      757400
 3754              	.LASF155:
 3755 0d13 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3755      696E7465 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 144


 3755      72727570 
 3755      745F6C6F 
 3755      5F495251 
 3756              	.LASF330:
 3757 0d29 636C6F63 		.ascii	"clockPrescaler\000"
 3757      6B507265 
 3757      7363616C 
 3757      657200
 3758              	.LASF386:
 3759 0d38 433A5C55 		.ascii	"C:\\Users\\mihbs\\Documents\\PSoC Creator\\PROJET\\"
 3759      73657273 
 3759      5C6D6968 
 3759      62735C44 
 3759      6F63756D 
 3760 0d65 47424D32 		.ascii	"GBM2100.cydsn\000"
 3760      3130302E 
 3760      63796473 
 3760      6E00
 3761              	.LASF45:
 3762 0d73 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3762      735F696E 
 3762      74657272 
 3762      75707473 
 3762      5F697063 
 3763              	.LASF95:
 3764 0d90 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3764      735F696E 
 3764      74657272 
 3764      7570745F 
 3764      666D5F49 
 3765              	.LASF320:
 3766 0da8 72784275 		.ascii	"rxBufIdx\000"
 3766      66496478 
 3766      00
 3767              	.LASF352:
 3768 0db1 51756575 		.ascii	"QueueHandle_t\000"
 3768      6548616E 
 3768      646C655F 
 3768      7400
 3769              	.LASF114:
 3770 0dbf 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3770      6D5F315F 
 3770      696E7465 
 3770      72727570 
 3770      74735F36 
 3771              	.LASF141:
 3772 0dd9 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3772      696E7465 
 3772      72727570 
 3772      74735F39 
 3772      5F495251 
 3773              	.LASF272:
 3774 0def 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3774      61747573 
 3774      43684964 
 3774      784D736B 
 3774      00
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 145


 3775              	.LASF145:
 3776 0e00 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3776      696E7465 
 3776      72727570 
 3776      74735F31 
 3776      335F4952 
 3777              	.LASF173:
 3778 0e17 75696E74 		.ascii	"uint8_t\000"
 3778      385F7400 
 3779              	.LASF317:
 3780 0e1f 73746174 		.ascii	"status\000"
 3780      757300
 3781              	.LASF127:
 3782 0e26 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3782      6D5F315F 
 3782      696E7465 
 3782      72727570 
 3782      74735F31 
 3783              	.LASF354:
 3784 0e41 42555454 		.ascii	"BUTTON0_TOUCHED\000"
 3784      4F4E305F 
 3784      544F5543 
 3784      48454400 
 3785              	.LASF312:
 3786 0e51 696E7472 		.ascii	"intrSrc\000"
 3786      53726300 
 3787              	.LASF277:
 3788 0e59 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3788      44697643 
 3788      6D644469 
 3788      7653656C 
 3788      4D736B00 
 3789              	.LASF210:
 3790 0e6d 494E5452 		.ascii	"INTR_CAUSE3\000"
 3790      5F434155 
 3790      53453300 
 3791              	.LASF29:
 3792 0e79 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3792      5F696E74 
 3792      65727275 
 3792      70745F6D 
 3792      63776474 
 3793              	.LASF285:
 3794 0e95 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3794      50727449 
 3794      6E747243 
 3794      66674F66 
 3794      66736574 
 3795              	.LASF283:
 3796 0eaa 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3796      44697631 
 3796      365F3543 
 3796      746C4F66 
 3796      66736574 
 3797              	.LASF40:
 3798 0ebf 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3798      735F696E 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 146


 3798      74657272 
 3798      75707473 
 3798      5F697063 
 3799              	.LASF377:
 3800 0edb 78517565 		.ascii	"xQueueGenericCreate\000"
 3800      75654765 
 3800      6E657269 
 3800      63437265 
 3800      61746500 
 3801              	.LASF369:
 3802 0eef 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 3802      494E4B5F 
 3802      54696D65 
 3802      725F636F 
 3802      6E666967 
 3803              	.LASF301:
 3804 0f04 63707573 		.ascii	"cpussRam0Ctl0\000"
 3804      7352616D 
 3804      3043746C 
 3804      3000
 3805              	.LASF170:
 3806 0f12 6C6F6E67 		.ascii	"long long int\000"
 3806      206C6F6E 
 3806      6720696E 
 3806      7400
 3807              	.LASF228:
 3808 0f20 69706342 		.ascii	"ipcBase\000"
 3808      61736500 
 3809              	.LASF269:
 3810 0f28 64774368 		.ascii	"dwChCtlPrioPos\000"
 3810      43746C50 
 3810      72696F50 
 3810      6F7300
 3811              	.LASF229:
 3812 0f37 63727970 		.ascii	"cryptoBase\000"
 3812      746F4261 
 3812      736500
 3813              	.LASF42:
 3814 0f42 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3814      735F696E 
 3814      74657272 
 3814      75707473 
 3814      5F697063 
 3815              	.LASF35:
 3816 0f5e 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3816      735F696E 
 3816      74657272 
 3816      75707473 
 3816      5F697063 
 3817              	.LASF101:
 3818 0f7a 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3818      6D5F305F 
 3818      696E7465 
 3818      72727570 
 3818      74735F31 
 3819              	.LASF56:
 3820 0f94 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 147


 3820      355F696E 
 3820      74657272 
 3820      7570745F 
 3820      4952516E 
 3821              	.LASF349:
 3822 0fa9 42617365 		.ascii	"BaseType_t\000"
 3822      54797065 
 3822      5F7400
 3823              	.LASF50:
 3824 0fb4 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3824      735F696E 
 3824      74657272 
 3824      75707473 
 3824      5F697063 
 3825              	.LASF163:
 3826 0fd1 5F5F696E 		.ascii	"__int16_t\000"
 3826      7431365F 
 3826      7400
 3827              	.LASF225:
 3828 0fdb 6873696F 		.ascii	"hsiomBase\000"
 3828      6D426173 
 3828      6500
 3829              	.LASF4:
 3830 0fe5 42757346 		.ascii	"BusFault_IRQn\000"
 3830      61756C74 
 3830      5F495251 
 3830      6E00
 3831              	.LASF275:
 3832 0ff3 70657269 		.ascii	"periTrGrOffset\000"
 3832      54724772 
 3832      4F666673 
 3832      657400
 3833              	.LASF326:
 3834 1002 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 3834      74635F73 
 3834      63625F73 
 3834      70695F63 
 3834      6F6E7465 
 3835              	.LASF133:
 3836 101b 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3836      696E7465 
 3836      72727570 
 3836      74735F31 
 3836      5F495251 
 3837              	.LASF340:
 3838 1031 72656C6F 		.ascii	"reloadInputMode\000"
 3838      6164496E 
 3838      7075744D 
 3838      6F646500 
 3839              	.LASF153:
 3840 1041 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3840      696E7465 
 3840      72727570 
 3840      745F6869 
 3840      5F495251 
 3841              	.LASF52:
 3842 1057 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 148


 3842      315F696E 
 3842      74657272 
 3842      7570745F 
 3842      4952516E 
 3843              	.LASF119:
 3844 106c 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3844      6D5F315F 
 3844      696E7465 
 3844      72727570 
 3844      74735F31 
 3845              	.LASF367:
 3846 1087 426F7574 		.ascii	"Bouton_ISR_cfg\000"
 3846      6F6E5F49 
 3846      53525F63 
 3846      666700
 3847              	.LASF239:
 3848 1096 63707573 		.ascii	"cpussIpcNr\000"
 3848      73497063 
 3848      4E7200
 3849              	.LASF158:
 3850 10a1 73686F72 		.ascii	"short int\000"
 3850      7420696E 
 3850      7400
 3851              	.LASF96:
 3852 10ab 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3852      735F696E 
 3852      74657272 
 3852      75707473 
 3852      5F636D30 
 3853              	.LASF85:
 3854 10cb 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3854      735F696E 
 3854      74657272 
 3854      75707473 
 3854      5F647731 
 3855              	.LASF251:
 3856 10e7 70617373 		.ascii	"passSarChannels\000"
 3856      53617243 
 3856      68616E6E 
 3856      656C7300 
 3857              	.LASF63:
 3858 10f7 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3858      735F696E 
 3858      74657272 
 3858      75707473 
 3858      5F647730 
 3859              	.LASF303:
 3860 1113 63707573 		.ascii	"cpussRam2Ctl0\000"
 3860      7352616D 
 3860      3243746C 
 3860      3000
 3861              	.LASF11:
 3862 1121 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3862      5F696E74 
 3862      65727275 
 3862      7074735F 
 3862      6770696F 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 149


 3863              	.LASF184:
 3864 113d 49435052 		.ascii	"ICPR\000"
 3864      00
 3865              	.LASF72:
 3866 1142 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3866      735F696E 
 3866      74657272 
 3866      75707473 
 3866      5F647730 
 3867              	.LASF80:
 3868 115f 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3868      735F696E 
 3868      74657272 
 3868      75707473 
 3868      5F647731 
 3869              	.LASF86:
 3870 117b 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3870      735F696E 
 3870      74657272 
 3870      75707473 
 3870      5F647731 
 3871              	.LASF106:
 3872 1198 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3872      6D5F305F 
 3872      696E7465 
 3872      72727570 
 3872      74735F36 
 3873              	.LASF321:
 3874 11b2 74784275 		.ascii	"txBuf\000"
 3874      6600
 3875              	.LASF351:
 3876 11b8 5469636B 		.ascii	"TickType_t\000"
 3876      54797065 
 3876      5F7400
 3877              	.LASF260:
 3878 11c3 666C6173 		.ascii	"flashProgramDelay\000"
 3878      6850726F 
 3878      6772616D 
 3878      44656C61 
 3878      7900
 3879              	.LASF282:
 3880 11d5 70657269 		.ascii	"periDiv16CtlOffset\000"
 3880      44697631 
 3880      3643746C 
 3880      4F666673 
 3880      657400
 3881              	.LASF116:
 3882 11e8 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3882      6D5F315F 
 3882      696E7465 
 3882      72727570 
 3882      74735F38 
 3883              	.LASF165:
 3884 1202 73686F72 		.ascii	"short unsigned int\000"
 3884      7420756E 
 3884      7369676E 
 3884      65642069 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 150


 3884      6E7400
 3885              	.LASF219:
 3886 1215 6C6F6E67 		.ascii	"long double\000"
 3886      20646F75 
 3886      626C6500 
 3887              	.LASF175:
 3888 1221 75696E74 		.ascii	"uint16_t\000"
 3888      31365F74 
 3888      00
 3889              	.LASF224:
 3890 122a 70726F74 		.ascii	"protBase\000"
 3890      42617365 
 3890      00
 3891              	.LASF215:
 3892 1233 5644445F 		.ascii	"VDD_INTR_SET\000"
 3892      494E5452 
 3892      5F534554 
 3892      00
 3893              	.LASF331:
 3894 1240 72756E4D 		.ascii	"runMode\000"
 3894      6F646500 
 3895              	.LASF274:
 3896 1248 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3896      5472436D 
 3896      64477253 
 3896      656C4D73 
 3896      6B00
 3897              	.LASF99:
 3898 125a 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3898      735F696E 
 3898      74657272 
 3898      75707473 
 3898      5F636D34 
 3899              	.LASF36:
 3900 127a 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 3900      735F696E 
 3900      74657272 
 3900      75707473 
 3900      5F697063 
 3901              	.LASF111:
 3902 1296 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3902      6D5F315F 
 3902      696E7465 
 3902      72727570 
 3902      74735F33 
 3903              	.LASF138:
 3904 12b0 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3904      696E7465 
 3904      72727570 
 3904      74735F36 
 3904      5F495251 
 3905              	.LASF189:
 3906 12c6 53544952 		.ascii	"STIR\000"
 3906      00
 3907              	.LASF248:
 3908 12cb 73727373 		.ascii	"srssNumHfroot\000"
 3908      4E756D48 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 151


 3908      66726F6F 
 3908      7400
 3909              	.LASF348:
 3910 12d9 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 3910      74635F74 
 3910      6370776D 
 3910      5F636F75 
 3910      6E746572 
 3911              	.LASF232:
 3912 12f7 64775665 		.ascii	"dwVersion\000"
 3912      7273696F 
 3912      6E00
 3913              	.LASF124:
 3914 1301 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3914      6D5F315F 
 3914      696E7465 
 3914      72727570 
 3914      74735F31 
 3915              	.LASF147:
 3916 131c 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 3916      696E7465 
 3916      72727570 
 3916      74735F31 
 3916      355F4952 
 3917              	.LASF190:
 3918 1333 73697A65 		.ascii	"sizetype\000"
 3918      74797065 
 3918      00
 3919              	.LASF299:
 3920 133c 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3920      73436D34 
 3920      4E6D6943 
 3920      746C4F66 
 3920      66736574 
 3921              	.LASF179:
 3922 1351 52455345 		.ascii	"RESERVED0\000"
 3922      52564544 
 3922      3000
 3923              	.LASF281:
 3924 135b 70657269 		.ascii	"periDiv8CtlOffset\000"
 3924      44697638 
 3924      43746C4F 
 3924      66667365 
 3924      7400
 3925              	.LASF183:
 3926 136d 52455345 		.ascii	"RESERVED2\000"
 3926      52564544 
 3926      3200
 3927              	.LASF185:
 3928 1377 52455345 		.ascii	"RESERVED3\000"
 3928      52564544 
 3928      3300
 3929              	.LASF187:
 3930 1381 52455345 		.ascii	"RESERVED4\000"
 3930      52564544 
 3930      3400
 3931              	.LASF188:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 152


 3932 138b 52455345 		.ascii	"RESERVED5\000"
 3932      52564544 
 3932      3500
 3933              	.LASF22:
 3934 1395 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3934      5F696E74 
 3934      65727275 
 3934      7074735F 
 3934      6770696F 
 3935              	.LASF34:
 3936 13b2 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3936      735F696E 
 3936      74657272 
 3936      7570745F 
 3936      4952516E 
 3937              	.LASF336:
 3938 13c7 656E6162 		.ascii	"enableCompareSwap\000"
 3938      6C65436F 
 3938      6D706172 
 3938      65537761 
 3938      7000
 3939              	.LASF231:
 3940 13d9 63727970 		.ascii	"cryptoVersion\000"
 3940      746F5665 
 3940      7273696F 
 3940      6E00
 3941              	.LASF167:
 3942 13e7 6C6F6E67 		.ascii	"long int\000"
 3942      20696E74 
 3942      00
 3943              	.LASF91:
 3944 13f0 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3944      735F696E 
 3944      74657272 
 3944      75707473 
 3944      5F647731 
 3945              	.LASF230:
 3946 140d 63707573 		.ascii	"cpussVersion\000"
 3946      73566572 
 3946      73696F6E 
 3946      00
 3947              	.LASF365:
 3948 141a 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3948      52784275 
 3948      66666572 
 3948      00
 3949              	.LASF346:
 3950 1427 636F756E 		.ascii	"countInputMode\000"
 3950      74496E70 
 3950      75744D6F 
 3950      646500
 3951              	.LASF234:
 3952 1436 6770696F 		.ascii	"gpioVersion\000"
 3952      56657273 
 3952      696F6E00 
 3953              	.LASF1:
 3954 1442 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 153


 3954      61736B61 
 3954      626C6549 
 3954      6E745F49 
 3954      52516E00 
 3955              	.LASF353:
 3956 1456 53656D61 		.ascii	"SemaphoreHandle_t\000"
 3956      70686F72 
 3956      6548616E 
 3956      646C655F 
 3956      7400
 3957              	.LASF128:
 3958 1468 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3958      6D5F315F 
 3958      696E7465 
 3958      72727570 
 3958      74735F32 
 3959              	.LASF233:
 3960 1483 666C6173 		.ascii	"flashcVersion\000"
 3960      68635665 
 3960      7273696F 
 3960      6E00
 3961              	.LASF255:
 3962 1491 70726F74 		.ascii	"protBusMasterMask\000"
 3962      4275734D 
 3962      61737465 
 3962      724D6173 
 3962      6B00
 3963              	.LASF57:
 3964 14a3 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3964      365F696E 
 3964      74657272 
 3964      7570745F 
 3964      4952516E 
 3965              	.LASF332:
 3966 14b8 636F756E 		.ascii	"countDirection\000"
 3966      74446972 
 3966      65637469 
 3966      6F6E00
 3967              	.LASF152:
 3968 14c7 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3968      5F696E74 
 3968      65727275 
 3968      70745F49 
 3968      52516E00 
 3969              	.LASF389:
 3970 14db 5461736B 		.ascii	"Task_Bouton2\000"
 3970      5F426F75 
 3970      746F6E32 
 3970      00
 3971              	.LASF199:
 3972 14e8 494E5452 		.ascii	"INTR_CFG\000"
 3972      5F434647 
 3972      00
 3973              	.LASF47:
 3974 14f1 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3974      735F696E 
 3974      74657272 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 154


 3974      75707473 
 3974      5F697063 
 3975              	.LASF24:
 3976 150e 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3976      5F696E74 
 3976      65727275 
 3976      7074735F 
 3976      6770696F 
 3977              	.LASF55:
 3978 152b 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 3978      345F696E 
 3978      74657272 
 3978      7570745F 
 3978      4952516E 
 3979              	.LASF204:
 3980 1540 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 3980      494E5F47 
 3980      50494F35 
 3980      5600
 3981              	.LASF15:
 3982 154e 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3982      5F696E74 
 3982      65727275 
 3982      7074735F 
 3982      6770696F 
 3983              	.LASF88:
 3984 156a 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3984      735F696E 
 3984      74657272 
 3984      75707473 
 3984      5F647731 
 3985              	.LASF18:
 3986 1587 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3986      5F696E74 
 3986      65727275 
 3986      7074735F 
 3986      6770696F 
 3987              	.LASF194:
 3988 15a3 4F55545F 		.ascii	"OUT_INV\000"
 3988      494E5600 
 3989              	.LASF294:
 3990 15ab 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3990      73436D34 
 3990      50777243 
 3990      746C4F66 
 3990      66736574 
 3991              	.LASF161:
 3992 15c0 5F5F7569 		.ascii	"__uint8_t\000"
 3992      6E74385F 
 3992      7400
 3993              	.LASF53:
 3994 15ca 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3994      325F696E 
 3994      74657272 
 3994      7570745F 
 3994      4952516E 
 3995              	.LASF191:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 155


 3996 15df 4E564943 		.ascii	"NVIC_Type\000"
 3996      5F547970 
 3996      6500
 3997              	.LASF13:
 3998 15e9 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3998      5F696E74 
 3998      65727275 
 3998      7074735F 
 3998      6770696F 
 3999              	.LASF390:
 4000 1605 63757272 		.ascii	"currentTouch\000"
 4000      656E7454 
 4000      6F756368 
 4000      00
 4001              	.LASF74:
 4002 1612 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 4002      735F696E 
 4002      74657272 
 4002      75707473 
 4002      5F647730 
 4003              	.LASF291:
 4004 162f 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4004      73436D34 
 4004      436C6F63 
 4004      6B43746C 
 4004      4F666673 
 4005              	.LASF130:
 4006 1646 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4006      6D5F315F 
 4006      696E7465 
 4006      72727570 
 4006      74735F32 
 4007              	.LASF197:
 4008 1661 494E5452 		.ascii	"INTR_MASKED\000"
 4008      5F4D4153 
 4008      4B454400 
 4009              	.LASF60:
 4010 166d 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 4010      735F696E 
 4010      74657272 
 4010      75707473 
 4010      5F647730 
 4011              	.LASF296:
 4012 1689 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4012      73547269 
 4012      6D526F6D 
 4012      43746C4F 
 4012      66667365 
 4013              	.LASF313:
 4014 169f 696E7472 		.ascii	"intrPriority\000"
 4014      5072696F 
 4014      72697479 
 4014      00
 4015              	.LASF144:
 4016 16ac 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4016      696E7465 
 4016      72727570 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 156


 4016      74735F31 
 4016      325F4952 
 4017              	.LASF9:
 4018 16c3 53797354 		.ascii	"SysTick_IRQn\000"
 4018      69636B5F 
 4018      4952516E 
 4018      00
 4019              	.LASF235:
 4020 16d0 6873696F 		.ascii	"hsiomVersion\000"
 4020      6D566572 
 4020      73696F6E 
 4020      00
 4021              	.LASF77:
 4022 16dd 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4022      735F696E 
 4022      74657272 
 4022      75707473 
 4022      5F647731 
 4023              	.LASF169:
 4024 16f9 6C6F6E67 		.ascii	"long unsigned int\000"
 4024      20756E73 
 4024      69676E65 
 4024      6420696E 
 4024      7400
 4025              	.LASF103:
 4026 170b 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4026      6D5F305F 
 4026      696E7465 
 4026      72727570 
 4026      74735F33 
 4027              	.LASF300:
 4028 1725 63707573 		.ascii	"cpussRomCtl\000"
 4028      73526F6D 
 4028      43746C00 
 4029              	.LASF309:
 4030 1731 666C6F61 		.ascii	"float\000"
 4030      7400
 4031              	.LASF176:
 4032 1737 696E7433 		.ascii	"int32_t\000"
 4032      325F7400 
 4033              	.LASF263:
 4034 173f 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4034      6843746C 
 4034      4D61696E 
 4034      57733146 
 4034      72657100 
 4035              	.LASF113:
 4036 1753 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4036      6D5F315F 
 4036      696E7465 
 4036      72727570 
 4036      74735F35 
 4037              	.LASF381:
 4038 176d 76546173 		.ascii	"vTaskStartScheduler\000"
 4038      6B537461 
 4038      72745363 
 4038      68656475 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 157


 4038      6C657200 
 4039              	.LASF293:
 4040 1781 63707573 		.ascii	"cpussCm0StatusOffset\000"
 4040      73436D30 
 4040      53746174 
 4040      75734F66 
 4040      66736574 
 4041              	.LASF355:
 4042 1796 42555454 		.ascii	"BUTTON1_TOUCHED\000"
 4042      4F4E315F 
 4042      544F5543 
 4042      48454400 
 4043              	.LASF126:
 4044 17a6 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 4044      6D5F315F 
 4044      696E7465 
 4044      72727570 
 4044      74735F31 
 4045              	.LASF7:
 4046 17c1 44656275 		.ascii	"DebugMonitor_IRQn\000"
 4046      674D6F6E 
 4046      69746F72 
 4046      5F495251 
 4046      6E00
 4047              	.LASF5:
 4048 17d3 55736167 		.ascii	"UsageFault_IRQn\000"
 4048      65466175 
 4048      6C745F49 
 4048      52516E00 
 4049              	.LASF108:
 4050 17e3 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 4050      6D5F315F 
 4050      696E7465 
 4050      72727570 
 4050      74735F30 
 4051              	.LASF135:
 4052 17fd 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4052      696E7465 
 4052      72727570 
 4052      74735F33 
 4052      5F495251 
 4053              	.LASF162:
 4054 1813 756E7369 		.ascii	"unsigned char\000"
 4054      676E6564 
 4054      20636861 
 4054      7200
 4055              	.LASF168:
 4056 1821 5F5F7569 		.ascii	"__uint32_t\000"
 4056      6E743332 
 4056      5F7400
 4057              	.LASF218:
 4058 182c 4750494F 		.ascii	"GPIO_Type\000"
 4058      5F547970 
 4058      6500
 4059              	.LASF305:
 4060 1836 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4060      6F636B53 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 158


 4060      74617475 
 4060      734F6666 
 4060      73657400 
 4061              	.LASF121:
 4062 184a 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 4062      6D5F315F 
 4062      696E7465 
 4062      72727570 
 4062      74735F31 
 4063              	.LASF6:
 4064 1865 53564361 		.ascii	"SVCall_IRQn\000"
 4064      6C6C5F49 
 4064      52516E00 
 4065              	.LASF69:
 4066 1871 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4066      735F696E 
 4066      74657272 
 4066      75707473 
 4066      5F647730 
 4067              	.LASF363:
 4068 188d 70696E4E 		.ascii	"pinNum\000"
 4068      756D00
 4069              	.LASF327:
 4070 1894 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 4070      74635F73 
 4070      63625F73 
 4070      70695F63 
 4070      6F6E7465 
 4071              	.LASF261:
 4072 18ab 666C6173 		.ascii	"flashEraseDelay\000"
 4072      68457261 
 4072      73654465 
 4072      6C617900 
 4073              	.LASF65:
 4074 18bb 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 4074      735F696E 
 4074      74657272 
 4074      75707473 
 4074      5F647730 
 4075              	.LASF180:
 4076 18d7 49434552 		.ascii	"ICER\000"
 4076      00
 4077              	.LASF132:
 4078 18dc 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 4078      696E7465 
 4078      72727570 
 4078      74735F30 
 4078      5F495251 
 4079              	.LASF380:
 4080 18f2 78546173 		.ascii	"xTaskCreate\000"
 4080      6B437265 
 4080      61746500 
 4081              	.LASF186:
 4082 18fe 49414252 		.ascii	"IABR\000"
 4082      00
 4083              	.LASF26:
 4084 1903 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 159


 4084      5F696E74 
 4084      65727275 
 4084      70745F76 
 4084      64645F49 
 4085              	.LASF49:
 4086 191b 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 4086      735F696E 
 4086      74657272 
 4086      75707473 
 4086      5F697063 
 4087              	.LASF0:
 4088 1938 52657365 		.ascii	"Reset_IRQn\000"
 4088      745F4952 
 4088      516E00
 4089              	.LASF307:
 4090 1943 63686172 		.ascii	"char_t\000"
 4090      5F7400
 4091              	.LASF257:
 4092 194a 666C6173 		.ascii	"flashRwwRequired\000"
 4092      68527777 
 4092      52657175 
 4092      69726564 
 4092      00
 4093              	.LASF286:
 4094 195b 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4094      50727443 
 4094      66674F66 
 4094      66736574 
 4094      00
 4095              	.LASF370:
 4096 196c 746F7563 		.ascii	"touchDataQ\000"
 4096      68446174 
 4096      615100
 4097              	.LASF357:
 4098 1977 4E4F5F54 		.ascii	"NO_TOUCH\000"
 4098      4F554348 
 4098      00
 4099              	.LASF81:
 4100 1980 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4100      735F696E 
 4100      74657272 
 4100      75707473 
 4100      5F647731 
 4101              	.LASF68:
 4102 199c 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4102      735F696E 
 4102      74657272 
 4102      75707473 
 4102      5F647730 
 4103              	.LASF213:
 4104 19b8 5644445F 		.ascii	"VDD_INTR_MASK\000"
 4104      494E5452 
 4104      5F4D4153 
 4104      4B00
 4105              	.LASF2:
 4106 19c6 48617264 		.ascii	"HardFault_IRQn\000"
 4106      4661756C 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 160


 4106      745F4952 
 4106      516E00
 4107              	.LASF159:
 4108 19d5 7369676E 		.ascii	"signed char\000"
 4108      65642063 
 4108      68617200 
 4109              	.LASF329:
 4110 19e1 70657269 		.ascii	"period\000"
 4110      6F6400
 4111              	.LASF148:
 4112 19e8 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 4112      5F696E74 
 4112      65727275 
 4112      70745F73 
 4112      61725F49 
 4113              	.LASF267:
 4114 1a00 64774368 		.ascii	"dwChOffset\000"
 4114      4F666673 
 4114      657400
 4115              	.LASF240:
 4116 1a0b 63707573 		.ascii	"cpussIpcIrqNr\000"
 4116      73497063 
 4116      4972714E 
 4116      7200
 4117              	.LASF328:
 4118 1a19 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 4118      74635F74 
 4118      6370776D 
 4118      5F636F75 
 4118      6E746572 
 4119              	.LASF270:
 4120 1a35 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4120      43746C50 
 4120      7265656D 
 4120      70746162 
 4120      6C65506F 
 4121              	.LASF359:
 4122 1a4b 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4122      49435F43 
 4122      6C656172 
 4122      50656E64 
 4122      696E6749 
 4123              	.LASF391:
 4124 1a62 6D61696E 		.ascii	"main\000"
 4124      00
 4125              	.LASF118:
 4126 1a67 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4126      6D5F315F 
 4126      696E7465 
 4126      72727570 
 4126      74735F31 
 4127              	.LASF306:
 4128 1a82 63795F73 		.ascii	"cy_stc_device_t\000"
 4128      74635F64 
 4128      65766963 
 4128      655F7400 
 4129              	.LASF44:
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 161


 4130 1a92 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 4130      735F696E 
 4130      74657272 
 4130      75707473 
 4130      5F697063 
 4131              	.LASF387:
 4132 1aae 5F5F656E 		.ascii	"__enable_irq\000"
 4132      61626C65 
 4132      5F697271 
 4132      00
 4133              	.LASF182:
 4134 1abb 49535052 		.ascii	"ISPR\000"
 4134      00
 4135              	.LASF59:
 4136 1ac0 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4136      696E7465 
 4136      72727570 
 4136      745F4952 
 4136      516E00
 4137              	.LASF325:
 4138 1ad3 696E6974 		.ascii	"initKey\000"
 4138      4B657900 
 4139              	.LASF93:
 4140 1adb 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 4140      735F696E 
 4140      74657272 
 4140      75707473 
 4140      5F666175 
 4141              	.LASF311:
 4142 1af9 75696E74 		.ascii	"uint8\000"
 4142      3800
 4143              	.LASF310:
 4144 1aff 646F7562 		.ascii	"double\000"
 4144      6C6500
 4145              	.LASF227:
 4146 1b06 70617373 		.ascii	"passBase\000"
 4146      42617365 
 4146      00
 4147              	.LASF264:
 4148 1b0f 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 4148      6843746C 
 4148      4D61696E 
 4148      57733246 
 4148      72657100 
 4149              	.LASF10:
 4150 1b23 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 4150      5F696E74 
 4150      65727275 
 4150      7074735F 
 4150      6770696F 
 4151              	.LASF205:
 4152 1b3f 52455345 		.ascii	"RESERVED1\000"
 4152      52564544 
 4152      3100
 4153              	.LASF71:
 4154 1b49 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4154      735F696E 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 162


 4154      74657272 
 4154      75707473 
 4154      5F647730 
 4155              	.LASF241:
 4156 1b66 63707573 		.ascii	"cpussDwChNr\000"
 4156      73447743 
 4156      684E7200 
 4157              	.LASF17:
 4158 1b72 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4158      5F696E74 
 4158      65727275 
 4158      7074735F 
 4158      6770696F 
 4159              	.LASF202:
 4160 1b8e 4346475F 		.ascii	"CFG_SIO\000"
 4160      53494F00 
 4161              	.LASF266:
 4162 1b96 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 4162      6843746C 
 4162      4D61696E 
 4162      57733446 
 4162      72657100 
 4163              	.LASF79:
 4164 1baa 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4164      735F696E 
 4164      74657272 
 4164      75707473 
 4164      5F647731 
 4165              	.LASF358:
 4166 1bc6 746F7563 		.ascii	"touch_data_t\000"
 4166      685F6461 
 4166      74615F74 
 4166      00
 4167              	.LASF105:
 4168 1bd3 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 4168      6D5F305F 
 4168      696E7465 
 4168      72727570 
 4168      74735F35 
 4169              	.LASF31:
 4170 1bed 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4170      5F696E74 
 4170      65727275 
 4170      70745F62 
 4170      61636B75 
 4171              	.LASF94:
 4172 1c08 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4172      735F696E 
 4172      74657272 
 4172      7570745F 
 4172      63727970 
 4173              	.LASF97:
 4174 1c24 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4174      735F696E 
 4174      74657272 
 4174      75707473 
 4174      5F636D30 
ARM GAS  C:\Users\mihbs\AppData\Local\Temp\ccyDwBx5.s 			page 163


 4175              	.LASF100:
 4176 1c44 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4176      6D5F305F 
 4176      696E7465 
 4176      72727570 
 4176      74735F30 
 4177              	.LASF82:
 4178 1c5e 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 4178      735F696E 
 4178      74657272 
 4178      75707473 
 4178      5F647731 
 4179              	.LASF236:
 4180 1c7a 69706356 		.ascii	"ipcVersion\000"
 4180      65727369 
 4180      6F6E00
 4181              	.LASF38:
 4182 1c85 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 4182      735F696E 
 4182      74657272 
 4182      75707473 
 4182      5F697063 
 4183              	.LASF273:
 4184 1ca1 70657269 		.ascii	"periTrCmdOffset\000"
 4184      5472436D 
 4184      644F6666 
 4184      73657400 
 4185              	.LASF58:
 4186 1cb1 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 4186      375F696E 
 4186      74657272 
 4186      7570745F 
 4186      4952516E 
 4187              	.LASF98:
 4188 1cc6 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 4188      735F696E 
 4188      74657272 
 4188      75707473 
 4188      5F636D34 
 4189              	.LASF110:
 4190 1ce6 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 4190      6D5F315F 
 4190      696E7465 
 4190      72727570 
 4190      74735F32 
 4191              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
