Waiting For Commands over this port:1080
####################  Lanes Intersection Started  #####################
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(Null)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(Null)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(Null)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(Null)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 1 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 2 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(green)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 3 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(yellow)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 4 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(green)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 5 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(yellow)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 6 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(green)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 7 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(yellow)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 8 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(green)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 9 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(yellow)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 10 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 11 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(green)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 12 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(yellow)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 13 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(green)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 14 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(yellow)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 15 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(green)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 16 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(yellow)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 17 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(green)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 18 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(yellow)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 19 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 20 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(green)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 21 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(yellow)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 22 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(green)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 23 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(yellow)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 24 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(green)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 25 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(yellow)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 26 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(green)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 27 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(yellow)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 28 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 29 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(green)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 30 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(yellow)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 31 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(green)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 32 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(yellow)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 33 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(green)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 34 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(yellow)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 35 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(green)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 36 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(yellow)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 37 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL4
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 38 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(green)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 39 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(yellow)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 40 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL1
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(green)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 41 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(yellow)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(red)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 42 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL2
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
 PlaceList [iRbr_Pa1(Null)  iRbr_Px1|()|  iRbr_OP1(Null)  iRbr_Usrreq1(Null)  iRbr_PPTL1(Null)  iRbr_OPreq1(Null)  iRbr_Pb1(Null)  iRbr_PTL1(Null)  iRbr_Pa2(Null)  iRbr_Px2|()|  iRbr_OP2(Null)  iRbr_Usrreq2(Null)  iRbr_PPTL2(Null)  iRbr_OPreq2(Null)  iRbr_Pb2(Null)  iRbr_PTL2(Null)  iRbr_Pa3(Null)  iRbr_Px3|()|  iRbr_OP3(Null)  iRbr_Usrreq3(Null)  iRbr_PPTL3(Null)  iRbr_OPreq3(Null)  iRbr_Pb3(Null)  iRbr_PTL3(Null)  iRbr_Pa4(Null)  iRbr_Px4|()|  iRbr_OP4(Null)  iRbr_Usrreq4(Null)  iRbr_PPTL4(Null)  iRbr_OPreq4(Null)  iRbr_Pb4(Null)  iRbr_PTL4(Null)  iRbr_Po1|()|  iRbr_Poe1(Null)  iRbr_Po2|()|  iRbr_Poe2(Null)  iRbr_Po3|()|  iRbr_Poe3(Null)  iRbr_Po4|()|  iRbr_PI|()|  iMac_Pa1(Null)  iMac_Px1|()|  iMac_OP1(Null)  iMac_Usrreq1(Null)  iMac_PPTL1(Null)  iMac_OPreq1(Null)  iMac_Pb1(Null)  iMac_PTL1(Null)  iMac_Pa4(Null)  iMac_Px4|()|  iMac_OP4(Null)  iMac_Usrreq4(Null)  iMac_PPTL4(Null)  iMac_OPreq4(Null)  iMac_Pb4(Null)  iMac_PTL4(Null)  iMac_Po1|()|  iMac_Poe1(Null)  iMac_Po2|()|  iMac_PI|()|  iVuia_Pa1(Null)  iVuia_Px1|()|  iVuia_OP1(Null)  iVuia_Usrreq1(Null)  iVuia_PPTL1(Null)  iVuia_OPreq1(Null)  iVuia_Pb1(Null)  iVuia_PTL1(Null)  iVuia_Pa4(Null)  iVuia_Px4|()|  iVuia_OP4(Null)  iVuia_Usrreq4(Null)  iVuia_PPTL4(Null)  iVuia_OPreq4(Null)  iVuia_Pb4(Null)  iVuia_PTL4(Null)  iVuia_Po1|()|  iVuia_Poe1(Null)  iVuia_Po2|()|  iVuia_PI1|()|  iVuia_Pa2(Null)  iVuia_Px2|()|  iVuia_OP2(Null)  iVuia_Usrreq2(Null)  iVuia_PPTL2(Null)  iVuia_OPreq2(Null)  iVuia_Pb2(Null)  iVuia_PTL2(Null)  iVuia_Pa3(Null)  iVuia_Px3|()|  iVuia_OP3(Null)  iVuia_Usrreq3(Null)  iVuia_PPTL3(Null)  iVuia_OPreq3(Null)  iVuia_Pb3(Null)  iVuia_PTL3(Null)  iVuia_Po4|()|  iVuia_PI2|()|  iUlp_Pa1(Null)  iUlp_Px1|()|  iUlp_OP1(Null)  iUlp_Usrreq1(Null)  iUlp_PPTL1(Null)  iUlp_OPreq1(Null)  iUlp_Pb1(Null)  iUlp_PTL1(Null)  iUlp_Pa2(Null)  iUlp_Px2|()|  iUlp_OP2(Null)  iUlp_Usrreq2(Null)  iUlp_PPTL2(Null)  iUlp_OPreq2(Null)  iUlp_Pb2(Null)  iUlp_PTL2(Null)  iUlp_Pa4(Null)  iUlp_Px4|()|  iUlp_OP4(Null)  iUlp_Usrreq4(Null)  iUlp_PPTL4(Null)  iUlp_OPreq4(Null)  iUlp_Pb4(Null)  iUlp_PTL4(Null)  iUlp_Po2|()|  iUlp_Po3|()|  iUlp_Poe3(Null)  iUlp_Po4|()|  iUlp_PI|()|  iDrub_Pa1(Null)  iDrub_Px1|()|  iDrub_OP1(Null)  iDrub_Usrreq1(Null)  iDrub_PPTL1(Null)  iDrub_OPreq1(Null)  iDrub_Pb1(Null)  iDrub_PTL1(red)  iDrub_Pa2(Null)  iDrub_Px2|()|  iDrub_OP2(Null)  iDrub_Usrreq2(Null)  iDrub_PPTL2(Null)  iDrub_OPreq2(Null)  iDrub_Pb2(Null)  iDrub_PTL2(red)  iDrub_Pa3(Null)  iDrub_Px3|()|  iDrub_OP3(Null)  iDrub_Usrreq3(Null)  iDrub_PPTL3(Null)  iDrub_OPreq3(Null)  iDrub_Pb3(Null)  iDrub_PTL3(green)  iDrub_Pa4(Null)  iDrub_Px4|()|  iDrub_OP4(Null)  iDrub_Usrreq4(Null)  iDrub_PPTL4(Null)  iDrub_OPreq4(Null)  iDrub_Pb4(Null)  iDrub_PTL4(red)  iDrub_Po1|()|  iDrub_Poe1(Null)  iDrub_Po2|()|  iDrub_Po3|()|  iDrub_Poe3(Null)  iDrub_Po4|()|  iDrub_Poe4(Null)  iDrub_PI|()|]
 ConstantPlaceList [full(full)  full(full)  full(full)  full(full)  full(full)  full(full)]
________________________________________ TICK 43 ________________________________________________________
 ExecutionList []
[iRbr_Tu1 conditions are false] Delay:0 [iRbr_Tout1 conditions are false] Delay:0 [iRbr_Te1 conditions are false] Delay:1 [iRbr_Ti1 conditions are false] Delay:0 [iRbr_Tg1 conditions are false] Delay:1 [iRbr_Tge1 conditions are false] Delay:0 [iRbr_Tu2 conditions are false] Delay:0 [iRbr_Tout2 conditions are false] Delay:0 [iRbr_Te2 conditions are false] Delay:1 [iRbr_Ti2 conditions are false] Delay:0 [iRbr_Tg2 conditions are false] Delay:1 [iRbr_Tge2 conditions are false] Delay:0 [iRbr_Tu3 conditions are false] Delay:0 [iRbr_Tout3 conditions are false] Delay:0 [iRbr_Te3 conditions are false] Delay:1 [iRbr_Ti3 conditions are false] Delay:0 [iRbr_Tg3 conditions are false] Delay:1 [iRbr_Tge3 conditions are false] Delay:0 [iRbr_Tu4 conditions are false] Delay:0 [iRbr_Tout4 conditions are false] Delay:0 [iRbr_Te4 conditions are false] Delay:1 [iRbr_Ti4 conditions are false] Delay:0 [iRbr_Tg4 conditions are false] Delay:1 [iRbr_Tge4 conditions are false] Delay:0 [iMac_Tu1 conditions are false] Delay:0 [iMac_Tout1 conditions are false] Delay:0 [iMac_Te1 conditions are false] Delay:1 [iMac_Ti1 conditions are false] Delay:0 [iMac_Tg1 conditions are false] Delay:1 [iMac_Tge1 conditions are false] Delay:0 [iMac_Tu2 conditions are false] Delay:0 [iMac_Tout2 conditions are false] Delay:0 [iMac_Te2 conditions are false] Delay:1 [iMac_Ti2 conditions are false] Delay:0 [iMac_Tg2 conditions are false] Delay:1 [iMac_Tge2 conditions are false] Delay:0 [iVuia_Tu1 conditions are false] Delay:0 [iVuia_Tout1 conditions are false] Delay:0 [iVuia_Te1 conditions are false] Delay:1 [iVuia_Ti1 conditions are false] Delay:0 [iVuia_Tg1 conditions are false] Delay:1 [iVuia_Tge1 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg2 conditions are false] Delay:1 [iVuia_Tge2 conditions are false] Delay:0 [iVuia_Tu2 conditions are false] Delay:0 [iVuia_Tout2 conditions are false] Delay:0 [iVuia_Te2 conditions are false] Delay:1 [iVuia_Ti2 conditions are false] Delay:0 [iVuia_Tg4 conditions are false] Delay:1 [iVuia_Tge4 conditions are false] Delay:0 [iVuia_Tu3 conditions are false] Delay:0 [iVuia_Tout3 conditions are false] Delay:0 [iVuia_Te3 conditions are false] Delay:1 [iVuia_Ti3 conditions are false] Delay:0 [iUlp_Tu1 conditions are false] Delay:0 [iUlp_Tout1 conditions are false] Delay:0 [iUlp_Te1 conditions are false] Delay:1 [iUlp_Ti1 conditions are false] Delay:0 [iUlp_Tu2 conditions are false] Delay:0 [iUlp_Tout2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Ti2 conditions are false] Delay:0 [iUlp_Te2 conditions are false] Delay:1 [iUlp_Tg2 conditions are false] Delay:1 [iUlp_Tge2 conditions are false] Delay:0 [iUlp_Tg3 conditions are false] Delay:1 [iUlp_Tge3 conditions are false] Delay:0 [iUlp_Tu4 conditions are false] Delay:0 [iUlp_Tout4 conditions are false] Delay:0 [iUlp_Te4 conditions are false] Delay:1 [iUlp_Ti4 conditions are false] Delay:0 [iUlp_Tg4 conditions are false] Delay:1 [iUlp_Tge4 conditions are false] Delay:0 [iDrub_Tu1 conditions are false] Delay:0 [iDrub_Tout1 conditions are false] Delay:0 [iDrub_Te1 conditions are false] Delay:1 [iDrub_Ti1 conditions are false] Delay:0 [iDrub_Tg1 conditions are false] Delay:1 [iDrub_Tge1 conditions are false] Delay:0 [iDrub_Tu2 conditions are false] Delay:0 [iDrub_Tout2 conditions are false] Delay:0 [iDrub_Te2 conditions are false] Delay:1 [iDrub_Ti2 conditions are false] Delay:0 [iDrub_Tg2 conditions are false] Delay:1 [iDrub_Tge2 conditions are false] Delay:0 [iDrub_Tu3 conditions are false] Delay:0 [iDrub_Tout3 conditions are false] Delay:0 [iDrub_Te3 conditions are false] Delay:1 [iDrub_Ti3 conditions are false] Delay:0 [iDrub_Tg3 conditions are false] Delay:1 [iDrub_Tge3 conditions are false] Delay:0 [iDrub_Tu4 conditions are false] Delay:0 [iDrub_Tout4 conditions are false] Delay:0 [iDrub_Te4 conditions are false] Delay:1 [iDrub_Ti4 conditions are false] Delay:0 [iDrub_Tg4 conditions are false] Delay:1 [iDrub_Tge4 conditions are false] Delay:0 
$$$$$$$$$$$$$$$ I got an Input From NetWork for iDrub_PTL3
