E:\FPGA\my.verilog.learn\uart_byte_rx\prj\uart_byte_rx\uart_byte_rx.ngc 1634281381
OK
