![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# Borg TinyQV

Run ```make``` to generate Verilog in the borg_peripheral submodule and run a
test there, and run tests and generate docs in this repository.

Note that this is work in progress, GDS generation for example works in the 
borg_peripheral submodule but not yet here.
