Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Aug 24 19:54:58 2020
| Host         : DESKTOP-ARKS4GD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Voltimetro_toplevel_control_sets_placed.rpt
| Design       : Voltimetro_toplevel
| Device       : xc7a35ti
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      4 |            5 |
|     10 |            2 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                                   Enable Signal                                   |                                  Set/Reset Signal                                 | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+
|  clk25MHz_gen/inst/clk_o |                                                                                   | rst_i_IBUF                                                                        |                1 |              1 |
|  clk25MHz_gen/inst/clk_o | inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[2].ffdx/compEnaH                     | inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[2].ffdx/rstH_aux                     |                1 |              1 |
|  clk25MHz_gen/inst/clk_o | inst_voltimetro/Monitor4K/contV/reg1/ffd_gen[7].ffdx/compEnaV                     | inst_voltimetro/Monitor4K/contV/reg1/ffd_gen[5].ffdx/rstV_aux                     |                1 |              1 |
|  clk25MHz_gen/inst/clk_o | inst_voltimetro/contUnos/cOnes_gen[3].BCD_counterN/reg0/ffd_gen[0].ffdx/ena_aux_4 | inst_voltimetro/contUnos/cOnes_gen[3].BCD_counterN/reg0/ffd_gen[3].ffdx/rst_aux   |                1 |              4 |
|  clk25MHz_gen/inst/clk_o | inst_voltimetro/ADC/ffd0/enchufe1                                                 | inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[2].ffdx/rst_aux   |                1 |              4 |
|  clk25MHz_gen/inst/clk_o | inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/p_0_in    | inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/rst_aux   |                1 |              4 |
|  clk25MHz_gen/inst/clk_o | inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/p_1_in    | inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/rst_aux   |                2 |              4 |
|  clk25MHz_gen/inst/clk_o | inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/p_2_in    | inst_voltimetro/contUnos/cOnes_gen[3].BCD_counterN/reg0/ffd_gen[2].ffdx/rst_aux_0 |                2 |              4 |
|  clk25MHz_gen/inst/clk_o |                                                                                   | inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[8].ffdx/rst_aux                      |                4 |             10 |
|  clk25MHz_gen/inst/clk_o | inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[8].ffdx/maxEna                       | inst_voltimetro/Monitor4K/contV/reg1/ffd_gen[6].ffdx/rst_aux                      |                4 |             10 |
|  clk25MHz_gen/inst/clk_o | inst_voltimetro/contBin/reg1/ffd_gen[1].ffdx/enchufe2                             | rst_i_IBUF                                                                        |                3 |             12 |
|  clk25MHz_gen/inst/clk_o |                                                                                   | inst_voltimetro/contBin/reg1/ffd_gen[0].ffdx/rst_aux                              |                8 |             16 |
+--------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+


