/* generated configuration header file - do not edit */
#ifndef BSP_PIN_CFG_H_
#define BSP_PIN_CFG_H_
#include "r_ioport.h"
#define ETH2_RXD3 (IOPORT_PORT_00_PIN_0)
#define ETH2_RXDV (IOPORT_PORT_00_PIN_1)
#define ETH2_TXEN (IOPORT_PORT_00_PIN_2)
#define ETH2_REFCLK (IOPORT_PORT_00_PIN_3)
#define ETH2_LINK (IOPORT_PORT_00_PIN_5)
#define ETH2_TXCLK (IOPORT_PORT_00_PIN_6)
#define ETH2_TXD3 (IOPORT_PORT_01_PIN_2)
#define ETH2_TXD2 (IOPORT_PORT_01_PIN_3)
#define ETH2_TXD1 (IOPORT_PORT_01_PIN_4)
#define ETH2_TXD0 (IOPORT_PORT_01_PIN_5)
#define TDO (IOPORT_PORT_02_PIN_4)
#define TDI (IOPORT_PORT_02_PIN_5)
#define TMS (IOPORT_PORT_02_PIN_6)
#define TCK (IOPORT_PORT_02_PIN_7)
#define TRACE_D5 (IOPORT_PORT_03_PIN_7)
#define BSC_CS0 (IOPORT_PORT_04_PIN_2)
#define CAN_RX (IOPORT_PORT_05_PIN_2)
#define CAN_TX (IOPORT_PORT_05_PIN_3)
#define ETH1_LINK (IOPORT_PORT_05_PIN_5)
#define ETH1_TXD2 (IOPORT_PORT_05_PIN_7)
#define ETH1_TXD3 (IOPORT_PORT_06_PIN_0)
#define ETH1_REFCLK (IOPORT_PORT_06_PIN_1)
#define ETH1_TXD1 (IOPORT_PORT_06_PIN_2)
#define ETH1_TXD0 (IOPORT_PORT_06_PIN_3)
#define ETH1_TXCLK (IOPORT_PORT_06_PIN_4)
#define ETH1_TXEN (IOPORT_PORT_06_PIN_5)
#define ETH1_RXD0 (IOPORT_PORT_06_PIN_6)
#define ETH1_RXD1 (IOPORT_PORT_06_PIN_7)
#define ETH1_RXD2 (IOPORT_PORT_07_PIN_0)
#define ETH1_RXD3 (IOPORT_PORT_07_PIN_1)
#define ETH1_RXDV (IOPORT_PORT_07_PIN_2)
#define ETH1_RXCLK (IOPORT_PORT_07_PIN_3)
#define USB_VBUSIN (IOPORT_PORT_07_PIN_4)
#define ETH_LED6 (IOPORT_PORT_08_PIN_2)
#define ETH0_RXD3 (IOPORT_PORT_08_PIN_4)
#define ETH0_RXDV (IOPORT_PORT_08_PIN_5)
#define ETH0_RXCLK (IOPORT_PORT_08_PIN_6)
#define ETH_MDC (IOPORT_PORT_08_PIN_7)
#define ETH_MDIO (IOPORT_PORT_09_PIN_0)
#define ETH0_REFCLK (IOPORT_PORT_09_PIN_1)
#define ETH0_TXD3 (IOPORT_PORT_09_PIN_3)
#define ETH0_TXD2 (IOPORT_PORT_09_PIN_4)
#define ETH0_TXD1 (IOPORT_PORT_09_PIN_5)
#define ETH0_TXD0 (IOPORT_PORT_09_PIN_6)
#define ETH0_TXCLK (IOPORT_PORT_09_PIN_7)
#define ETH0_TXEN (IOPORT_PORT_10_PIN_0)
#define ETH0_RXD0 (IOPORT_PORT_10_PIN_1)
#define ETH0_RXD1 (IOPORT_PORT_10_PIN_2)
#define ETH0_RXD2 (IOPORT_PORT_10_PIN_3)
#define ETH0_LINK (IOPORT_PORT_10_PIN_4)
#define SW1 (IOPORT_PORT_10_PIN_5)
#define SW3_Pin5 (IOPORT_PORT_10_PIN_6)
#define SW3_Pin1 (IOPORT_PORT_11_PIN_0)
#define SW3_Pin2 (IOPORT_PORT_11_PIN_3)
#define SW3_Pin3 (IOPORT_PORT_11_PIN_4)
#define SW3_Pin4 (IOPORT_PORT_11_PIN_6)
#define HYPER_DS (IOPORT_PORT_11_PIN_7)
#define HYRAM_IO7 (IOPORT_PORT_12_PIN_0)
#define HYRAM_IO6 (IOPORT_PORT_12_PIN_1)
#define HYRAM_IO5 (IOPORT_PORT_12_PIN_2)
#define HYRAM_IO4 (IOPORT_PORT_12_PIN_3)
#define HYRAM_RESET0 (IOPORT_PORT_12_PIN_4)
#define HYRAM_IO3 (IOPORT_PORT_12_PIN_5)
#define HYRAM_IO2 (IOPORT_PORT_12_PIN_6)
#define HYRAM_IO1 (IOPORT_PORT_12_PIN_7)
#define HYRAM_IO0 (IOPORT_PORT_13_PIN_0)
#define HYRAM_CS0 (IOPORT_PORT_13_PIN_1)
#define SW3_Pin6 (IOPORT_PORT_13_PIN_2)
#define HYRAM_CKP (IOPORT_PORT_13_PIN_3)
#define HYRAM_CKN (IOPORT_PORT_13_PIN_4)
#define SW3_Pin7 (IOPORT_PORT_13_PIN_7)
#define SW3_Pin8 (IOPORT_PORT_14_PIN_1)
#define XSPI0_ECS (IOPORT_PORT_14_PIN_2)
#define XSPI0_DS (IOPORT_PORT_14_PIN_4)
#define BSC_CS3 (IOPORT_PORT_14_PIN_5)
#define XSPI0_CKP (IOPORT_PORT_14_PIN_6)
#define XSPI0_IO0 (IOPORT_PORT_14_PIN_7)
#define XSPI0_IO1 (IOPORT_PORT_15_PIN_0)
#define XSPI0_IO2 (IOPORT_PORT_15_PIN_1)
#define XSPI0_IO3 (IOPORT_PORT_15_PIN_2)
#define XSPI0_IO4 (IOPORT_PORT_15_PIN_3)
#define XSPI0_IO5 (IOPORT_PORT_15_PIN_4)
#define XSPI0_IO6 (IOPORT_PORT_15_PIN_5)
#define XSPI0_IO7 (IOPORT_PORT_15_PIN_6)
#define XSPI0_CS0 (IOPORT_PORT_15_PIN_7)
#define XSPI0_RESET0 (IOPORT_PORT_16_PIN_1)
#define SW2 (IOPORT_PORT_16_PIN_3)
#define UART_USB_TX (IOPORT_PORT_16_PIN_5)
#define UART_USB_RX (IOPORT_PORT_16_PIN_6)
#define USB_OVRCUR (IOPORT_PORT_17_PIN_5)
#define RS485_RXD (IOPORT_PORT_17_PIN_7)
#define SCI_TXD (IOPORT_PORT_18_PIN_0)
#define RSPCK2 (IOPORT_PORT_18_PIN_4)
#define MOSI2 (IOPORT_PORT_18_PIN_5)
#define MISO2 (IOPORT_PORT_18_PIN_6)
#define SSL20 (IOPORT_PORT_18_PIN_7)
#define USB_VBUSEN_MDV4 (IOPORT_PORT_19_PIN_0)
#define ETH_LED7 (IOPORT_PORT_19_PIN_3)
#define RLED1 (IOPORT_PORT_19_PIN_4)
#define RLED0 (IOPORT_PORT_19_PIN_6)
#define ETH_LED4 (IOPORT_PORT_19_PIN_7)
#define RLED2 (IOPORT_PORT_20_PIN_0)
#define ETH_LED2_MDV0 (IOPORT_PORT_20_PIN_1)
#define ETH_LED0_MDV1 (IOPORT_PORT_20_PIN_2)
#define ETH_LED1_MDV2 (IOPORT_PORT_20_PIN_3)
#define ETH_LED3_MDV3 (IOPORT_PORT_20_PIN_4)
#define EEPROM_SCL (IOPORT_PORT_20_PIN_5)
#define EEPROM_SDA (IOPORT_PORT_20_PIN_6)
#define ETH_LED5 (IOPORT_PORT_21_PIN_0)
#define TRACE_D0 (IOPORT_PORT_21_PIN_1)
#define TRACE_D1 (IOPORT_PORT_21_PIN_2)
#define TRACE_D2 (IOPORT_PORT_21_PIN_3)
#define TRACE_D3 (IOPORT_PORT_21_PIN_4)
#define TRACE_D4 (IOPORT_PORT_21_PIN_5)
#define TRACE_D6 (IOPORT_PORT_21_PIN_7)
#define TRACE_D7 (IOPORT_PORT_22_PIN_0)
#define TRACE_CTL (IOPORT_PORT_22_PIN_1)
#define TRACE_CLK (IOPORT_PORT_22_PIN_2)
#define I2C_SCL_A (IOPORT_PORT_22_PIN_6)
#define I2C_SDA_A (IOPORT_PORT_22_PIN_7)
#define RLED3 (IOPORT_PORT_23_PIN_4)
#define ETH2_RXD0 (IOPORT_PORT_23_PIN_7)
#define ETH2_RXD1 (IOPORT_PORT_24_PIN_0)
#define ETH2_RXCLK (IOPORT_PORT_24_PIN_1)
#define ETH2_RXD2 (IOPORT_PORT_24_PIN_2)
extern const ioport_cfg_t g_bsp_pin_cfg; /* RSK+RZT2M */
#endif /* BSP_PIN_CFG_H_ */
