#
testinglayout Nand layout
|I33
|I34
|I35
|I36
#
testinglayout XOR layout
|I32
|I30
|I31
|I29
#
testinglayout inverter layout
|I25
|I23
|I27
|I28
|I24
|I26
#ISCELL
NCSU_TechLib_tsmc03 metal1 symbolic
Cin
s1
s0
Vdd
ov
s2
s3
s33
s22
s11
s00
#ISCELL
NCSU_TechLib_tsmc03 M2_M1 symbolic
I1
I55
I54
I30
I28
I27
I26
I25
I24
I23
I19
I18
I17
I16
I15
I14
I12
I11
I10
I9
I13
I8
I7
I6
I5
I4
I3
I2
I29
I22
I20
I21
