Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Administrator/Desktop/FILE/CPU2/test2_1_isim_beh.exe -prj C:/Users/Administrator/Desktop/FILE/CPU2/test2_1_beh.prj work.test2_1 work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/Regfile.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/mux5_2_1.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/mux32_4_1.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/mux32_2_1.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/Inst_ROM.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/dff32.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/Control_Unit.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/alu.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/add32.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/WB_STAGE.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/MEM_STAGE.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/IF_STAGE.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/ID_STAGE.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/EXE_STAGE.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/mem_wb_register.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/if_id_register.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/id_exe_register.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/exe_mem_register.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/SCCPU.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/FILE/CPU2/test2_1.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/SCCPU.v" Line 43: Size mismatch in connection of port <aluc>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/ID_STAGE.v" Line 52: Size mismatch in connection of port <wn>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/ID_STAGE.v" Line 53: Size mismatch in connection of port <y>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/SCCPU.v" Line 45: Size mismatch in connection of port <id_aluc>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/SCCPU.v" Line 46: Size mismatch in connection of port <exe_aluc>. Formal port size is 3-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/SCCPU.v" Line 48: Size mismatch in connection of port <ealuc>. Formal port size is 3-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "C:/Users/Administrator/Desktop/FILE/CPU2/../../SCCPU/SCCPU.v" Line 54: Size mismatch in connection of port <mem_rn>. Formal port size is 6-bit while actual signal size is 5-bit.
Completed static elaboration
Fuse Memory Usage: 100968 KB
Fuse CPU Usage: 186 ms
Compiling module dff32
Compiling module add32
Compiling module mux32_4_1
Compiling module Inst_ROM
Compiling module IF_STAGE
Compiling module if_id_register
Compiling module Control_Unit
Compiling module Regfile
Compiling module mux5_2_1
Compiling module ID_STAGE
Compiling module id_exe_register
Compiling module mux32_2_1
Compiling module alu
Compiling module EXE_STAGE
Compiling module exe_mem_register
Compiling module MEM_STAGE
Compiling module mem_wb_register
Compiling module WB_STAGE
Compiling module SCCPU
Compiling module test2_1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable C:/Users/Administrator/Desktop/FILE/CPU2/test2_1_isim_beh.exe
Fuse Memory Usage: 107608 KB
Fuse CPU Usage: 264 ms
