{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612380407710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612380407710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 03 20:26:47 2021 " "Processing started: Wed Feb 03 20:26:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612380407710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612380407710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica_1_B -c Practica_1_B " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica_1_B -c Practica_1_B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612380407710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612380408008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612380408008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica_1_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica_1_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica_1_B " "Found entity 1: Practica_1_B" {  } { { "Practica_1_B.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_1_B/Practica_1_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612380414580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612380414580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica_1_B " "Elaborating entity \"Practica_1_B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612380414603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst9 " "Elaborating entity \"7447\" for hierarchy \"7447:inst9\"" {  } { { "Practica_1_B.bdf" "inst9" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_1_B/Practica_1_B.bdf" { { 360 600 720 520 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612380414667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst9 " "Elaborated megafunction instantiation \"7447:inst9\"" {  } { { "Practica_1_B.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_1_B/Practica_1_B.bdf" { { 360 600 720 520 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612380414668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst2 " "Elaborating entity \"74157\" for hierarchy \"74157:inst2\"" {  } { { "Practica_1_B.bdf" "inst2" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_1_B/Practica_1_B.bdf" { { 312 344 464 504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612380414676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst2 " "Elaborated megafunction instantiation \"74157:inst2\"" {  } { { "Practica_1_B.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_1_B/Practica_1_B.bdf" { { 312 344 464 504 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612380414676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst1 " "Elaborating entity \"7485\" for hierarchy \"7485:inst1\"" {  } { { "Practica_1_B.bdf" "inst1" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_1_B/Practica_1_B.bdf" { { 8 336 456 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612380414688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst1 " "Elaborated megafunction instantiation \"7485:inst1\"" {  } { { "Practica_1_B.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_1_B/Practica_1_B.bdf" { { 8 336 456 216 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612380414688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst1\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst1\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612380414696 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst1\|f7485:sub 7485:inst1 " "Elaborated megafunction instantiation \"7485:inst1\|f7485:sub\", which is child of megafunction instantiation \"7485:inst1\"" {  } { { "7485.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "Practica_1_B.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_1_B/Practica_1_B.bdf" { { 8 336 456 216 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612380414697 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "1 " "Ignored 1 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1612380414911 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1612380414911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612380415187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612380415611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612380415611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612380415665 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612380415665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612380415665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612380415665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612380415700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 03 20:26:55 2021 " "Processing ended: Wed Feb 03 20:26:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612380415700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612380415700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612380415700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612380415700 ""}
