
---------- Begin Simulation Statistics ----------
final_tick                               102330294949001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1161479                       # Simulator instruction rate (inst/s)
host_mem_usage                                1492856                       # Number of bytes of host memory used
host_op_rate                                  1253790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5122.32                       # Real time elapsed on the host
host_tick_rate                              111349430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5949463128                       # Number of instructions simulated
sim_ops                                    6422308256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.570367                       # Number of seconds simulated
sim_ticks                                570366873501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       262144                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           64                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           64                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       114688                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           28                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           28                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4106    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4106                      
system.ruby.DMA_Controller.I.allocI_store |        1792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         1792                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        4874    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         4874                      
system.ruby.DMA_Controller.M.allocTBE    |         769    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total          769                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        1792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         1792                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       46465    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        46465                      
system.ruby.DMA_Controller.S.SloadSEvent |          56    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           56                      
system.ruby.DMA_Controller.S.allocTBE    |        4102    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         4102                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        4106    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         4106                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |      173041    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total       173041                      
system.ruby.DMA_Controller.SloadSEvent   |          56    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           56                      
system.ruby.DMA_Controller.Stallmandatory_in |      219506    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total       219506                      
system.ruby.DMA_Controller.allocI_load   |        4106    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4106                      
system.ruby.DMA_Controller.allocI_store  |        1792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         1792                      
system.ruby.DMA_Controller.allocTBE      |        4871    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         4871                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        4874    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         4874                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        4106    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         4106                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        1792    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         1792                      
system.ruby.Directory_Controller.I.deallocTBE |     1335831     25.18%     25.18% |     1325430     24.99%     50.17% |     1316700     24.82%     74.99% |     1326892     25.01%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      5304853                      
system.ruby.Directory_Controller.I_GetML1C1_0.Progress |       98401     24.92%     24.92% |       95157     24.10%     49.02% |      100622     25.49%     74.51% |      100642     25.49%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Progress::total       394822                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |        2783     36.09%     36.09% |        1792     23.24%     59.33% |        3136     40.67%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total         7711                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress |     1238293     25.20%     25.20% |     1231147     25.06%     50.26% |     1216939     24.77%     75.03% |     1227096     24.97%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress::total      4913475                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |      966818     23.57%     23.57% |     1117515     27.24%     50.80% |      955153     23.28%     74.09% |     1063163     25.91%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total      4102649                      
system.ruby.Directory_Controller.M.allocTBE |        9646     32.69%     32.69% |        5994     20.31%     53.00% |        6324     21.43%     74.42% |        7548     25.58%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total        29512                      
system.ruby.Directory_Controller.M.deallocTBE |      935386     25.01%     25.01% |      930726     24.89%     49.90% |      937510     25.07%     74.98% |      935733     25.02%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      3739355                      
system.ruby.Directory_Controller.M_GetM.Progress |        2069     38.41%     38.41% |        1279     23.75%     62.16% |        1185     22.00%     84.16% |         853     15.84%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total         5386                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |        1760     23.05%     23.05% |        1693     22.17%     45.23% |        1369     17.93%     63.16% |        2813     36.84%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total         7635                      
system.ruby.Directory_Controller.M_GetS.Progress |        7577     31.41%     31.41% |        4715     19.54%     50.95% |        5139     21.30%     72.25% |        6695     27.75%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        24126                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |       38010     18.78%     18.78% |       53460     26.42%     45.20% |       28397     14.03%     59.23% |       82511     40.77%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total       202378                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Progress |        7577     31.41%     31.41% |        4715     19.54%     50.95% |        5139     21.30%     72.25% |        6695     27.75%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Progress::total        24126                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |       89620     30.22%     30.22% |       87895     29.64%     59.87% |       28968      9.77%     69.64% |       90030     30.36%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total       296513                      
system.ruby.Directory_Controller.M_PutML1C1_0.Progress |      925394     24.95%     24.95% |      924369     24.93%     49.88% |      930816     25.10%     74.98% |      927832     25.02%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Progress::total      3708411                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |         512    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total          512                      
system.ruby.Directory_Controller.Progress |     3384542     25.24%     25.24% |     3344307     24.94%     50.17% |     3342076     24.92%     75.09% |     3340839     24.91%    100.00%
system.ruby.Directory_Controller.Progress::total     13411764                      
system.ruby.Directory_Controller.S.allocTBE |      834915     25.00%     25.00% |      834290     24.99%     49.99% |      835703     25.03%     75.02% |      834238     24.98%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      3339146                      
system.ruby.Directory_Controller.S.deallocTBE |     1789026     25.73%     25.73% |     1735878     24.97%     50.70% |     1717544     24.70%     75.41% |     1709795     24.59%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      6952243                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |      163114     18.33%     18.33% |      127928     14.38%     32.71% |      434582     48.84%     81.55% |      164170     18.45%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total       889794                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |        4387     36.77%     36.77% |        1710     14.33%     51.10% |        2141     17.94%     69.04% |        3694     30.96%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        11932                      
system.ruby.Directory_Controller.S_GetML1C1_0.Progress |        3841     35.93%     35.93% |        1395     13.05%     48.98% |        2055     19.23%     68.21% |        3398     31.79%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Progress::total        10689                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |        5856     32.14%     32.14% |        3165     17.37%     49.51% |        1952     10.71%     60.22% |        7249     39.78%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total        18222                      
system.ruby.Directory_Controller.S_GetML1C1_1.Progress |         546     43.93%     43.93% |         315     25.34%     69.27% |          86      6.92%     76.19% |         296     23.81%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Progress::total         1243                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |         543     37.81%     37.81% |           0      0.00%     37.81% |         893     62.19%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total         1436                      
system.ruby.Directory_Controller.S_GetML1C1_3.Progress |      830528     24.96%     24.96% |      832580     25.02%     49.99% |      833562     25.05%     75.04% |      830544     24.96%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_3.Progress::total      3327214                      
system.ruby.Directory_Controller.S_GetML1C1_3.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |        1024    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_3.Stallreqto_in::total         1024                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress |      270316     26.97%     26.97% |      248635     24.81%     51.78% |      246533     24.60%     76.37% |      236788     23.63%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress::total      1002272                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |     1219904     33.50%     33.50% |      867986     23.84%     57.34% |      850211     23.35%     80.69% |      703131     19.31%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total      3641232                      
system.ruby.Directory_Controller.Stallreqto_in |     2488408     27.14%     27.14% |     2261434     24.66%     51.80% |     2306197     25.15%     76.95% |     2113067     23.05%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total      9169106                      
system.ruby.Directory_Controller.allocTBE |      844561     25.07%     25.07% |      840284     24.94%     50.02% |      842027     25.00%     75.01% |      841786     24.99%    100.00%
system.ruby.Directory_Controller.allocTBE::total      3368658                      
system.ruby.Directory_Controller.deallocTBE |     4064630     25.39%     25.39% |     3993744     24.95%     50.34% |     3973895     24.82%     75.16% |     3976114     24.84%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     16008383                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1155790103                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1155790103    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1155790103                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1156812673                      
system.ruby.IFETCH.latency_hist_seqr     |  1156812673    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1156812673                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      1022570                      
system.ruby.IFETCH.miss_latency_hist_seqr |     1022570    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      1022570                      
system.ruby.L1Cache_Controller.I.allocI_load |     1508780     25.42%     25.42% |     1566387     26.39%     51.81% |     1469636     24.76%     76.57% |     1390964     23.43%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      5935767                      
system.ruby.L1Cache_Controller.I.allocI_store |      116188     29.07%     29.07% |      103818     25.98%     55.05% |      101225     25.33%     80.38% |       78389     19.62%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       399620                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     1623964     25.65%     25.65% |     1669200     26.36%     52.01% |     1569849     24.79%     76.81% |     1468355     23.19%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      6331368                      
system.ruby.L1Cache_Controller.I_store.Progress |        1148     61.03%     61.03% |         289     15.36%     76.40% |         221     11.75%     88.14% |         223     11.86%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         1881                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |        1216     26.71%     26.71% |         884     19.42%     46.13% |        1128     24.78%     70.91% |        1324     29.09%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total         4552                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    31217127     25.13%     25.13% |    30776672     24.78%     49.90% |    30884653     24.86%     74.77% |    31345652     25.23%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    124224104                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    15973176     24.01%     24.01% |    18034111     27.10%     51.11% |    15738416     23.65%     74.76% |    16791226     25.24%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     66536929                      
system.ruby.L1Cache_Controller.M.allocTBE |      956287     25.79%     25.79% |      979509     26.42%     52.21% |      905922     24.43%     76.64% |      865925     23.36%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      3707643                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      967214     25.88%     25.88% |      986702     26.40%     52.28% |      912220     24.41%     76.68% |      871426     23.32%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      3737562                      
system.ruby.L1Cache_Controller.M_evict.Progress |      956287     25.79%     25.79% |      979509     26.42%     52.21% |      905922     24.43%     76.64% |      865925     23.36%    100.00%
system.ruby.L1Cache_Controller.M_evict.Progress::total      3707643                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |   155031713     25.79%     25.79% |   158790095     26.42%     52.22% |   146856107     24.43%     76.65% |   140337137     23.35%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total    601015052                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |         111    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total          111                      
system.ruby.L1Cache_Controller.MloadMEvent |    31217127     25.13%     25.13% |    30776672     24.78%     49.90% |    30884653     24.86%     74.77% |    31345652     25.23%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    124224104                      
system.ruby.L1Cache_Controller.MstoreMEvent |    15973176     24.01%     24.01% |    18034111     27.10%     51.11% |    15738416     23.65%     74.76% |    16791226     25.24%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     66536929                      
system.ruby.L1Cache_Controller.Progress  |     2474664     25.61%     25.61% |     2551299     26.40%     52.01% |     2378056     24.61%     76.61% |     2259988     23.39%    100.00%
system.ruby.L1Cache_Controller.Progress::total      9664007                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   313375885     24.70%     24.70% |   307985258     24.28%     48.98% |   320419183     25.26%     74.23% |   326925552     25.77%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   1268705878                      
system.ruby.L1Cache_Controller.S.allocTBE |     1513588     25.47%     25.47% |     1568881     26.40%     51.87% |     1468918     24.72%     76.59% |     1391265     23.41%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      5942652                      
system.ruby.L1Cache_Controller.S.deallocTBE |        9253     38.35%     38.35% |        5921     24.54%     62.89% |        4707     19.51%     82.40% |        4245     17.60%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        24126                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     1508780     25.42%     25.42% |     1566387     26.39%     51.81% |     1469636     24.76%     76.57% |     1390963     23.43%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      5935766                      
system.ruby.L1Cache_Controller.S_evict.Progress |      662562     25.44%     25.44% |      685997     26.34%     51.77% |      657923     25.26%     77.03% |      598228     22.97%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total      2604710                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |    54088686     25.32%     25.32% |    56287976     26.34%     51.66% |    54102112     25.32%     76.98% |    49180308     23.02%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total    213659082                      
system.ruby.L1Cache_Controller.S_store.Progress |      854667     25.51%     25.51% |      885504     26.43%     51.95% |      813989     24.30%     76.25% |      795612     23.75%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      3349772                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |          84    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           84                      
system.ruby.L1Cache_Controller.SloadSEvent |   313375885     24.70%     24.70% |   307985258     24.28%     48.98% |   320419183     25.26%     74.23% |   326925552     25.77%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   1268705878                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |        1300     28.04%     28.04% |         884     19.07%     47.11% |        1128     24.33%     71.44% |        1324     28.56%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total         4636                      
system.ruby.L1Cache_Controller.Stallmandatory_in |   209120399     25.67%     25.67% |   215078071     26.40%     52.07% |   200958330     24.67%     76.74% |   189517445     23.26%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total    814674245                      
system.ruby.L1Cache_Controller.allocI_load |     1508780     25.42%     25.42% |     1566387     26.39%     51.81% |     1469636     24.76%     76.57% |     1390964     23.43%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      5935767                      
system.ruby.L1Cache_Controller.allocI_store |      116188     29.07%     29.07% |      103818     25.98%     55.05% |      101225     25.33%     80.38% |       78389     19.62%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       399620                      
system.ruby.L1Cache_Controller.allocTBE  |     2469875     25.59%     25.59% |     2548390     26.41%     52.00% |     2374840     24.61%     76.61% |     2257190     23.39%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      9650295                      
system.ruby.L1Cache_Controller.deallocTBE |        9253     38.35%     38.35% |        5921     24.54%     62.89% |        4707     19.51%     82.40% |        4245     17.60%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        24126                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     1623964     25.65%     25.65% |     1669200     26.36%     52.01% |     1569849     24.79%     76.81% |     1468355     23.19%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      6331368                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     1508780     25.42%     25.42% |     1566387     26.39%     51.81% |     1469636     24.76%     76.57% |     1390963     23.43%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      5935766                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      967214     25.88%     25.88% |      986702     26.40%     52.28% |      912220     24.41%     76.68% |      871426     23.32%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      3737562                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    237139879                      
system.ruby.LD.hit_latency_hist_seqr     |   237139879    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    237139879                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    242053075                      
system.ruby.LD.latency_hist_seqr         |   242053075    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     242053075                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      4913196                      
system.ruby.LD.miss_latency_hist_seqr    |     4913196    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      4913196                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        42135                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       42135    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        42135                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples        61796                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |       61796    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total        61796                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        19661                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       19661    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        19661                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples        61796                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |       61796    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total        61796                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples        61796                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |       61796    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total        61796                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      2891153                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     2891153    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      2891153                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      2929371                      
system.ruby.RMW_Read.latency_hist_seqr   |     2929371    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      2929371                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        38218                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       38218    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        38218                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     63541845                      
system.ruby.ST.hit_latency_hist_seqr     |    63541845    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     63541845                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     67221528                      
system.ruby.ST.latency_hist_seqr         |    67221528    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      67221528                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      3679683                      
system.ruby.ST.miss_latency_hist_seqr    |     3679683    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      3679683                      
system.ruby.dir_cntrl0.fully_busy_cycles        77770                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.008535                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.981444                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.003632                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5293.676162                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.002959                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   500.006781                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.012850                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.213932                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 11390.935809                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005027                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999941                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fully_busy_cycles        70681                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.008334                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.985029                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.003567                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5302.693223                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.002927                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   500.007997                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.012679                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.285581                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 12306.321225                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.004970                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999876                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fully_busy_cycles        72077                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.008279                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.947632                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.003550                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5428.473667                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.002924                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   500.005861                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.012638                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.472073                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 12221.204951                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.004971                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999741                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fully_busy_cycles        66047                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.008297                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.992877                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.003545                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5384.931461                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.002922                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   500.006865                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.012638                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.466849                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 12866.047347                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.004968                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999808                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        55966                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  5469.269961                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.003227                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 903585.740504                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time   497.084148                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 16302.095636                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   496.742424                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1459466911                      
system.ruby.hit_latency_hist_seqr        |  1459466911    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1459466911                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles      53090111                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs    78.569711                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6504.646550                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.364996                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  4039.534536                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.003590                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.002175                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16431.020375                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   859.360296                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles      54602679                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs    44.940894                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6504.255773                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.363086                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  4147.289595                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.003698                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.915454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.002241                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16510.107838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   599.422504                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles      51021966                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs    79.407343                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6494.751585                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.368781                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  3910.272724                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.003459                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.002091                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16468.313498                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   537.486090                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles      48111891                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs    71.883194                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6541.077827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.373139                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  3700.533549                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.003267                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.998972                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001986                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16478.599859                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   564.977985                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     1469140239                      
system.ruby.latency_hist_seqr            |  1469140239    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1469140239                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      9673328                      
system.ruby.miss_latency_hist_seqr       |     9673328    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      9673328                      
system.ruby.network.average_flit_latency    17.034172                      
system.ruby.network.average_flit_network_latency    12.844722                      
system.ruby.network.average_flit_queueing_latency     4.189451                      
system.ruby.network.average_flit_vnet_latency |   15.029195                       |    5.003472                       |   11.022550                      
system.ruby.network.average_flit_vqueue_latency |    5.977530                       |    6.000012                       |    1.000258                      
system.ruby.network.average_hops             1.001291                      
system.ruby.network.average_packet_latency    16.878212                      
system.ruby.network.average_packet_network_latency    13.380925                      
system.ruby.network.average_packet_queueing_latency     3.497287                      
system.ruby.network.average_packet_vnet_latency |   24.997745                       |    5.003472                       |    9.642716                      
system.ruby.network.average_packet_vqueue_latency |    5.965296                       |    6.000012                       |    1.000308                      
system.ruby.network.avg_link_utilization     0.225579                      
system.ruby.network.avg_vc_load          |    0.095356     42.27%     42.27% |    0.011111      4.93%     47.20% |    0.010646      4.72%     51.92% |    0.010643      4.72%     56.63% |    0.012541      5.56%     62.19% |    0.001399      0.62%     62.81% |    0.001394      0.62%     63.43% |    0.001394      0.62%     64.05% |    0.059961     26.58%     90.63% |    0.007614      3.38%     94.01% |    0.006771      3.00%     97.01% |    0.006749      2.99%    100.00%
system.ruby.network.avg_vc_load::total       0.225579                      
system.ruby.network.ext_in_link_utilization     85738260                      
system.ruby.network.ext_out_link_utilization     85738259                      
system.ruby.network.flit_network_latency |   729633626                       |    31824125                       |   339826318                      
system.ruby.network.flit_queueing_latency |   290195636                       |    38162524                       |    30838057                      
system.ruby.network.flits_injected       |    48547755     56.62%     56.62% |     6360408      7.42%     64.04% |    30830099     35.96%    100.00%
system.ruby.network.flits_injected::total     85738262                      
system.ruby.network.flits_received       |    48547752     56.62%     56.62% |     6360408      7.42%     64.04% |    30830099     35.96%    100.00%
system.ruby.network.flits_received::total     85738259                      
system.ruby.network.int_link_utilization     85848956                      
system.ruby.network.packet_network_latency |   243336602                       |    31824125                       |   154249236                      
system.ruby.network.packet_queueing_latency |    58068232                       |    38162524                       |    16001385                      
system.ruby.network.packets_injected     |     9734343     30.33%     30.33% |     6360408     19.82%     50.15% |    15996451     49.85%    100.00%
system.ruby.network.packets_injected::total     32091202                      
system.ruby.network.packets_received     |     9734342     30.33%     30.33% |     6360408     19.82%     50.15% |    15996451     49.85%    100.00%
system.ruby.network.packets_received::total     32091201                      
system.ruby.network.routers0.buffer_reads     43583089                      
system.ruby.network.routers0.buffer_writes     43583089                      
system.ruby.network.routers0.crossbar_activity     43583089                      
system.ruby.network.routers0.sw_input_arbiter_activity     43648707                      
system.ruby.network.routers0.sw_output_arbiter_activity     43583089                      
system.ruby.network.routers1.buffer_reads     43621159                      
system.ruby.network.routers1.buffer_writes     43621159                      
system.ruby.network.routers1.crossbar_activity     43621159                      
system.ruby.network.routers1.sw_input_arbiter_activity     43679529                      
system.ruby.network.routers1.sw_output_arbiter_activity     43621159                      
system.ruby.network.routers2.buffer_reads     42511116                      
system.ruby.network.routers2.buffer_writes     42511116                      
system.ruby.network.routers2.crossbar_activity     42511116                      
system.ruby.network.routers2.sw_input_arbiter_activity     42571494                      
system.ruby.network.routers2.sw_output_arbiter_activity     42511116                      
system.ruby.network.routers3.buffer_reads     41871851                      
system.ruby.network.routers3.buffer_writes     41871851                      
system.ruby.network.routers3.crossbar_activity     41871851                      
system.ruby.network.routers3.sw_input_arbiter_activity     41930059                      
system.ruby.network.routers3.sw_output_arbiter_activity     41871851                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   1469140242                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000130                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  1469140217    100.00%    100.00% |          25      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1469140242                      
system.switch_cpus0.Branches                 12372180                       # Number of branches fetched
system.switch_cpus0.committedInsts          191779683                       # Number of instructions committed
system.switch_cpus0.committedOps            310546609                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           60552067                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                47663                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           16379441                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 5598                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.006632                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          285937880                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 6700                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.993368                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1140733747                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1133168952.000026                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     77737229                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     46817180                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     11847854                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     214182418                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            214182418                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    382609552                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    201709954                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             338548                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      7564794.999974                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    153329379                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           153329379                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    351418461                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     79952313                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           60504394                       # Number of load instructions
system.switch_cpus0.num_mem_refs             76878763                       # number of memory refs
system.switch_cpus0.num_store_insts          16374369                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       322729      0.10%      0.10% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        111191620     35.81%     35.91% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           81725      0.03%     35.94% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            40686      0.01%     35.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       21805694      7.02%     42.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     42.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            160      0.00%     42.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     42.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     42.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     42.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     42.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     42.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             398      0.00%     42.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     42.97% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu           18505      0.01%     42.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     42.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             112      0.00%     42.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc           1660      0.00%     42.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     42.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     42.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           196      0.00%     42.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     42.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     42.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     42.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     50328418     16.21%     59.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt         4811      0.00%     59.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv         8469      0.00%     59.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     49859974     16.06%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt         3206      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     75.24% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        15567695      5.01%     80.26% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        3906900      1.26%     81.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     44936699     14.47%     95.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     12467469      4.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         310547126                       # Class of executed instruction
system.switch_cpus1.Branches                  5946044                       # Number of branches fetched
system.switch_cpus1.committedInsts          186922100                       # Number of instructions committed
system.switch_cpus1.committedOps            301138989                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           59385194                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                46948                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           18051019                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 5459                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.001028                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          281739248                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 7725                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.998972                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1140733747                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1139560532.000004                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     44753030                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     39885829                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      5380453                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     228030428                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            228030428                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    406668437                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    214650456                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             339795                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1173214.999996                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    134073238                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           134073238                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    326218417                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     62343712                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           59339635                       # Number of load instructions
system.switch_cpus1.num_mem_refs             77386192                       # number of memory refs
system.switch_cpus1.num_store_insts          18046557                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       264808      0.09%      0.09% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         93852968     31.17%     31.25% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           88658      0.03%     31.28% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            36828      0.01%     31.30% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       23180240      7.70%     38.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     38.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            144      0.00%     38.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     38.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     38.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     38.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     38.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     38.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             446      0.00%     38.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     38.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu           12247      0.00%     39.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     39.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             208      0.00%     39.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc            273      0.00%     39.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     39.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     39.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift           224      0.00%     39.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     39.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     39.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     39.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     53425888     17.74%     56.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     56.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     56.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt         5226      0.00%     56.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv        19068      0.01%     56.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     56.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     52862344     17.55%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt         3714      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        11357067      3.77%     78.07% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        4672027      1.55%     79.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     47982568     15.93%     95.56% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     13374530      4.44%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         301139476                       # Class of executed instruction
system.switch_cpus2.Branches                 12445434                       # Number of branches fetched
system.switch_cpus2.committedInsts          195716380                       # Number of instructions committed
system.switch_cpus2.committedOps            313830211                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           61075455                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                48449                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           16085517                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 5366                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.007835                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          292087261                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 6799                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.992165                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1140733546                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1131795484.572939                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     78137732                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     46914877                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     11965303                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     217739631                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            217739631                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    386531490                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    205437500                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             295853                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      8938061.427061                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    153544119                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           153544119                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    352012702                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     79728645                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           61027002                       # Number of load instructions
system.switch_cpus2.num_mem_refs             77107617                       # number of memory refs
system.switch_cpus2.num_store_insts          16080615                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       256830      0.08%      0.08% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        111825194     35.63%     35.71% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           82277      0.03%     35.74% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            41312      0.01%     35.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       23360127      7.44%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            304      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             144      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu           14223      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             288      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc            277      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            68      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     43.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     50804768     16.19%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt         4714      0.00%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv         8019      0.00%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     50321363     16.03%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt         3141      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        15494670      4.94%     80.37% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        3783646      1.21%     81.57% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     45532332     14.51%     96.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     12296969      3.92%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         313830666                       # Class of executed instruction
system.switch_cpus3.Branches                 12950737                       # Number of branches fetched
system.switch_cpus3.committedInsts          199471839                       # Number of instructions committed
system.switch_cpus3.committedOps            321219321                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           63295817                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                43720                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           16790848                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 4685                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.012637                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          297076703                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 7193                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.987363                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1140733604                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1126318209.807135                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     86306393                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     51435784                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     12490533                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     217259793                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            217259793                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    387080325                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    204693353                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             264482                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      14415394.192865                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    161758529                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           161758529                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    370549972                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     86650964                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           63252091                       # Number of load instructions
system.switch_cpus3.num_mem_refs             80038628                       # number of memory refs
system.switch_cpus3.num_store_insts          16786537                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       216624      0.07%      0.07% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        117263632     36.51%     36.57% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           78873      0.02%     36.60% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            40913      0.01%     36.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       22421754      6.98%     43.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     43.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            208      0.00%     43.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     43.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     43.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     43.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     43.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     43.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             466      0.00%     43.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     43.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu           18474      0.01%     43.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     43.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             248      0.00%     43.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc            286      0.00%     43.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     43.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     43.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           222      0.00%     43.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     43.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     43.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     43.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     50802005     15.82%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt         5553      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv        17929      0.01%     59.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     50309926     15.66%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt         3931      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     75.08% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        17669376      5.50%     80.58% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        4225950      1.32%     81.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     45582715     14.19%     96.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     12560587      3.91%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         321219672                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           23                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean    406275591                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 422617762.114396                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     22505500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    991561500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 556803482500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   4469031501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101769022435000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           26                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 600543833.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 457122291.320800                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      5501000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    991908000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 563159175501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   7206526000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101759929247500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           21                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean    378239750                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 371422685.543951                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      1879000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    952814000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 566404009001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   3782397500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101760108542500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions            8                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 163388166.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 267261214.410328                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      3495000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    471926500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 569780266001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED    490164500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101760024518500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 570366873501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 570366873501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 570366873501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 570366873501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2    153587008                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total         153587008                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2     59901120                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total       59901120                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2      2399797                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total            2399797                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2       935955                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total            935955                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    269277574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            269277574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2    105022088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total           105022088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    374299662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           374299662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples   3297597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.001355814500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds        55587                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds        55587                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            5744142                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState            877325                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                    2399797                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                    935955                       # Number of write requests accepted
system.mem_ctrls2.readBursts                  2399797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                  935955                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                 34154                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                 4001                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0           133983                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1           157109                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2           175132                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3           155820                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4           133911                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5           132483                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6           113394                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7           112694                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8           101570                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9           105310                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10          123078                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11          153686                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12          236479                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13          211787                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14          182833                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15          136374                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0            52741                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1            49191                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2            63251                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3            61711                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4            58359                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5            54528                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6            46295                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7            44144                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8            43496                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9            43538                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10           54749                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11           69399                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12           93822                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13           66448                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14           72977                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15           57289                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.08                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                 27510527739                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat               11828215000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat            71866333989                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    11629.20                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               30379.20                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                 1645661                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                 698479                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                69.57                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               74.95                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6              2399797                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6              935955                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                2132813                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                 219857                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  12270                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    473                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     34                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     24                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     20                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     17                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     37                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     41                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    17                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    25                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                 20178                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                 20863                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                 51321                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                 55841                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                 56078                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                 56100                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                 56101                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                 56100                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                 56054                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                 56115                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                 56132                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                 56131                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                 56063                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                 55973                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                 55920                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                 55687                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                 55594                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                 55590                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    91                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       953438                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   221.351563                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   147.429829                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   226.058389                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127       389318     40.83%     40.83% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255       256050     26.86%     67.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383       122965     12.90%     80.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511        55735      5.85%     86.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639        42199      4.43%     90.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767        26993      2.83%     93.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895        33180      3.48%     97.17% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023        17916      1.88%     99.05% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151         9082      0.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       953438                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples        55587                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     42.557055                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    39.310705                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    20.188701                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-31         13426     24.15%     24.15% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-63        36782     66.17%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-95         3866      6.95%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-127         1077      1.94%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::128-159          316      0.57%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::160-191           78      0.14%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::192-223           24      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::224-255           10      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::256-287            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total        55587                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples        55587                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.765395                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.735787                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.008612                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16           34807     62.62%     62.62% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17             458      0.82%     63.44% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18           18942     34.08%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19            1325      2.38%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20              46      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               9      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total        55587                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM             151401152                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                2185856                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten               59644032                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys              153587008                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys            59901120                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                      265.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                      104.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   269.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                   105.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        2.89                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    2.07                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 570366565500                       # Total gap between requests
system.mem_ctrls2.avgGap                    170985.90                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2    151401152                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2     59644032                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 265445205.593158543110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 104571346.568386256695                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2      2399797                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2       935955                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2  71866333989                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2 13755530803020                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     29946.84                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  14696786.49                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   71.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.rank1.actEnergy          3566351460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy          1895553165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy         8932975380                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy        2618967960                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    45024223920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy    221917461030                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy     32142888960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      316098421875                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       554.201930                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE  81479976715                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  19045780000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 469841116786                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy          3241217280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy          1722744045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy         7957715640                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy        2245748400                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    45024223920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy    218929780950                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy     34658866080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      313780296315                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       550.137659                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE  88105636655                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  19045780000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 463215456846                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3    153520896                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total         153520896                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3     59809728                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total       59809728                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3      2398764                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total            2398764                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3       934527                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total            934527                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    269161663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            269161663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3    104861854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total           104861854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    374023517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           374023517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples   3292117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.001110755250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds        55446                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds        55446                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            5736983                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState            875047                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                    2398764                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                    934527                       # Number of write requests accepted
system.mem_ctrls3.readBursts                  2398764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                  934527                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                 36277                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                 4897                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0           137474                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1           156527                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2           179932                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3           153836                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4           135188                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5           127056                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6           113641                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7           115855                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8           101810                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9           107345                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10          120597                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11          151347                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12          238553                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13          202943                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14          182086                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15          138297                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0            53577                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1            49351                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2            64579                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3            62133                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4            58236                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5            53580                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6            45687                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7            43016                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8            43152                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9            44124                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10           54073                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11           68424                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12           94354                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13           66232                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14           72410                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15           56676                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.08                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                 27597426850                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat               11812435000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat            71894058100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    11681.51                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               30431.51                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                 1639989                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                 698316                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                69.42                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               75.12                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6              2398764                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6              934527                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                2131409                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                 218339                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  12082                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    426                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     28                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     22                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     20                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     21                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     25                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     38                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    25                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    26                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                 20109                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                 20821                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                 51275                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                 55682                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                 55920                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                 55985                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                 55973                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                 55946                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                 55938                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                 55983                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                 55953                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                 55939                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                 55926                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                 55869                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                 55716                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                 55568                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                 55451                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                 55452                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    99                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       953784                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   220.902879                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   147.358908                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   225.992144                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127       385949     40.47%     40.47% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255       261502     27.42%     67.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383       122505     12.84%     80.73% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511        55181      5.79%     86.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639        41698      4.37%     90.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767        26353      2.76%     93.65% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895        33341      3.50%     97.14% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023        17947      1.88%     99.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151         9308      0.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       953784                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples        55446                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     42.607059                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    39.235845                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    20.580888                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-31         13774     24.84%     24.84% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-63        36140     65.18%     90.02% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-95         3966      7.15%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::96-127         1143      2.06%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::128-159          299      0.54%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::160-191           87      0.16%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::192-223           21      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::224-255            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::256-287            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::288-319            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::992-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total        55446                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples        55446                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.765934                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.736196                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.011078                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16           34738     62.65%     62.65% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17             459      0.83%     63.48% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18           18820     33.94%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19            1357      2.45%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20              66      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total        55446                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM             151199168                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                2321728                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten               59494656                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys              153520896                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys            59809728                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                      265.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                      104.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   269.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                   104.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        2.89                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    2.07                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 570366631000                       # Total gap between requests
system.mem_ctrls3.avgGap                    171112.16                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3    151199168                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3     59494656                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 265091075.629824250937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 104309451.975730299950                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3      2398764                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3       934527                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3  71894058100                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3 13760027678553                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     29971.29                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  14724055.78                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   71.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.rank1.actEnergy          3507132300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy          1864081230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy         8874862920                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy        2607102900                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    45024223920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy    221407211280                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy     32572396320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      315857010870                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       553.778674                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE  82616630687                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  19045780000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 468704462814                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy          3302899740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy          1755529050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy         7993294260                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy        2245429980                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    45024223920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy    218730124770                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy     34827026880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      313878528600                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       550.309885                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE  88541842056                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  19045780000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 462779251445                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0    156283200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         156283200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0     59710144                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       59710144                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0      2441925                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2441925                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0       932971                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            932971                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    274004693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            274004693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0    104687258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           104687258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    378691951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           378691951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples   3333639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001092858750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        55350                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        55350                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5821390                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            873131                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2441925                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    932971                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2441925                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  932971                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 35800                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 5457                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           151417                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           157697                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           180533                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           151630                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           134783                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           124293                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           123190                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           109470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           102068                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           101566                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          122210                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          154704                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          241491                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          218883                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          191547                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          140643                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            51354                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            47429                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            61772                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            63330                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            61594                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            52083                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            45914                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            43927                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            43151                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            43700                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           54383                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           69596                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           93446                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           66334                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           72203                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           57268                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.08                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 28485934121                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               12030625000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            73600777871                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    11838.93                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               30588.93                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1655243                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 698659                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.79                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               75.33                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2441925                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              932971                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2165497                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 227226                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  12696                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    469                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     31                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     25                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     43                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     38                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    19                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 19896                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 20569                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 51201                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 55602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 55808                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 55839                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 55869                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 55849                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 55817                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 55867                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 55872                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 55869                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 55786                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 55723                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 55662                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 55444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 55353                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 55355                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   111                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       979704                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   217.770592                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   145.254977                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   224.206918                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       404509     41.29%     41.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       267333     27.29%     68.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       123424     12.60%     81.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        55654      5.68%     86.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        41585      4.24%     91.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        26656      2.72%     93.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        33276      3.40%     97.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        18042      1.84%     99.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         9225      0.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       979704                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        55350                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     43.468744                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    40.028553                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    21.102811                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-31         12712     22.97%     22.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-63        36760     66.41%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-95         4133      7.47%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-127         1207      2.18%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-159          390      0.70%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-191          102      0.18%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-223           30      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-255            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-351            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        55350                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        55350                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.756712                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.727271                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.005791                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           34890     63.04%     63.04% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             449      0.81%     63.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           18654     33.70%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1306      2.36%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              48      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        55350                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             153992000                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2291200                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               59358976                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              156283200                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            59710144                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      269.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      104.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   274.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   104.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.92                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.11                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 570366707000                       # Total gap between requests
system.mem_ctrls0.avgGap                    169002.75                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0    153992000                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0     59358976                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 269987629.286345660686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 104071569.997825145721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0      2441925                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0       932971                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0  73600777871                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0 13767140209412                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     30140.47                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  14756235.95                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   70.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3666075840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1948557930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         9090019680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2610422820                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    45024223920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    222388574010                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     31746288960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      316474163160                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       554.860701                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  80460226631                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  19045780000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 470860866870                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3329032140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1769418750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         8089712820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2231043660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    45024223920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    219807015510                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     33920053920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      314170500720                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       550.821787                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  86178320309                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  19045780000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 465142773192                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1    154190656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         154190656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1     59461376                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       59461376                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1      2409229                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2409229                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1       929084                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            929084                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    270335924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            270335924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1    104251104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           104251104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    374587028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           374587028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples   3302026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001022225500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        55204                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        55204                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5759750                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            871033                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2409229                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    929084                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2409229                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  929084                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 32523                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 3764                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           146490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           161433                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           184445                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           157054                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           135947                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           124723                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           115584                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           107492                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            97116                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           101655                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          124762                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          151555                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          238103                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          211413                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          187890                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          131044                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            50595                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            48056                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            61550                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            63152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            60989                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            53358                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            46623                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            42875                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            42421                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            43432                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           54331                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           68774                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           93086                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           67242                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           72540                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           56267                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.08                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 27887055461                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               11883530000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            72450292961                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11733.49                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30483.49                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1649807                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 697363                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                69.42                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               75.36                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2409229                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              929084                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2142031                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 221493                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  12473                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    476                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     33                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     21                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     27                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 19950                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 20604                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 51108                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 55454                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 55666                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 55688                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 55697                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 55704                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 55731                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 55681                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 55692                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 55738                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 55669                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 55577                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 55502                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 55313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 55207                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 55207                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       954825                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   221.326019                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   147.836189                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   225.923789                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       382679     40.08%     40.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       265533     27.81%     67.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       122025     12.78%     80.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        55850      5.85%     86.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        41342      4.33%     90.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        26843      2.81%     93.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        33383      3.50%     97.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        17923      1.88%     99.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         9247      0.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       954825                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        55204                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     43.049833                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    20.386916                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-31         13008     23.56%     23.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-63        36498     66.11%     89.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-95         4117      7.46%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-127         1136      2.06%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-159          324      0.59%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-191           93      0.17%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-223           18      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-255            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        55204                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        55204                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.761304                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.731791                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.006956                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           34672     62.81%     62.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             451      0.82%     63.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           18725     33.92%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1302      2.36%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              50      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        55204                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             152109184                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2081472                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               59218624                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              154190656                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            59461376                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      266.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      103.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   270.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   104.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.89                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.08                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 570366565000                       # Total gap between requests
system.mem_ctrls1.avgGap                    170854.73                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1    152109184                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1     59218624                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 266686568.008990973234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 103825496.800869464874                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1      2409229                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1       929084                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1  72450292961                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1 13752133940634                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     30071.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  14801819.79                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   71.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3471932100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1845371880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8878861320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2600045460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    45024223920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    221286675660                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     32674105440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      315781215780                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       553.645786                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  82885004086                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  19045780000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 468436089415                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3345532680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1778188995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         8090819520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2229973560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    45024223920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    219933393630                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     33813777120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      314215909425                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       550.901401                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  85900229898                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  19045780000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 465420863603                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 1426                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1426                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3404                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3404                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          150                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         3638                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         5058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    9660                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1836                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1836                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         2444                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1819                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         4443                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2457                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    13596                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               165000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 102330294949001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1642418                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1658418                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy             2308000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             2622913                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              938500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             4244000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              909000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              677496                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              918000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1663416                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
