strict digraph "compose( ,  )" {
	node [label="\N"];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc53f7648d0>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc53f70ec10>",
		fillcolor=turquoise,
		label="11:BL
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc53f70e510>]",
		style=filled,
		typ=Block];
	"11:CA" -> "11:BL"	[cond="[]",
		lineno=None];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc53f76b090>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"8:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fc53f772190>",
		fillcolor=linen,
		label="8:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"7:BL" -> "8:CS"	[cond="[]",
		lineno=None];
	"8:CS" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc53f7f56d0>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc53f7723d0>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc53f764150>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"8:CS" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=8];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"11:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc53f77d650>",
		fillcolor=turquoise,
		label="12:BL
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc53f77d510>]",
		style=filled,
		typ=Block];
	"12:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fc53f7f5110>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"9:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc53f777090>",
		fillcolor=turquoise,
		label="9:BL
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc53f716790>]",
		style=filled,
		typ=Block];
	"9:CA" -> "9:BL"	[cond="[]",
		lineno=None];
	"9:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BL"	[cond="[]",
		lineno=None];
	"10:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc53f764e50>",
		fillcolor=turquoise,
		label="10:BL
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc53f764650>]",
		style=filled,
		typ=Block];
	"10:CA" -> "10:BL"	[cond="[]",
		lineno=None];
	"10:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
