#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 22 13:51:57 2023
# Process ID: 9652
# Current directory: C:/Users/mauro/Desktop/LAB1-KittCar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26144 C:\Users\mauro\Desktop\LAB1-KittCar\LAB1-KittCar.xpr
# Log file: C:/Users/mauro/Desktop/LAB1-KittCar/vivado.log
# Journal file: C:/Users/mauro/Desktop/LAB1-KittCar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mauro/Desktop/LAB1-KittCar/LAB1-KittCar.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/mauro/Desktop/LAB1-KittCar/LAB1-KittCar.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.156 ; gain = 0.000
update_compile_order -fileset sources_1
eset_property top KittCarPWM [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 22 14:29:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/mauro/Desktop/LAB1-KittCar/LAB1-KittCar.runs/synth_1/runme.log
[Wed Mar 22 14:29:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/mauro/Desktop/LAB1-KittCar/LAB1-KittCar.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: KittCar_entity
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1334.316 ; gain = 250.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KittCar_entity' [C:/Users/mauro/Documents/Github/LAB1_DESD/KittCar_entity.vhd:36]
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter NUM_OF_BITS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Clock' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/Clock.vhd:6' bound to instance 'clock_inst' of component 'clock' [C:/Users/mauro/Documents/Github/LAB1_DESD/KittCar_entity.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Clock' [C:/Users/mauro/Documents/Github/LAB1_DESD/Clock.vhd:22]
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock' (1#1) [C:/Users/mauro/Documents/Github/LAB1_DESD/Clock.vhd:22]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ShiftPWM' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:6' bound to instance 'shift_PWM_inst' of component 'ShiftPWM' [C:/Users/mauro/Documents/Github/LAB1_DESD/KittCar_entity.vhd:86]
INFO: [Synth 8-638] synthesizing module 'ShiftPWM' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:21]
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
INFO: [Synth 8-638] synthesizing module 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:43]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'PulseWidthModulator' (2#1) [C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:43]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
	Parameter BIT_LENGTH bound to: 3 - type: integer 
	Parameter T_ON_INIT bound to: 64 - type: integer 
	Parameter PERIOD_INIT bound to: 128 - type: integer 
	Parameter PWM_INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'PulseWidthModulator' declared at 'C:/Users/mauro/Documents/Github/LAB1_DESD/PulseWidthModulator.vhd:16' bound to instance 'pwm_inst_I' of component 'PulseWidthModulator' [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'ShiftPWM' (3#1) [C:/Users/mauro/Documents/Github/LAB1_DESD/ShiftPWM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'KittCar_entity' (4#1) [C:/Users/mauro/Documents/Github/LAB1_DESD/KittCar_entity.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.977 ; gain = 305.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1397.844 ; gain = 313.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1397.844 ; gain = 313.539
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1397.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mauro/Downloads/basys3_master_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/mauro/Downloads/basys3_master_xdc.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mauro/Downloads/basys3_master_xdc.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/mauro/Downloads/basys3_master_xdc.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mauro/Downloads/basys3_master_xdc.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/mauro/Downloads/basys3_master_xdc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1507.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1603.633 ; gain = 519.328
29 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1603.633 ; gain = 595.973
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 22 14:38:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/mauro/Desktop/LAB1-KittCar/LAB1-KittCar.runs/synth_1/runme.log
[Wed Mar 22 14:38:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/mauro/Desktop/LAB1-KittCar/LAB1-KittCar.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1637.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 2252.105 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2252.105 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2252.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2319.195 ; gain = 698.105
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 22 14:52:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/mauro/Desktop/LAB1-KittCar/LAB1-KittCar.runs/synth_1/runme.log
[Wed Mar 22 14:52:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/mauro/Desktop/LAB1-KittCar/LAB1-KittCar.runs/impl_1/runme.log
