<stg><name>crc24a_Pipeline_VITIS_LOOP_60_6</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %last, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body55:0 %j_1 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body55:1 %icmp_ln60 = icmp_eq  i5 %j_1, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body55:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body55:3 %add_ln60 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body55:4 %br_ln60 = br i1 %icmp_ln60, void %for.body55.split, void %for.end63.exitStub

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
for.body55.split:0 %zext_ln60 = zext i5 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body55.split:3 %p_addr = getelementptr i1 %p, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5">
<![CDATA[
for.body55.split:4 %p_load = load i5 %p_addr

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body55.split:7 %icmp_ln63 = icmp_eq  i5 %j_1, i5 23

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body55.split:8 %br_ln63 = br i1 %icmp_ln63, void %for.inc61, void %if.then59

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:0 %store_ln60 = store i5 %add_ln60, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:1 %br_ln60 = br void %for.body55

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
for.end63.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body55.split:1 %specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln61"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body55.split:2 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5">
<![CDATA[
for.body55.split:4 %p_load = load i5 %p_addr

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="1">
<![CDATA[
for.body55.split:5 %zext_ln62 = zext i1 %p_load

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body55.split:6 %write_ln62 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %c, i8 %zext_ln62

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then59:0 %write_ln63 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %last, i8 1

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
if.then59:1 %br_ln63 = br void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="p" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="c" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
<port id="41" name="last" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="last"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="j" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="last" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="48" from="empty" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="57" from="empty_1" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="empty_1" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="59" from="empty_1" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="64" from="empty_1" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="65" from="empty_1" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="70" from="c" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="71" from="empty" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="77" from="empty_1" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="78" from="empty_1" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="79" from="empty_1" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="84" from="empty_1" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="85" from="empty_1" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="89" from="StgValue_88" to="store_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="90" from="j" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="91" from="j" to="j_1" fromId="5" toId="10">
</dataflow>
<dataflow id="92" from="j_1" to="icmp_ln60" fromId="10" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_93" to="icmp_ln60" fromId="93" toId="11">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="95" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_97" to="empty" fromId="97" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_97" to="empty" fromId="97" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_97" to="empty" fromId="97" toId="12">
</dataflow>
<dataflow id="101" from="j_1" to="add_ln60" fromId="10" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_102" to="add_ln60" fromId="102" toId="13">
</dataflow>
<dataflow id="104" from="icmp_ln60" to="br_ln60" fromId="11" toId="14">
</dataflow>
<dataflow id="105" from="j_1" to="zext_ln60" fromId="10" toId="15">
</dataflow>
<dataflow id="106" from="p" to="p_addr" fromId="39" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_107" to="p_addr" fromId="107" toId="16">
</dataflow>
<dataflow id="109" from="zext_ln60" to="p_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="110" from="p_addr" to="p_load" fromId="16" toId="17">
</dataflow>
<dataflow id="111" from="j_1" to="icmp_ln63" fromId="10" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_112" to="icmp_ln63" fromId="112" toId="18">
</dataflow>
<dataflow id="114" from="icmp_ln63" to="br_ln63" fromId="18" toId="19">
</dataflow>
<dataflow id="115" from="add_ln60" to="store_ln60" fromId="13" toId="20">
</dataflow>
<dataflow id="116" from="j" to="store_ln60" fromId="5" toId="20">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecPipeline" to="specpipeline_ln61" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_42" to="specpipeline_ln61" fromId="42" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_49" to="specpipeline_ln61" fromId="49" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_49" to="specpipeline_ln61" fromId="49" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_49" to="specpipeline_ln61" fromId="49" toId="22">
</dataflow>
<dataflow id="123" from="empty_1" to="specpipeline_ln61" fromId="56" toId="22">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopName" to="specloopname_ln60" fromId="124" toId="23">
</dataflow>
<dataflow id="127" from="empty_3" to="specloopname_ln60" fromId="126" toId="23">
</dataflow>
<dataflow id="128" from="p_addr" to="p_load" fromId="16" toId="24">
</dataflow>
<dataflow id="129" from="p_load" to="zext_ln62" fromId="24" toId="25">
</dataflow>
<dataflow id="131" from="_ssdm_op_Write.axis.volatile.i8P128A" to="write_ln62" fromId="130" toId="26">
</dataflow>
<dataflow id="132" from="c" to="write_ln62" fromId="40" toId="26">
</dataflow>
<dataflow id="133" from="zext_ln62" to="write_ln62" fromId="25" toId="26">
</dataflow>
<dataflow id="134" from="_ssdm_op_Write.axis.volatile.i8P128A" to="write_ln63" fromId="130" toId="27">
</dataflow>
<dataflow id="135" from="last" to="write_ln63" fromId="41" toId="27">
</dataflow>
<dataflow id="137" from="StgValue_136" to="write_ln63" fromId="136" toId="27">
</dataflow>
<dataflow id="138" from="icmp_ln60" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="139" from="icmp_ln63" to="StgValue_3" fromId="18" toId="3">
</dataflow>
</dataflows>


</stg>
