# /home/polar/ProtoTracer-FPGA-FrontEND
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:13 on Jan 11,2026
# vlog -sv -work work /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/isa_pkg.sv 
# -- Compiling package isa_pkg
# 
# Top level modules:
# 	--none--
# End time: 06:31:13 on Jan 11,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/csr_file.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/scoreboard.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/fetch_unit.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/local_mem_banked.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/regfile_vector.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/compute_unit_top.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/regfile_fp.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/icache.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/scalar_wb_arb_pending2.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/decoder.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/graphics_pipeline.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/regfile_scalar.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/isa_pkg.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/write_merge_buf.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/gpipe_dispatcher.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/texture_cache.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/rop_unit.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/raster_unit.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/alu_scalar.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/lsu.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/alu_vector.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/agu.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/fp_alu.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/csr_file.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/scoreboard.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/fetch_unit.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/local_mem_banked.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/regfile_vector.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/compute_unit_top.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/regfile_fp.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/icache.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/scalar_wb_arb_pending2.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/decoder.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/graphics_pipeline.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/regfile_scalar.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/write_merge_buf.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/gpipe_dispatcher.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/texture_cache.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/rop_unit.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/raster_unit.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/alu_scalar.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/lsu.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/alu_vector.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/agu.sv
# /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/fp_alu.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:13 on Jan 11,2026
# vlog -sv -work work /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/csr_file.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/scoreboard.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/fetch_unit.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/local_mem_banked.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/regfile_vector.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/compute_unit_top.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/regfile_fp.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/icache.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/scalar_wb_arb_pending2.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/decoder.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/graphics_pipeline.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/regfile_scalar.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/write_merge_buf.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/gpipe_dispatcher.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/texture_cache.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/rop_unit.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/raster_unit.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/alu_scalar.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/lsu.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/alu_vector.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/agu.sv /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/fp_alu.sv /home/polar/ProtoTracer-FPGA-FrontEND/testbench/compute_unit_full_tb.sv 
# -- Compiling module csr_file
# -- Compiling module scoreboard
# -- Compiling module fetch_unit
# -- Compiling module local_mem_banked
# -- Compiling module regfile_vector
# -- Compiling module compute_unit_top
# -- Importing package isa_pkg
# -- Compiling module regfile_fp
# -- Compiling module icache
# -- Compiling module scalar_wb_arb_pending2
# -- Compiling module decoder
# -- Compiling module graphics_pipeline
# ** Warning: /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/graphics_pipeline.sv(8): (vlog-13314) Defaulting port 'issue_ctrl' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module regfile_scalar
# -- Compiling module write_merge_buf
# -- Compiling module gpipe_dispatcher
# ** Warning: /home/polar/ProtoTracer-FPGA-FrontEND/ip/compute unit/gpipe_dispatcher.sv(5): (vlog-13314) Defaulting port 'ctrl' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module texture_cache
# -- Compiling module rop_unit
# -- Compiling module raster_unit
# -- Compiling module alu_scalar
# -- Compiling module lsu
# -- Compiling module alu_vector
# -- Compiling module agu
# -- Compiling module fp_alu
# -- Compiling module compute_unit_full_tb
# 
# Top level modules:
# 	icache
# 	gpipe_dispatcher
# 	compute_unit_full_tb
# End time: 06:31:13 on Jan 11,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -c -t 1ns work.compute_unit_full_tb 
# Start time: 06:31:13 on Jan 11,2026
# Loading sv_std.std
# Loading work.isa_pkg
# Loading work.compute_unit_full_tb
# Loading work.compute_unit_top
# Loading work.graphics_pipeline
# Loading work.raster_unit
# Loading work.rop_unit
# Loading work.fetch_unit
# Loading work.decoder
# Loading work.scoreboard
# Loading work.regfile_scalar
# Loading work.regfile_fp
# Loading work.regfile_vector
# Loading work.agu
# Loading work.alu_scalar
# Loading work.fp_alu
# Loading work.alu_vector
# Loading work.texture_cache
# Loading work.local_mem_banked
# Loading work.csr_file
# Loading work.lsu
# Loading work.write_merge_buf
# Loading work.scalar_wb_arb_pending2
# 56 cyc=1 pc=00000000 if_valid=1 inst0=8000008b d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=0(rs1c=0) rs2=0(rs2c=0) rd=1(rdc=0) u1=1 u2=0 urd=1
# 56   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 66 cyc=2 pc=00000000 if_valid=1 inst0=8000008b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=0(rs1c=0) rs2=0(rs2c=0) rd=1(rdc=0) u1=1 u2=0 urd=1
# 66   manual_stall0=1 (rs1_busy=0 rs2_busy=0 rd_busy=1)
# 66   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 76 cyc=3 pc=00000000 if_valid=1 inst0=8000008b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=0(rs1c=0) rs2=0(rs2c=0) rd=1(rdc=0) u1=1 u2=0 urd=1
# 76   manual_stall0=1 (rs1_busy=0 rs2_busy=0 rd_busy=1)
# 76   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 86 cyc=4 pc=00000000 if_valid=1 inst0=8000008b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=0(rs1c=0) rs2=0(rs2c=0) rd=1(rdc=0) u1=1 u2=0 urd=1
# 86   manual_stall0=1 (rs1_busy=0 rs2_busy=0 rd_busy=1)
# 86   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 96 cyc=5 pc=00000000 if_valid=1 inst0=8000008b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=0(rs1c=0) rs2=0(rs2c=0) rd=1(rdc=0) u1=1 u2=0 urd=1
# 96   manual_stall0=1 (rs1_busy=0 rs2_busy=0 rd_busy=1)
# 96   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 96   WB.S rd=1 data=fffff800
# 106 cyc=6 pc=00000000 if_valid=1 inst0=8000008b d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=0(rs1c=0) rs2=0(rs2c=0) rd=1(rdc=0) u1=1 u2=0 urd=1
# 106   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 116 cyc=7 pc=00000004 if_valid=1 inst0=0050010b d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=0(rs1c=0) rs2=5(rs2c=0) rd=2(rdc=0) u1=1 u2=0 urd=1
# 116   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 126 cyc=8 pc=00000008 if_valid=1 inst0=0070018b d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=0(rs1c=0) rs2=7(rs2c=0) rd=3(rdc=0) u1=1 u2=0 urd=1
# 126   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 136 cyc=9 pc=0000000c if_valid=1 inst0=0031020b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=2(rs1c=0) rs2=3(rs2c=0) rd=4(rdc=0) u1=1 u2=1 urd=1
# 136   manual_stall0=1 (rs1_busy=1 rs2_busy=1 rd_busy=0)
# 136   SB busy_s(2,3,4)=110 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 146 cyc=10 pc=0000000c if_valid=1 inst0=0031020b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=2(rs1c=0) rs2=3(rs2c=0) rd=4(rdc=0) u1=1 u2=1 urd=1
# 146   manual_stall0=1 (rs1_busy=1 rs2_busy=1 rd_busy=0)
# 146   SB busy_s(2,3,4)=110 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 146   WB.S rd=1 data=fffff800
# 156 cyc=11 pc=0000000c if_valid=1 inst0=0031020b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=2(rs1c=0) rs2=3(rs2c=0) rd=4(rdc=0) u1=1 u2=1 urd=1
# 156   manual_stall0=1 (rs1_busy=1 rs2_busy=1 rd_busy=0)
# 156   SB busy_s(2,3,4)=110 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 156   WB.S rd=2 data=00000005
# 166 cyc=12 pc=0000000c if_valid=1 inst0=0031020b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=2(rs1c=0) rs2=3(rs2c=0) rd=4(rdc=0) u1=1 u2=1 urd=1
# 166   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 166   SB busy_s(2,3,4)=010 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 166   WB.S rd=3 data=00000007
# 176 cyc=13 pc=0000000c if_valid=1 inst0=0031020b d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=2(rs1c=0) rs2=3(rs2c=0) rd=4(rdc=0) u1=1 u2=1 urd=1
# 176   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 186 cyc=14 pc=00000010 if_valid=1 inst0=0040a00d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=4(rs2c=0) rd=0(rdc=0) u1=1 u2=1 urd=0
# 186   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 186   SB busy_s(2,3,4)=001 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 196 cyc=15 pc=00000010 if_valid=1 inst0=0040a00d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=4(rs2c=0) rd=0(rdc=0) u1=1 u2=1 urd=0
# 196   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 196   SB busy_s(2,3,4)=001 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 206 cyc=16 pc=00000010 if_valid=1 inst0=0040a00d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=4(rs2c=0) rd=0(rdc=0) u1=1 u2=1 urd=0
# 206   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 206   SB busy_s(2,3,4)=001 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 216 cyc=17 pc=00000010 if_valid=1 inst0=0040a00d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=4(rs2c=0) rd=0(rdc=0) u1=1 u2=1 urd=0
# 216   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 216   SB busy_s(2,3,4)=001 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 216   WB.S rd=4 data=0000000c
# 226 cyc=18 pc=00000010 if_valid=1 inst0=0040a00d d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=1(rs1c=0) rs2=4(rs2c=0) rd=0(rdc=0) u1=1 u2=1 urd=0
# 226   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 236 cyc=19 pc=00000014 if_valid=1 inst0=12345637 d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=8(rs1c=0) rs2=3(rs2c=0) rd=12(rdc=0) u1=0 u2=0 urd=1
# 236   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 246 cyc=20 pc=00000018 if_valid=1 inst0=32c0ac0d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=12(rs2c=0) rd=24(rdc=0) u1=1 u2=1 urd=0
# 246   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 246   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 256 cyc=21 pc=00000018 if_valid=1 inst0=32c0ac0d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=12(rs2c=0) rd=24(rdc=0) u1=1 u2=1 urd=0
# 256   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 256   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 266 cyc=22 pc=00000018 if_valid=1 inst0=32c0ac0d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=12(rs2c=0) rd=24(rdc=0) u1=1 u2=1 urd=0
# 266   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 266   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 276 cyc=23 pc=00000018 if_valid=1 inst0=32c0ac0d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=12(rs2c=0) rd=24(rdc=0) u1=1 u2=1 urd=0
# 276   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 276   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 276   WB.S rd=12 data=12345000
# 286 cyc=24 pc=00000018 if_valid=1 inst0=32c0ac0d d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=1(rs1c=0) rs2=12(rs2c=0) rd=24(rdc=0) u1=1 u2=1 urd=0
# 286   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 296 cyc=25 pc=0000001c if_valid=1 inst0=123466b7 d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=8(rs1c=0) rs2=3(rs2c=0) rd=13(rdc=0) u1=0 u2=0 urd=1
# 296   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 306 cyc=26 pc=00000020 if_valid=1 inst0=abc6868b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=13(rs1c=0) rs2=28(rs2c=0) rd=13(rdc=0) u1=1 u2=0 urd=1
# 306   manual_stall0=1 (rs1_busy=1 rs2_busy=0 rd_busy=1)
# 306   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 316 cyc=27 pc=00000020 if_valid=1 inst0=abc6868b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=13(rs1c=0) rs2=28(rs2c=0) rd=13(rdc=0) u1=1 u2=0 urd=1
# 316   manual_stall0=1 (rs1_busy=1 rs2_busy=0 rd_busy=1)
# 316   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 326 cyc=28 pc=00000020 if_valid=1 inst0=abc6868b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=13(rs1c=0) rs2=28(rs2c=0) rd=13(rdc=0) u1=1 u2=0 urd=1
# 326   manual_stall0=1 (rs1_busy=1 rs2_busy=0 rd_busy=1)
# 326   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 336 cyc=29 pc=00000020 if_valid=1 inst0=abc6868b d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=13(rs1c=0) rs2=28(rs2c=0) rd=13(rdc=0) u1=1 u2=0 urd=1
# 336   manual_stall0=1 (rs1_busy=1 rs2_busy=0 rd_busy=1)
# 336   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 336   WB.S rd=13 data=12346000
# 346 cyc=30 pc=00000020 if_valid=1 inst0=abc6868b d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=13(rs1c=0) rs2=28(rs2c=0) rd=13(rdc=0) u1=1 u2=0 urd=1
# 346   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 356 cyc=31 pc=00000024 if_valid=1 inst0=32d0ae0d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=13(rs2c=0) rd=28(rdc=0) u1=1 u2=1 urd=0
# 356   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 356   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 366 cyc=32 pc=00000024 if_valid=1 inst0=32d0ae0d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=13(rs2c=0) rd=28(rdc=0) u1=1 u2=1 urd=0
# 366   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 366   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 376 cyc=33 pc=00000024 if_valid=1 inst0=32d0ae0d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=13(rs2c=0) rd=28(rdc=0) u1=1 u2=1 urd=0
# 376   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 376   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 386 cyc=34 pc=00000024 if_valid=1 inst0=32d0ae0d d0_valid=1 stall_sb0=1 sb.stall0=1 issue0=1 accept0=0 stall_issue=1 rs1=1(rs1c=0) rs2=13(rs2c=0) rd=28(rdc=0) u1=1 u2=1 urd=0
# 386   manual_stall0=1 (rs1_busy=0 rs2_busy=1 rd_busy=0)
# 386   SB busy_s(2,3,4)=000 busy_f(2,3,4)=000 busy_v(2,3,4)=000
# 386   WB.S rd=13 data=12345abc
# 396 cyc=35 pc=00000024 if_valid=1 inst0=32d0ae0d d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=1(rs1c=0) rs2=13(rs2c=0) rd=28(rdc=0) u1=1 u2=1 urd=0
# 396   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 406 cyc=36 pc=00000028 if_valid=1 inst0=0000000b d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=0(rs1c=0) rs2=0(rs2c=0) rd=0(rdc=0) u1=1 u2=0 urd=1
# 406   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 416 cyc=37 pc=0000002c if_valid=1 inst0=00c004ef d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=0(rs1c=0) rs2=12(rs2c=0) rd=9(rdc=0) u1=0 u2=0 urd=1
# 416   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 426 cyc=38 pc=00000030 if_valid=1 inst0=0000000b d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=1 accept0=1 stall_issue=0 rs1=0(rs1c=0) rs2=0(rs2c=0) rd=0(rdc=0) u1=1 u2=0 urd=1
# 426   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 436 cyc=39 pc=00000034 if_valid=1 inst0=0140006f d0_valid=1 stall_sb0=0 sb.stall0=0 issue0=0 accept0=0 stall_issue=1 rs1=0(rs1c=0) rs2=20(rs2c=0) rd=0(rdc=0) u1=0 u2=0 urd=1
# 436   manual_stall0=0 (rs1_busy=0 rs2_busy=0 rd_busy=0)
# 456 WB.S (x9) data=00000030 (valuv_valid=0 valuv_rd=x valuv_is_scalar=x valuv_data_lo=xxxxxxxx)
# DEBUG: EX SRA: funct7=0100000 is_sub=1 uses_rs2=1 op_a=fffffff0 op_b=00000002 res=fffffffc
# 1325 MEM ST addr=fffff800 wdata=0000000c rd=0
# 1345 MEM ST addr=fffffb30 wdata=00000030 rd=0
# 1355 MEM ST addr=fffffb34 wdata=0000005a rd=0
# 1365 MEM ST addr=fffffb38 wdata=12345000 rd=0
# 1375 MEM ST addr=fffffb3c wdata=12345abc rd=0
# 1395 MEM ST addr=fffffb00 wdata=00000002 rd=0
# 1405 MEM ST addr=fffffb04 wdata=00000280 rd=0
# 1415 MEM ST addr=fffffb08 wdata=fffffffc rd=0
# 1425 MEM ST addr=fffffb0c wdata=3ffffffc rd=0
# 1445 MEM ST addr=fffffb10 wdata=00000001 rd=0
# 1455 MEM ST addr=fffffb14 wdata=00000000 rd=0
# 1465 MEM ST addr=fffffb18 wdata=00000002 rd=0
# 1475 MEM ST addr=fffffb1c wdata=00000007 rd=0
# 1495 MEM ST addr=fffffb20 wdata=00000005 rd=0
# 1535 MEM LD addr=fffff800 wdata=00000000 rd=5
# 1815 SREG_WB rd=30 data=00000800 src(pend/lsu/fp/valu/alu)=00100 fp_wb(valid/rd/data)=1/30/00000800 wb(valid/rd/res)=1/7/00000005
# 1815 FP->S WB rd=30 data=00000800
# 1815 SREG_WB rd=30 data=00000800 src=00000004 wb_valid=00000001 wb_is_scalar_fp=00000001 wb_f3=00000005 wb_f7=00000008 fp_scalar_valid=00000001
# 1865 SREG_WB rd=31 data=fffff800 src(pend/lsu/fp/valu/alu)=00100 fp_wb(valid/rd/data)=1/31/fffff800 wb(valid/rd/res)=1/4/00000001
# 1865 FP->S WB rd=31 data=fffff800
# 1865 SREG_WB rd=31 data=fffff800 src=00000004 wb_valid=00000001 wb_is_scalar_fp=00000000 wb_f3=00000002 wb_f7=00000004 fp_scalar_valid=00000001
# 2055 MEM ST addr=fffff808 wdata=0000000c rd=0
# 2085 MEM ST addr=fffff884 wdata=00000800 rd=0
# 2095 MEM ST addr=fffff888 wdata=fffff800 rd=0
# 2135 MEM LD addr=fffff810 wdata=00000000 rd=1
# 2145 MEM LD addr=fffff814 wdata=00000000 rd=1
# 2355 MEM ST addr=fffff830 wdata=0000000b rd=16
# 2365 MEM ST addr=fffff834 wdata=00000016 rd=16
# 2375 MEM ST addr=fffff838 wdata=00000021 rd=16
# 2385 MEM ST addr=fffff83c wdata=0000002c rd=16
# DEBUG: busy_v31 became 1 at t=2720 pc=00000150 inst0=07f08012 if_valid=1
# DEBUG: inst0 fields: opcode=12 rd=0 rs1=1 rs2=31 funct3=0 funct7=03
# 3355 DEBUG FP16 VADD ISSUE src_a=c4004400b8003800c0004000bc003c00 src_b=3c004400380038004000c00040003c00 lane6(a,b)=4400,4400 lane7(a,b)=c400,3c00
# 3365 DEBUG FP16 VADD WB wb_data=c200480000003c00000000003c004000 lane6(r)=4800 lane7(r)=c200 (prev lane7 a,b=c400,3c00)
# 4116 WB.S (x9) data=0000000f (valuv_valid=1 valuv_rd=9 valuv_is_scalar=1 valuv_data_lo=0000000f)
# 4156 WMB ENQ addr=fffff840 wdata=0000000f wstrb=f
# 4186 WMB DEQ addr=fffff840 wdata=0000000f wstrb=f
# 4195 MEM ST addr=fffff840 wdata=0000000f rd=0
# 4226 ATOM in MEM: mem_addr=fffff830 is_vector=1 is_store=0 funct3(op)=000 rd=16
# 4235 MEM LD addr=fffff830 wdata=0000000a rd=16
# 4245 MEM LD addr=fffff834 wdata=00000000 rd=16
# 4255 MEM LD addr=fffff838 wdata=00000000 rd=16
# 4265 MEM LD addr=fffff83c wdata=00000000 rd=16
# 4275 MEM LD addr=fffff830 wdata=00000000 rd=16
# 4285 MEM LD addr=fffff834 wdata=00000000 rd=16
# 4295 MEM LD addr=fffff838 wdata=00000015 rd=16
# 4305 MEM LD addr=fffff83c wdata=00000015 rd=16
# 4315 MEM ST addr=fffff830 wdata=00000015 rd=16
# 4325 MEM ST addr=fffff834 wdata=0000002a rd=16
# 4335 MEM ST addr=fffff838 wdata=0000003f rd=16
# 4345 MEM ST addr=fffff83c wdata=00000054 rd=16
# 4355 MEM LD addr=fffff830 wdata=3c004000 rd=6
# 4365 MEM LD addr=fffff834 wdata=00000000 rd=6
# 4375 MEM LD addr=fffff838 wdata=00000000 rd=6
# 4385 MEM LD addr=fffff83c wdata=00000000 rd=6
# 4445 MEM ST addr=fffff850 wdata=00000015 rd=16
# 4455 MEM ST addr=fffff854 wdata=0000002a rd=16
# 4465 MEM ST addr=fffff858 wdata=0000003f rd=16
# 4475 MEM ST addr=fffff85c wdata=00000054 rd=16
# 4575 GP_ISSUE is_gfx=0 funct3=000 op_a=0000000c op_b=fffff940
# 5255 GP_ISSUE is_gfx=1 funct3=000 op_a=fffffd00 op_b=00000000
# 5275 GP_ISSUE is_gfx=1 funct3=100 op_a=fffffd40 op_b=00000000
# 5285 TB_MEM_RD addr=fffffd00 idx=320 mem=fffffc00 rd=0
# 5285 MEM LD addr=fffffd00 wdata=00000000 rd=0
# 5295 TB_MEM_RD addr=fffffd04 idx=321 mem=00000020 rd=0
# 5295 GP_ISSUE is_gfx=1 funct3=101 op_a=fffffd80 op_b=00000000
# 5295 MEM LD addr=fffffd04 wdata=00000000 rd=0
# 5305 TB_MEM_RD addr=fffffd08 idx=322 mem=00000000 rd=0
# 5305 MEM LD addr=fffffd08 wdata=00000000 rd=0
# 5315 TB_MEM_RD addr=fffffd0c idx=323 mem=00080008 rd=0
# 5315 GP_ISSUE is_gfx=1 funct3=110 op_a=fffffdc0 op_b=00000000
# 5315 MEM LD addr=fffffd0c wdata=00000000 rd=0
# 5335 TEXCACHE resp addr=fffffd00 rel=500 hit=0 miss=1 data=fffffc00 tag=3fffff idx=10 off=0
# 5355 TEXCACHE resp addr=fffffd04 rel=504 hit=1 miss=0 data=00000020 tag=3fffff idx=10 off=4
# 5375 TEXCACHE resp addr=fffffd08 rel=508 hit=1 miss=0 data=00000000 tag=3fffff idx=10 off=8
# 5395 TEXCACHE resp addr=fffffd0c rel=50c hit=1 miss=0 data=00080008 tag=3fffff idx=10 off=c
# 5415 TB_MEM_RD addr=fffffd20 idx=328 mem=00000000 rd=0
# 5415 MEM LD addr=fffffd20 wdata=00000000 rd=0
# 5425 TB_MEM_RD addr=fffffd24 idx=329 mem=00000000 rd=0
# 5425 MEM LD addr=fffffd24 wdata=00000000 rd=0
# 5435 TB_MEM_RD addr=fffffd28 idx=330 mem=00000000 rd=0
# 5435 MEM LD addr=fffffd28 wdata=00000000 rd=0
# 5445 TB_MEM_RD addr=fffffd2c idx=331 mem=00000000 rd=0
# 5445 MEM LD addr=fffffd2c wdata=00000001 rd=0
# 5465 TEXCACHE resp addr=fffffd20 rel=520 hit=0 miss=1 data=00000000 tag=3fffff idx=12 off=0
# 5485 TEXCACHE resp addr=fffffd24 rel=524 hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=4
# 5505 TEXCACHE resp addr=fffffd28 rel=528 hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=8
# 5525 TEXCACHE resp addr=fffffd2c rel=52c hit=1 miss=0 data=00000000 tag=3fffff idx=12 off=c
# 5545 TB_MEM_RD addr=fffffd30 idx=332 mem=00000000 rd=0
# 5545 MEM LD addr=fffffd30 wdata=00000000 rd=0
# 5555 TB_MEM_RD addr=fffffd34 idx=333 mem=00000000 rd=0
# 5555 MEM LD addr=fffffd34 wdata=00000000 rd=0
# 5565 TB_MEM_RD addr=fffffd38 idx=334 mem=00000000 rd=0
# 5565 MEM LD addr=fffffd38 wdata=00000000 rd=0
# 5575 TB_MEM_RD addr=fffffd3c idx=335 mem=00000000 rd=0
# 5575 MEM LD addr=fffffd3c wdata=00000000 rd=0
# 5595 TEXCACHE resp addr=fffffd30 rel=530 hit=0 miss=1 data=00000000 tag=3fffff idx=13 off=0
# 5635 TB_MEM_RD addr=fffffd40 idx=336 mem=fffffe00 rd=0
# 5635 MEM LD addr=fffffd40 wdata=00000000 rd=0
# 5645 TB_MEM_RD addr=fffffd44 idx=337 mem=00000020 rd=0
# 5645 MEM LD addr=fffffd44 wdata=00000000 rd=0
# 5655 TB_MEM_RD addr=fffffd48 idx=338 mem=00000000 rd=0
# 5655 MEM LD addr=fffffd48 wdata=00000000 rd=0
# 5665 TB_MEM_RD addr=fffffd4c idx=339 mem=00000000 rd=0
# 5665 MEM LD addr=fffffd4c wdata=00000000 rd=0
# 5685 GFX_DESC GSTATE.vbo_base ptr=fffffd40 data=fffffe00
# 5685 TEXCACHE resp addr=fffffd40 rel=540 hit=0 miss=1 data=fffffe00 tag=3fffff idx=14 off=0
# 5705 GFX_DESC GSTATE.vbo_stride ptr=fffffd40 data=00000020
# 5705 TEXCACHE resp addr=fffffd44 rel=544 hit=1 miss=0 data=00000020 tag=3fffff idx=14 off=4
# 5725 TEXCACHE resp addr=fffffd48 rel=548 hit=1 miss=0 data=00000000 tag=3fffff idx=14 off=8
# 5745 TEXCACHE resp addr=fffffd4c rel=54c hit=1 miss=0 data=00000000 tag=3fffff idx=14 off=c
# 5765 TB_MEM_RD addr=fffffd50 idx=340 mem=00000000 rd=0
# 5765 MEM LD addr=fffffd50 wdata=00000000 rd=0
# 5775 TB_MEM_RD addr=fffffd54 idx=341 mem=00000000 rd=0
# 5775 MEM LD addr=fffffd54 wdata=00000000 rd=0
# 5785 TB_MEM_RD addr=fffffd58 idx=342 mem=00000000 rd=0
# 5785 MEM LD addr=fffffd58 wdata=00000000 rd=0
# 5795 TB_MEM_RD addr=fffffd5c idx=343 mem=00000000 rd=0
# 5795 MEM LD addr=fffffd5c wdata=00000000 rd=0
# 5815 TEXCACHE resp addr=fffffd58 rel=558 hit=0 miss=1 data=00000000 tag=3fffff idx=15 off=8
# 5855 TB_MEM_RD addr=fffffd80 idx=352 mem=00000000 rd=0
# 5855 MEM LD addr=fffffd80 wdata=00000000 rd=0
# 5865 TB_MEM_RD addr=fffffd84 idx=353 mem=00000000 rd=0
# 5865 MEM LD addr=fffffd84 wdata=00000000 rd=0
# 5875 TB_MEM_RD addr=fffffd88 idx=354 mem=55aa1234 rd=0
# 5875 MEM LD addr=fffffd88 wdata=00000000 rd=0
# 5885 TB_MEM_RD addr=fffffd8c idx=355 mem=00000000 rd=0
# 5885 MEM LD addr=fffffd8c wdata=00000000 rd=0
# 5905 TEXCACHE resp addr=fffffd80 rel=580 hit=0 miss=1 data=00000000 tag=3fffff idx=18 off=0
# 5925 GFX_DESC GPARAM.mat_color ptr=fffffd80 data=55aa1234
# 5925 TEXCACHE resp addr=fffffd88 rel=588 hit=1 miss=0 data=55aa1234 tag=3fffff idx=18 off=8
# 5965 TB_MEM_RD addr=fffffdc0 idx=368 mem=00000000 rd=0
# 5965 MEM LD addr=fffffdc0 wdata=00000000 rd=0
# 5975 TB_MEM_RD addr=fffffdc4 idx=369 mem=00000003 rd=0
# 5975 MEM LD addr=fffffdc4 wdata=00000000 rd=0
# 5985 TB_MEM_RD addr=fffffdc8 idx=370 mem=00000000 rd=0
# 5985 MEM LD addr=fffffdc8 wdata=00000000 rd=0
# 5995 TB_MEM_RD addr=fffffdcc idx=371 mem=00000000 rd=0
# 5995 MEM LD addr=fffffdcc wdata=00000000 rd=0
# 6015 TEXCACHE resp addr=fffffdc0 rel=5c0 hit=0 miss=1 data=00000000 tag=3fffff idx=1c off=0
# 6035 TEXCACHE resp addr=fffffdc4 rel=5c4 hit=1 miss=0 data=00000003 tag=3fffff idx=1c off=4
# 6055 TEXCACHE resp addr=fffffdc8 rel=5c8 hit=1 miss=0 data=00000000 tag=3fffff idx=1c off=8
# 6075 TEXCACHE resp addr=fffffdcc rel=5cc hit=1 miss=0 data=00000000 tag=3fffff idx=1c off=c
# 6095 TB_MEM_RD addr=fffffdd0 idx=372 mem=00000000 rd=0
# 6095 MEM LD addr=fffffdd0 wdata=00000000 rd=0
# 6105 TB_MEM_RD addr=fffffdd4 idx=373 mem=00000000 rd=0
# 6105 MEM LD addr=fffffdd4 wdata=00000000 rd=0
# 6115 TB_MEM_RD addr=fffffdd8 idx=374 mem=00000000 rd=0
# 6115 MEM LD addr=fffffdd8 wdata=00000000 rd=0
# 6125 TB_MEM_RD addr=fffffddc idx=375 mem=00000000 rd=0
# 6125 MEM LD addr=fffffddc wdata=00000000 rd=0
# 6145 TEXCACHE resp addr=fffffdd0 rel=5d0 hit=0 miss=1 data=00000000 tag=3fffff idx=1d off=0
# 6155 GDRAW_BEGIN ptr=fffffdc0 first=0 count=3 topo=00000000 flags=00000000 vbo_base=fffffe00 vbo_stride=00000020 base_vtx=0
# 6165 GDRAW_TRI_SETUP remaining=3 cur_first=0
# 6775 RASTER_QUAD x=0 y=0 mask=1000 tri_area=25
# 6815 GFX_ST addr=fffffc24 wdata=55aa1234 wstrb=1111
# 6835 RASTER_QUAD x=6 y=0 mask=0100 tri_area=25
# 6865 GFX_ST addr=fffffc38 wdata=55aa1234 wstrb=1111
# 6895 RASTER_QUAD x=2 y=2 mask=1111 tri_area=25
# 6905 GFX_ST addr=fffffc48 wdata=55aa1234 wstrb=1111
# 6915 GFX_ST addr=fffffc4c wdata=55aa1234 wstrb=1111
# 6925 GFX_ST addr=fffffc68 wdata=55aa1234 wstrb=1111
# 6935 GFX_ST addr=fffffc6c wdata=55aa1234 wstrb=1111
# 6955 RASTER_QUAD x=2 y=4 mask=0111 tri_area=25
# 6965 GFX_ST addr=fffffc88 wdata=55aa1234 wstrb=1111
# 6975 GFX_ST addr=fffffc8c wdata=55aa1234 wstrb=1111
# 6985 GFX_ST addr=fffffca8 wdata=55aa1234 wstrb=1111
# 7055 GDRAW_TRI_SETUP remaining=0 cur_first=3
# 7055 GDRAW_TRI_SETUP bail: remaining=0
# 7115 MEM ST addr=fffffc24 wdata=55aa1234 rd=0
# 7145 MEM ST addr=fffffc38 wdata=55aa1234 rd=0
# 7175 MEM ST addr=fffffc48 wdata=55aa1234 rd=0
# 7185 MEM ST addr=fffffc4c wdata=55aa1234 rd=0
# 7205 MEM ST addr=fffffc68 wdata=55aa1234 rd=0
# 7215 MEM ST addr=fffffc6c wdata=55aa1234 rd=0
# 7235 MEM ST addr=fffffc88 wdata=55aa1234 rd=0
# 7245 MEM ST addr=fffffc8c wdata=55aa1234 rd=0
# 7265 MEM ST addr=fffffca8 wdata=55aa1234 rd=0
# [OK] scalar store @0 = 12 (0x0000000c)
# [OK] scalar sub @0x300 = 2 (0x00000002)
# [OK] scalar sll @0x304 = 640 (0x00000280)
# [OK] lui @0x338 = 305418240 (0x12345000)
# [OK] movi (pseudo) @0x33C = 305420988 (0x12345abc)
# [OK] jal link @0x330 = 48 (0x00000030)
# [OK] jalr marker @0x334 = 90 (0x0000005a)
# [OK] scalar sra @0x308 = 4294967292 (0xfffffffc)
# [OK] scalar srl @0x30C = 1073741820 (0x3ffffffc)
# [OK] scalar slt @0x310 = 1 (0x00000001)
# [OK] scalar sltu @0x314 = 0 (0x00000000)
# [OK] scalar xor @0x318 = 2 (0x00000002)
# [OK] scalar or @0x31C = 7 (0x00000007)
# [OK] scalar and @0x320 = 5 (0x00000005)
# [OK] scalar store @8 = 12 (0x0000000c)
# [OK] csr_status = 15 (0x0000000f)
# [OK] fp16 f1 (cvt x0) = 15360 (0x00003c00)
# [OK] fp16 f2 (cvt -1) = 48128 (0x0000bc00)
# [OK] fp16 f3 (1+1) = 16384 (0x00004000)
# [OK] fp16 f4 (2-1) = 15360 (0x00003c00)
# [OK] fp16 f5 (2*2) = 17408 (0x00004400)
# [OK] fp16 f6 min(-1,1) = 48128 (0x0000bc00)
# [OK] fp16 f7 max(-1,1) = 15360 (0x00003c00)
# [OK] fp16 fma f21 = 16384 (0x00004000)
# [OK] x30 (fp16 f2i f1) = 2048 (0x00000800)
# [OK] x31 (fp16 f2i f2) = 4294965248 (0xfffff800)
# [OK] v28(v0+v1) lane0 = 12 (0x0000000c)
# [OK] v28(v0+v1) lane1 = 24 (0x00000018)
# [OK] v28(v0+v1) lane2 = 36 (0x00000024)
# [OK] v28(v0+v1) lane3 = 48 (0x00000030)
# [OK] v29(v1+vxor(v0,v0)) lane0 = 1 (0x00000001)
# [OK] v29(v1+vxor(v0,v0)) lane1 = 2 (0x00000002)
# [OK] v29(v1+vxor(v0,v0)) lane2 = 3 (0x00000003)
# [OK] v29(v1+vxor(v0,v0)) lane3 = 4 (0x00000004)
# [OK] vand lane0 = 0 (0x00000000)
# [OK] vand lane1 = 0 (0x00000000)
# [OK] vand lane2 = 2 (0x00000002)
# [OK] vand lane3 = 0 (0x00000000)
# [OK] vor lane0 = 11 (0x0000000b)
# [OK] vor lane1 = 22 (0x00000016)
# [OK] vor lane2 = 31 (0x0000001f)
# [OK] vor lane3 = 44 (0x0000002c)
# [OK] vsel(vmask=0x5) lane0 = 1 (0x00000001)
# [OK] vsel(vmask=0x5) lane1 = 20 (0x00000014)
# [OK] vsel(vmask=0x5) lane2 = 3 (0x00000003)
# [OK] vsel(vmask=0x5) lane3 = 40 (0x00000028)
# [OK] vcmp mask store = 15 (0x0000000f)
# DEBUG fp32 A @0x180: 3f800000 bf800000 40800000 7f800000
# DEBUG fp32 B @0x190: 40000000 3f000000 40800000 3f800000
# DEBUG fp32 ADD @0x1A0: 40400000 bf000000 41000000 7f800000
# DEBUG v8 = 7f80000040800000bf8000003f800000
# DEBUG v9 = 3f800000408000003f00000040000000
# DEBUG v10= 7f80000041000000bf00000040400000
# [OK] fp32 add lane0 = 1077936128 (0x40400000)
# [OK] fp32 add lane1 = 3204448256 (0xbf000000)
# [OK] fp32 add lane2 = 1090519040 (0x41000000)
# [OK] fp32 add lane3 = 2139095040 (0x7f800000)
# [OK] fp32 sub lane0 = 3212836864 (0xbf800000)
# [OK] fp32 sub lane1 = 3217031168 (0xbfc00000)
# [OK] fp32 sub lane2 = 0 (0x00000000)
# [OK] fp32 sub lane3 = 2139095040 (0x7f800000)
# [OK] fp32 min lane0 = 1065353216 (0x3f800000)
# [OK] fp32 min lane1 = 3212836864 (0xbf800000)
# [OK] fp32 min lane2 = 1082130432 (0x40800000)
# [OK] fp32 min lane3 = 1065353216 (0x3f800000)
# [OK] fp32 max lane0 = 1073741824 (0x40000000)
# [OK] fp32 max lane1 = 1056964608 (0x3f000000)
# [OK] fp32 max lane2 = 1082130432 (0x40800000)
# [OK] fp32 max lane3 = 2139095040 (0x7f800000)
# [OK] vsub lane0 = 9 (0x00000009)
# [OK] vsub lane1 = 18 (0x00000012)
# [OK] vsub lane2 = 27 (0x0000001b)
# [OK] vsub lane3 = 36 (0x00000024)
# [OK] vdot lane0 = 300 (0x0000012c)
# [OK] vdot lane1 = 0 (0x00000000)
# [OK] vdot lane2 = 0 (0x00000000)
# [OK] vdot lane3 = 0 (0x00000000)
# [OK] fp16 vadd w0 = 1006649344 (0x3c004000)
# [OK] fp16 vadd w1 = 0 (0x00000000)
# [OK] fp16 vadd w2 = 15360 (0x00003c00)
# [OK] fp16 vadd w3 = 3254798336 (0xc2004800)
# [OK] fp16 vsub w0 = 3254779904 (0xc2000000)
# [OK] fp16 vsub w1 = 3288351744 (0xc4004400)
# [OK] fp16 vsub w2 = 3154116608 (0xbc000000)
# [OK] fp16 vsub w3 = 3305111552 (0xc5000000)
# [OK] fp16 vmin w0 = 3154131968 (0xbc003c00)
# [OK] fp16 vmin w1 = 3221274624 (0xc000c000)
# [OK] fp16 vmin w2 = 3087022080 (0xb8003800)
# [OK] fp16 vmin w3 = 3288351744 (0xc4004400)
# [OK] fp16 vmax w0 = 1073757184 (0x40003c00)
# [OK] fp16 vmax w1 = 1073758208 (0x40004000)
# [OK] fp16 vmax w2 = 939538432 (0x38003800)
# [OK] fp16 vmax w3 = 1006650368 (0x3c004400)
# [OK] fp8 vadd w0 = 269488144 (0x10101010)
# [OK] fp8 vadd w1 = 269488144 (0x10101010)
# [OK] fp8 vadd w2 = 269488144 (0x10101010)
# [OK] fp8 vadd w3 = 269488144 (0x10101010)
# [OK] fp8 vsub w0 = 0 (0x00000000)
# [OK] fp8 vsub w1 = 0 (0x00000000)
# [OK] fp8 vsub w2 = 0 (0x00000000)
# [OK] fp8 vsub w3 = 0 (0x00000000)
# [OK] fp8 vmin w0 = 143132808 (0x08880888)
# [OK] fp8 vmin w1 = 143132808 (0x08880888)
# [OK] fp8 vmin w2 = 143132808 (0x08880888)
# [OK] fp8 vmin w3 = 143132808 (0x08880888)
# [OK] fp8 vmax w0 = 134744072 (0x08080808)
# [OK] fp8 vmax w1 = 134744072 (0x08080808)
# [OK] fp8 vmax w2 = 134744072 (0x08080808)
# [OK] fp8 vmax w3 = 134744072 (0x08080808)
# [OK] vadd/atom lane0 = 21 (0x00000015)
# [OK] vadd/atom lane1 = 42 (0x0000002a)
# [OK] vadd/atom lane2 = 63 (0x0000003f)
# [OK] vadd/atom lane3 = 84 (0x00000054)
# [OK] vatom lane0 = 21 (0x00000015)
# [OK] vatom lane1 = 42 (0x0000002a)
# [OK] vatom lane2 = 63 (0x0000003f)
# [OK] vatom lane3 = 84 (0x00000054)
# [OK] tex lane0 = 3735928559 (0xdeadbeef)
# [OK] tex lane1 = 0 (0x00000000)
# [OK] tex lane2 = 0 (0x00000000)
# [OK] tex lane3 = 0 (0x00000000)
# [OK] deadbeef count = 2 (0x00000002)
# GFX state dump: r_fb_base=fffffc00 r_fb_stride=00000020 r_fb_w=8 r_fb_h=8 rstate_flags0=00000000
# GFX state dump: g_vbo_base=fffffe00 g_vbo_stride=00000020 g_material_color=55aa1234
# GFX mem dump: GSTATE.vbo_base(mem)=fffffe00 vbo_stride(mem)=00000020
# GFX mem dump: GPARAM.mat_color(mem)=55aa1234
# GFX state dump: gd_first=0 gd_count=3 gd_topology=0 gd_flags=00000000
# [OK] gfx fb +0x48 = 1437209140 (0x55aa1234)
# [OK] gfx fb +0x4C = 1437209140 (0x55aa1234)
# [OK] gfx fb +0x68 = 1437209140 (0x55aa1234)
# [OK] gfx fb +0x6C = 1437209140 (0x55aa1234)
# [OK] gfx fb +0x88 = 1437209140 (0x55aa1234)
# 
# Full testbench checks passed.
# ** Note: $finish    : /home/polar/ProtoTracer-FPGA-FrontEND/testbench/compute_unit_full_tb.sv(1489)
#    Time: 7306 ns  Iteration: 0  Instance: /compute_unit_full_tb
# End time: 06:31:14 on Jan 11,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
