INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/ETS/Hiver_2024/ELE739/ELE739-Projet_2/Projet_2/Projet_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/james/ETS/Hiver_2024/ELE739/ELE739-Projet_2/Projet_2/Projet_2.srcs/sources_1/new/FIR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/james/ETS/Hiver_2024/ELE739/ELE739-Projet_2/Projet_2/Projet_2.srcs/sources_1/new/Gen_Sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Gen_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/james/ETS/Hiver_2024/ELE739/ELE739-Projet_2/Projet_2/Projet_2.srcs/sources_1/new/Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/james/ETS/Hiver_2024/ELE739/ELE739-Projet_2/Projet_2/Projet_2.srcs/sources_1/new/Top_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Sim'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/james/ETS/Hiver_2024/ELE739/ELE739-Projet_2/Projet_2/Projet_2.srcs/sources_1/new/TB_Phase_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_Phase_2'
