<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_core_if Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>dwc_otg_core_if Struct Reference</h1><!-- doxytag: class="dwc_otg_core_if" -->The <code><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if</a></code> structure contains information needed to manage the DWC_otg controller acting in either host or device mode.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="63ffc9b8e36340bd59bf1fab9ca490ad"></a><!-- doxytag: member="dwc_otg_core_if::core_params" ref="63ffc9b8e36340bd59bf1fab9ca490ad" args="" -->
<a class="el" href="structdwc__otg__core__params.html">dwc_otg_core_params_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#63ffc9b8e36340bd59bf1fab9ca490ad">core_params</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parameters that define how the core should be configured. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="909eae7e3b9432ca1e278b99f7811f52"></a><!-- doxytag: member="dwc_otg_core_if::core_global_regs" ref="909eae7e3b9432ca1e278b99f7811f52" args="" -->
<a class="el" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#909eae7e3b9432ca1e278b99f7811f52">core_global_regs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core Global registers starting at offset 000h. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0ed84d057445e2acd4c793f10f91078"></a><!-- doxytag: member="dwc_otg_core_if::dev_if" ref="a0ed84d057445e2acd4c793f10f91078" args="" -->
<a class="el" href="structdwc__otg__dev__if.html">dwc_otg_dev_if_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#a0ed84d057445e2acd4c793f10f91078">dev_if</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device-specific information. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="51bac71891b5f6f435d7fc4582b974c1"></a><!-- doxytag: member="dwc_otg_core_if::host_if" ref="51bac71891b5f6f435d7fc4582b974c1" args="" -->
<a class="el" href="structdwc__otg__host__if.html">dwc_otg_host_if_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host-specific information. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="afc495591efa54c74c1dd50278b57ffe"></a><!-- doxytag: member="dwc_otg_core_if::snpsid" ref="afc495591efa54c74c1dd50278b57ffe" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#afc495591efa54c74c1dd50278b57ffe">snpsid</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Value from SNPSID register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="24dd9dec510e5edac930538b81004b74"></a><!-- doxytag: member="dwc_otg_core_if::phy_init_done" ref="24dd9dec510e5edac930538b81004b74" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#24dd9dec510e5edac930538b81004b74">phy_init_done</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c2bb1913ed3fcc082a06d70242e9768a"></a><!-- doxytag: member="dwc_otg_core_if::srp_success" ref="c2bb1913ed3fcc082a06d70242e9768a" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#c2bb1913ed3fcc082a06d70242e9768a">srp_success</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="749cdeef193b7590b036a9b1d1442b73"></a><!-- doxytag: member="dwc_otg_core_if::srp_timer_started" ref="749cdeef193b7590b036a9b1d1442b73" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#749cdeef193b7590b036a9b1d1442b73">srp_timer_started</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="348ed2c9aeae6fc608f1bb813978b3f9"></a><!-- doxytag: member="dwc_otg_core_if::pcgcctl" ref="348ed2c9aeae6fc608f1bb813978b3f9" args="" -->
volatile uint32_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#348ed2c9aeae6fc608f1bb813978b3f9">pcgcctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power and Clock Gating Control Register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f99c868784a8269073bc251f88d92ee4"></a><!-- doxytag: member="dwc_otg_core_if::data_fifo" ref="f99c868784a8269073bc251f88d92ee4" args="[MAX_EPS_CHANNELS]" -->
uint32_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#f99c868784a8269073bc251f88d92ee4">data_fifo</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Push/pop addresses for endpoints or host channels. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="cae59008a554cb7de24bd4f2afea7532"></a><!-- doxytag: member="dwc_otg_core_if::total_fifo_size" ref="cae59008a554cb7de24bd4f2afea7532" args="" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#cae59008a554cb7de24bd4f2afea7532">total_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total RAM for FIFOs (Bytes). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="50bbb76c3818ada9ed2ea5527edabcd4"></a><!-- doxytag: member="dwc_otg_core_if::rx_fifo_size" ref="50bbb76c3818ada9ed2ea5527edabcd4" args="" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#50bbb76c3818ada9ed2ea5527edabcd4">rx_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of Rx FIFO (Bytes). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="fb77b09f04a5687d2087726edd8dece6"></a><!-- doxytag: member="dwc_otg_core_if::nperio_tx_fifo_size" ref="fb77b09f04a5687d2087726edd8dece6" args="" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#fb77b09f04a5687d2087726edd8dece6">nperio_tx_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of Non-periodic Tx FIFO (Bytes). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5ade18c62c5101c603247691d3047a19"></a><!-- doxytag: member="dwc_otg_core_if::dma_enable" ref="5ade18c62c5101c603247691d3047a19" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#5ade18c62c5101c603247691d3047a19">dma_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 if DMA is enabled, 0 otherwise. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7e3b96c6167eceeeb1090798f8297f1f"></a><!-- doxytag: member="dwc_otg_core_if::dma_desc_enable" ref="7e3b96c6167eceeeb1090798f8297f1f" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#7e3b96c6167eceeeb1090798f8297f1f">dma_desc_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 if DMA descriptor is enabled, 0 otherwise. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="34540b79e9a14bfa234a52ac132c5cd1"></a><!-- doxytag: member="dwc_otg_core_if::pti_enh_enable" ref="34540b79e9a14bfa234a52ac132c5cd1" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#34540b79e9a14bfa234a52ac132c5cd1">pti_enh_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 if PTI Enhancement mode is enabled, 0 otherwise. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5675c8d8dd7df746fda9157dc39ba5c2"></a><!-- doxytag: member="dwc_otg_core_if::multiproc_int_enable" ref="5675c8d8dd7df746fda9157dc39ba5c2" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#5675c8d8dd7df746fda9157dc39ba5c2">multiproc_int_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 if MPI Enhancement mode is enabled, 0 otherwise. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="31d08d1ebcd290b05139b0fcd24048ec"></a><!-- doxytag: member="dwc_otg_core_if::en_multiple_tx_fifo" ref="31d08d1ebcd290b05139b0fcd24048ec" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#31d08d1ebcd290b05139b0fcd24048ec">en_multiple_tx_fifo</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 if dedicated Tx FIFOs are enabled, 0 otherwise. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5a6a90b40bc80e71d40f107b68f1e84c"></a><!-- doxytag: member="dwc_otg_core_if::queuing_high_bandwidth" ref="5a6a90b40bc80e71d40f107b68f1e84c" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#5a6a90b40bc80e71d40f107b68f1e84c">queuing_high_bandwidth</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 if multiple packets of a high-bandwidth transfer is in process of being queued. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d7c6a00c6d7c157ff60a044a28ec8b95"></a><!-- doxytag: member="dwc_otg_core_if::hwcfg1" ref="d7c6a00c6d7c157ff60a044a28ec8b95" args="" -->
<a class="el" href="unionhwcfg1__data.html">hwcfg1_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#d7c6a00c6d7c157ff60a044a28ec8b95">hwcfg1</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hardware Configuration -- stored here for convenience. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e5782c3dc6b5b7a25dfebd4b9bf258c5"></a><!-- doxytag: member="dwc_otg_core_if::hwcfg2" ref="e5782c3dc6b5b7a25dfebd4b9bf258c5" args="" -->
<a class="el" href="unionhwcfg2__data.html">hwcfg2_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#e5782c3dc6b5b7a25dfebd4b9bf258c5">hwcfg2</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="91d0e0a5e8e048024c8846d12e00cecc"></a><!-- doxytag: member="dwc_otg_core_if::hwcfg3" ref="91d0e0a5e8e048024c8846d12e00cecc" args="" -->
<a class="el" href="unionhwcfg3__data.html">hwcfg3_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#91d0e0a5e8e048024c8846d12e00cecc">hwcfg3</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9c1394f3c46adde2fa7be79bf0237f9b"></a><!-- doxytag: member="dwc_otg_core_if::hwcfg4" ref="9c1394f3c46adde2fa7be79bf0237f9b" args="" -->
<a class="el" href="unionhwcfg4__data.html">hwcfg4_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#9c1394f3c46adde2fa7be79bf0237f9b">hwcfg4</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="447a626f22ad64a90c68a6f49e624eb8"></a><!-- doxytag: member="dwc_otg_core_if::hcfg" ref="447a626f22ad64a90c68a6f49e624eb8" args="" -->
<a class="el" href="unionhcfg__data.html">hcfg_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#447a626f22ad64a90c68a6f49e624eb8">hcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host and Device Configuration -- stored here for convenience. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="fcce854acc5b4afca80bd5667ecc4ef2"></a><!-- doxytag: member="dwc_otg_core_if::dcfg" ref="fcce854acc5b4afca80bd5667ecc4ef2" args="" -->
<a class="el" href="uniondcfg__data.html">dcfg_data_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#fcce854acc5b4afca80bd5667ecc4ef2">dcfg</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5a5c5c1cf8d870101cc1fffac56d88c0"></a><!-- doxytag: member="dwc_otg_core_if::op_state" ref="5a5c5c1cf8d870101cc1fffac56d88c0" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#5a5c5c1cf8d870101cc1fffac56d88c0">op_state</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The operational State, during transations (a_host&gt;&gt;a_peripherial and b_device=&gt;b_host) this may not match the core but allows the software to determine transitions. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#05b4c81b19338fc64090cf22d635517a">restart_hcd_on_session_req</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 if the HCD needs to be restarted on a session request interrupt.  <a href="#05b4c81b19338fc64090cf22d635517a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9a8568a762af68c9b0d97e0278cc26ba"></a><!-- doxytag: member="dwc_otg_core_if::hcd_cb" ref="9a8568a762af68c9b0d97e0278cc26ba" args="" -->
<a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#9a8568a762af68c9b0d97e0278cc26ba">hcd_cb</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HCD callbacks. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="83bca1e02fafc4bbfa9c1f2eeb19b245"></a><!-- doxytag: member="dwc_otg_core_if::pcd_cb" ref="83bca1e02fafc4bbfa9c1f2eeb19b245" args="" -->
<a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#83bca1e02fafc4bbfa9c1f2eeb19b245">pcd_cb</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PCD callbacks. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0683b28ebf5247a60247d27a1a714d27"></a><!-- doxytag: member="dwc_otg_core_if::p_tx_msk" ref="0683b28ebf5247a60247d27a1a714d27" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#0683b28ebf5247a60247d27a1a714d27">p_tx_msk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device mode Periodic Tx FIFO Mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b558bae74403677f08e45c692a88d4e2"></a><!-- doxytag: member="dwc_otg_core_if::tx_msk" ref="b558bae74403677f08e45c692a88d4e2" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#b558bae74403677f08e45c692a88d4e2">tx_msk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device mode Periodic Tx FIFO Mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7e3716f6d6bc6f956a45efbe6e308386"></a><!-- doxytag: member="dwc_otg_core_if::wq_otg" ref="7e3716f6d6bc6f956a45efbe6e308386" args="" -->
dwc_workq_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#7e3716f6d6bc6f956a45efbe6e308386">wq_otg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Workqueue object used for handling several interrupts. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c914461f460deacd426bea7a05ebb204"></a><!-- doxytag: member="dwc_otg_core_if::wkp_timer" ref="c914461f460deacd426bea7a05ebb204" args="" -->
dwc_timer_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#c914461f460deacd426bea7a05ebb204">wkp_timer</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer object used for handling "Wakeup Detected" Interrupt. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="2b0701d814069ec69897e08374366c7b"></a><!-- doxytag: member="dwc_otg_core_if::lx_state" ref="2b0701d814069ec69897e08374366c7b" args="" -->
dwc_otg_lx_state_e&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__if.html#2b0701d814069ec69897e08374366c7b">lx_state</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lx state of device. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The <code><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if</a></code> structure contains information needed to manage the DWC_otg controller acting in either host or device mode. 
<p>
It represents the programming view of the controller as a whole. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00680">680</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="05b4c81b19338fc64090cf22d635517a"></a><!-- doxytag: member="dwc_otg_core_if::restart_hcd_on_session_req" ref="05b4c81b19338fc64090cf22d635517a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structdwc__otg__core__if.html#05b4c81b19338fc64090cf22d635517a">dwc_otg_core_if::restart_hcd_on_session_req</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set to 1 if the HCD needs to be restarted on a session request interrupt. 
<p>
This is required if no connector ID status change has occurred since the HCD was last disconnected. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00765">765</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
