Array size: 14 x 14 logic blocks.

Routing:

Net 0 (net3_1)

SOURCE (9,0)  Pad: 7  
  OPIN (9,0)  Pad: 7  
 CHANX (9,0)  Track: 16  
 CHANY (9,1)  Track: 16  
  IPIN (10,1)  Pin: 2  
  SINK (10,1)  Class: 2  
 CHANY (9,1)  Track: 16  
 CHANX (10,1)  Track: 16  
 CHANY (10,1)  Track: 16  
  IPIN (11,1)  Pin: 2  
  SINK (11,1)  Class: 2  


Net 1 (net1_1)

SOURCE (9,0)  Pad: 4  
  OPIN (9,0)  Pad: 4  
 CHANX (9,0)  Track: 10  
 CHANX (10,0)  Track: 10  
 CHANY (10,1)  Track: 10  
  IPIN (10,1)  Pin: 6  
  SINK (10,1)  Class: 6  
 CHANY (10,1)  Track: 10  
 CHANX (11,1)  Track: 10  
 CHANY (11,1)  Track: 10  
  IPIN (11,1)  Pin: 6  
  SINK (11,1)  Class: 6  


Net 2 (net2_2)

SOURCE (11,0)  Pad: 1  
  OPIN (11,0)  Pad: 1  
 CHANX (11,0)  Track: 16  
  IPIN (11,1)  Pin: 10  
  SINK (11,1)  Class: 10  


Net 3 (net4_2)

SOURCE (11,1)  Class: 23  
  OPIN (11,1)  Pin: 23  
 CHANY (11,1)  Track: 16  
 CHANX (12,0)  Track: 16  
 CHANX (13,0)  Track: 16  
  IPIN (13,0)  Pad: 0  
  SINK (13,0)  Pad: 0  


Net 4 (net2_1)

SOURCE (9,0)  Pad: 1  
  OPIN (9,0)  Pad: 1  
 CHANX (9,0)  Track: 15  
 CHANX (10,0)  Track: 15  
  IPIN (10,1)  Pin: 10  
  SINK (10,1)  Class: 10  


Net 5 (net4_1)

SOURCE (10,1)  Class: 23  
  OPIN (10,1)  Pin: 23  
 CHANY (10,1)  Track: 15  
 CHANX (11,0)  Track: 15  
 CHANX (12,0)  Track: 15  
  IPIN (12,0)  Pad: 0  
  SINK (12,0)  Pad: 0  
