<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>operator_long_div11</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_int_64_div11_fu_28</InstName>
<ModuleName>int_64_div11</ModuleName>
<ID>28</ID>
<InstancesList>
<Instance>
<InstName>grp_lut_div11_chunk_fu_142</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>142</ID>
</Instance>
<Instance>
<InstName>grp_lut_div11_chunk_fu_149</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>149</ID>
</Instance>
<Instance>
<InstName>grp_lut_div11_chunk_fu_155</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>155</ID>
</Instance>
<Instance>
<InstName>grp_lut_div11_chunk_fu_161</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>161</ID>
</Instance>
<Instance>
<InstName>grp_lut_div11_chunk_fu_167</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>167</ID>
</Instance>
<Instance>
<InstName>grp_lut_div11_chunk_fu_173</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>173</ID>
</Instance>
<Instance>
<InstName>grp_lut_div11_chunk_fu_179</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>179</ID>
</Instance>
<Instance>
<InstName>call_ret_13_lut_div11_chunk_fu_185</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>185</ID>
</Instance>
<Instance>
<InstName>call_ret_14_lut_div11_chunk_fu_191</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>191</ID>
</Instance>
<Instance>
<InstName>call_ret_15_lut_div11_chunk_fu_197</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>197</ID>
</Instance>
<Instance>
<InstName>call_ret_16_lut_div11_chunk_fu_203</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>203</ID>
</Instance>
<Instance>
<InstName>call_ret_17_lut_div11_chunk_fu_209</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>209</ID>
</Instance>
<Instance>
<InstName>call_ret_18_lut_div11_chunk_fu_215</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>215</ID>
</Instance>
<Instance>
<InstName>call_ret_19_lut_div11_chunk_fu_221</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>221</ID>
</Instance>
<Instance>
<InstName>call_ret_20_lut_div11_chunk_fu_227</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>227</ID>
</Instance>
<Instance>
<InstName>call_ret_21_lut_div11_chunk_fu_233</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>233</ID>
</Instance>
<Instance>
<InstName>call_ret_22_lut_div11_chunk_fu_239</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>239</ID>
</Instance>
<Instance>
<InstName>call_ret_23_lut_div11_chunk_fu_245</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>245</ID>
</Instance>
<Instance>
<InstName>call_ret_24_lut_div11_chunk_fu_251</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>251</ID>
</Instance>
<Instance>
<InstName>call_ret_25_lut_div11_chunk_fu_257</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>257</ID>
</Instance>
<Instance>
<InstName>call_ret_26_lut_div11_chunk_fu_263</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>263</ID>
</Instance>
<Instance>
<InstName>call_ret_27_lut_div11_chunk_fu_269</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>269</ID>
</Instance>
<Instance>
<InstName>call_ret_28_lut_div11_chunk_fu_275</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>275</ID>
</Instance>
<Instance>
<InstName>call_ret_29_lut_div11_chunk_fu_281</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>281</ID>
</Instance>
<Instance>
<InstName>call_ret_30_lut_div11_chunk_fu_287</InstName>
<ModuleName>lut_div11_chunk</ModuleName>
<ID>287</ID>
</Instance>
</InstancesList>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>lut_div11_chunk</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>120.00</TargetClockPeriod>
<ClockUncertainty>15.00</ClockUncertainty>
<EstimatedClockPeriod>1.958</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>0</FF>
<LUT>1638</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_ready</name>
<Object>lut_div11_chunk</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_0</name>
<Object>lut_div11_chunk</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return_1</name>
<Object>lut_div11_chunk</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>d_V</name>
<Object>d_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>r_in_V</name>
<Object>r_in_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>int_64_div11</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>120.00</TargetClockPeriod>
<ClockUncertainty>15.00</ClockUncertainty>
<EstimatedClockPeriod>104.175</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1</Best-caseLatency>
<Average-caseLatency>1</Average-caseLatency>
<Worst-caseLatency>1</Worst-caseLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>70</FF>
<LUT>41085</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>int_64_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>int_64_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>int_64_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>int_64_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>int_64_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>int_64_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>int_64_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_V</name>
<Object>in_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>operator_long_div11</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>120.00</TargetClockPeriod>
<ClockUncertainty>15.00</ClockUncertainty>
<EstimatedClockPeriod>104.175</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2</Best-caseLatency>
<Average-caseLatency>2</Average-caseLatency>
<Worst-caseLatency>2</Worst-caseLatency>
<PipelineInitiationInterval>3</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>73</FF>
<LUT>41100</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>operator_long_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>operator_long_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>operator_long_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>operator_long_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>operator_long_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>operator_long_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>operator_long_div11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_r</name>
<Object>in_r</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
