# 1 "arch/arm/boot/dts/imx51-apf51.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx51-apf51.dts"
# 17 "arch/arm/boot/dts/imx51-apf51.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/imx51.dtsi" 1
# 13 "arch/arm/boot/dts/imx51.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 14 "arch/arm/boot/dts/imx51.dtsi" 2
# 1 "arch/arm/boot/dts/imx51-pinfunc.h" 1
# 15 "arch/arm/boot/dts/imx51.dtsi" 2

/ {
 aliases {
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
 };

 tzic: tz-interrupt-controller@e0000000 {
  compatible = "fsl,imx51-tzic", "fsl,tzic";
  interrupt-controller;
  #interrupt-cells = <1>;
  reg = <0xe0000000 0x4000>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  ckil {
   compatible = "fsl,imx-ckil", "fixed-clock";
   clock-frequency = <32768>;
  };

  ckih1 {
   compatible = "fsl,imx-ckih1", "fixed-clock";
   clock-frequency = <22579200>;
  };

  ckih2 {
   compatible = "fsl,imx-ckih2", "fixed-clock";
   clock-frequency = <0>;
  };

  osc {
   compatible = "fsl,imx-osc", "fixed-clock";
   clock-frequency = <24000000>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a8";
   reg = <0>;
   clock-latency = <61036>;
   clocks = <&clks 24>;
   clock-names = "cpu";
   operating-points = <

    160000 0
    800000 0
   >;
  };
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&tzic>;
  ranges;

  ipu: ipu@40000000 {
   #crtc-cells = <1>;
   compatible = "fsl,imx51-ipu";
   reg = <0x40000000 0x20000000>;
   interrupts = <11 10>;
   clocks = <&clks 59>, <&clks 110>, <&clks 61>;
   clock-names = "bus", "di0", "di1";
   resets = <&src 2>;
  };

  aips@70000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x70000000 0x10000000>;
   ranges;

   spba@70000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x70000000 0x40000>;
    ranges;

    esdhc1: esdhc@70004000 {
     compatible = "fsl,imx51-esdhc";
     reg = <0x70004000 0x4000>;
     interrupts = <1>;
     clocks = <&clks 44>, <&clks 0>, <&clks 71>;
     clock-names = "ipg", "ahb", "per";
     status = "disabled";
    };

    esdhc2: esdhc@70008000 {
     compatible = "fsl,imx51-esdhc";
     reg = <0x70008000 0x4000>;
     interrupts = <2>;
     clocks = <&clks 45>, <&clks 0>, <&clks 72>;
     clock-names = "ipg", "ahb", "per";
     bus-width = <4>;
     status = "disabled";
    };

    uart3: serial@7000c000 {
     compatible = "fsl,imx51-uart", "fsl,imx21-uart";
     reg = <0x7000c000 0x4000>;
     interrupts = <33>;
     clocks = <&clks 32>, <&clks 33>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi1: ecspi@70010000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx51-ecspi";
     reg = <0x70010000 0x4000>;
     interrupts = <36>;
     clocks = <&clks 51>, <&clks 52>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ssi2: ssi@70014000 {
     compatible = "fsl,imx51-ssi", "fsl,imx21-ssi";
     reg = <0x70014000 0x4000>;
     interrupts = <30>;
     clocks = <&clks 49>;
     dmas = <&sdma 24 1 0>,
            <&sdma 25 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    esdhc3: esdhc@70020000 {
     compatible = "fsl,imx51-esdhc";
     reg = <0x70020000 0x4000>;
     interrupts = <3>;
     clocks = <&clks 46>, <&clks 0>, <&clks 73>;
     clock-names = "ipg", "ahb", "per";
     bus-width = <4>;
     status = "disabled";
    };

    esdhc4: esdhc@70024000 {
     compatible = "fsl,imx51-esdhc";
     reg = <0x70024000 0x4000>;
     interrupts = <4>;
     clocks = <&clks 47>, <&clks 0>, <&clks 74>;
     clock-names = "ipg", "ahb", "per";
     bus-width = <4>;
     status = "disabled";
    };
   };

   usbotg: usb@73f80000 {
    compatible = "fsl,imx51-usb", "fsl,imx27-usb";
    reg = <0x73f80000 0x0200>;
    interrupts = <18>;
    status = "disabled";
   };

   usbh1: usb@73f80200 {
    compatible = "fsl,imx51-usb", "fsl,imx27-usb";
    reg = <0x73f80200 0x0200>;
    interrupts = <14>;
    status = "disabled";
   };

   usbh2: usb@73f80400 {
    compatible = "fsl,imx51-usb", "fsl,imx27-usb";
    reg = <0x73f80400 0x0200>;
    interrupts = <16>;
    status = "disabled";
   };

   usbh3: usb@73f80600 {
    compatible = "fsl,imx51-usb", "fsl,imx27-usb";
    reg = <0x73f80600 0x0200>;
    interrupts = <17>;
    status = "disabled";
   };

   gpio1: gpio@73f84000 {
    compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
    reg = <0x73f84000 0x4000>;
    interrupts = <50 51>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@73f88000 {
    compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
    reg = <0x73f88000 0x4000>;
    interrupts = <52 53>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@73f8c000 {
    compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
    reg = <0x73f8c000 0x4000>;
    interrupts = <54 55>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@73f90000 {
    compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
    reg = <0x73f90000 0x4000>;
    interrupts = <56 57>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   kpp: kpp@73f94000 {
    compatible = "fsl,imx51-kpp", "fsl,imx21-kpp";
    reg = <0x73f94000 0x4000>;
    interrupts = <60>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   wdog1: wdog@73f98000 {
    compatible = "fsl,imx51-wdt", "fsl,imx21-wdt";
    reg = <0x73f98000 0x4000>;
    interrupts = <58>;
    clocks = <&clks 0>;
   };

   wdog2: wdog@73f9c000 {
    compatible = "fsl,imx51-wdt", "fsl,imx21-wdt";
    reg = <0x73f9c000 0x4000>;
    interrupts = <59>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   gpt: timer@73fa0000 {
    compatible = "fsl,imx51-gpt", "fsl,imx31-gpt";
    reg = <0x73fa0000 0x4000>;
    interrupts = <39>;
    clocks = <&clks 36>, <&clks 41>;
    clock-names = "ipg", "per";
   };

   iomuxc: iomuxc@73fa8000 {
    compatible = "fsl,imx51-iomuxc";
    reg = <0x73fa8000 0x4000>;

    audmux {
     pinctrl_audmux_1: audmuxgrp-1 {
      fsl,pins = <
       0x200 0x5f0 0x000 0x0 0x0 0x80000000
       0x204 0x5f4 0x000 0x0 0x0 0x80000000
       0x208 0x5f8 0x000 0x0 0x0 0x80000000
       0x20c 0x5fc 0x000 0x0 0x0 0x80000000
      >;
     };
    };

    fec {
     pinctrl_fec_1: fecgrp-1 {
      fsl,pins = <
       0x0d4 0x468 0x954 0x3 0x0 0x80000000
       0x0d8 0x46c 0x95c 0x3 0x0 0x80000000
       0x0e8 0x47c 0x960 0x3 0x0 0x80000000
       0x0ec 0x480 0x964 0x3 0x0 0x80000000
       0x0f0 0x484 0x970 0x3 0x0 0x80000000
       0x0f4 0x488 0x950 0x3 0x0 0x80000000
       0x124 0x500 0x94c 0x1 0x0 0x80000000
       0x128 0x504 0x968 0x1 0x0 0x80000000
       0x16c 0x554 0x958 0x2 0x0 0x80000000
       0x170 0x558 0x000 0x2 0x0 0x80000000
       0x138 0x520 0x000 0x2 0x0 0x80000000
       0x13c 0x524 0x000 0x2 0x0 0x80000000
       0x140 0x528 0x000 0x2 0x0 0x80000000
       0x144 0x52c 0x000 0x2 0x0 0x80000000
       0x148 0x530 0x000 0x2 0x0 0x80000000
       0x14c 0x534 0x000 0x1 0x0 0x80000000
       0x150 0x538 0x974 0x1 0x0 0x80000000
      >;
     };

     pinctrl_fec_2: fecgrp-2 {
      fsl,pins = <
       0x33c 0x744 0x000 0x2 0x0 0x80000000
       0x340 0x748 0x950 0x2 0x1 0x80000000
       0x344 0x74c 0x000 0x2 0x0 0x80000000
       0x348 0x750 0x954 0x2 0x1 0x80000000
       0x34c 0x754 0x95c 0x2 0x1 0x80000000
       0x350 0x758 0x960 0x2 0x1 0x80000000
       0x354 0x75c 0x964 0x2 0x1 0x80000000
       0x358 0x760 0x970 0x2 0x1 0x80000000
       0x36c 0x774 0x000 0x2 0x0 0x80000000
       0x370 0x778 0x000 0x2 0x0 0x80000000
       0x374 0x77c 0x000 0x2 0x0 0x80000000
       0x378 0x780 0x000 0x2 0x0 0x80000000
       0x37c 0x784 0x94c 0x2 0x1 0x80000000
       0x380 0x788 0x968 0x2 0x1 0x80000000
       0x384 0x78c 0x96c 0x2 0x1 0x80000000
       0x388 0x790 0x974 0x2 0x1 0x80000000
       0x38c 0x794 0x958 0x2 0x1 0x80000000
       0x390 0x798 0x000 0x2 0x0 0x80000000
      >;
     };
    };

    ecspi1 {
     pinctrl_ecspi1_1: ecspi1grp-1 {
      fsl,pins = <
       0x214 0x604 0x000 0x0 0x0 0x185
       0x210 0x600 0x000 0x0 0x0 0x185
       0x224 0x614 0x000 0x0 0x0 0x185
      >;
     };
    };

    ecspi2 {
     pinctrl_ecspi2_1: ecspi2grp-1 {
      fsl,pins = <
       0x128 0x504 0x000 0x2 0x0 0x185
       0x154 0x53c 0x000 0x2 0x0 0x185
       0x124 0x500 0x000 0x2 0x0 0x185
      >;
     };
    };

    esdhc1 {
     pinctrl_esdhc1_1: esdhc1grp-1 {
      fsl,pins = <
       0x394 0x79c 0x000 0x0 0x0 0x400020d5
       0x398 0x7a0 0x000 0x0 0x0 0x20d5
       0x39c 0x7a4 0x000 0x0 0x0 0x20d5
       0x3a0 0x7a8 0x000 0x0 0x0 0x20d5
       0x3a4 0x7ac 0x000 0x0 0x0 0x20d5
       0x3a8 0x7b0 0x000 0x0 0x0 0x20d5
      >;
     };
    };

    esdhc2 {
     pinctrl_esdhc2_1: esdhc2grp-1 {
      fsl,pins = <
       0x3b4 0x7bc 0x000 0x0 0x0 0x400020d5
       0x3b8 0x7c0 0x000 0x0 0x0 0x20d5
       0x3bc 0x7c4 0x000 0x0 0x0 0x20d5
       0x3c0 0x7c8 0x000 0x0 0x0 0x20d5
       0x3c4 0x7cc 0x000 0x0 0x0 0x20d5
       0x3c8 0x7d0 0x000 0x0 0x0 0x20d5
      >;
     };
    };

    i2c2 {
     pinctrl_i2c2_1: i2c2grp-1 {
      fsl,pins = <
       0x26c 0x65c 0x9b8 0x3 0x1 0x400001ed
       0x270 0x660 0x9bc 0x3 0x1 0x400001ed
      >;
     };

     pinctrl_i2c2_2: i2c2grp-2 {
      fsl,pins = <
       0x088 0x41c 0x9b8 0x4 0x0 0x400001ed
       0x07c 0x410 0x9bc 0x4 0x0 0x400001ed
      >;
     };
    };

    ipu_disp1 {
     pinctrl_ipu_disp1_1: ipudisp1grp-1 {
      fsl,pins = <
       0x2cc 0x6cc 0x000 0x0 0x0 0x5
       0x2d0 0x6d0 0x000 0x0 0x0 0x5
       0x2d4 0x6d4 0x000 0x0 0x0 0x5
       0x2d8 0x6d8 0x000 0x0 0x0 0x5
       0x2dc 0x6dc 0x000 0x0 0x0 0x5
       0x2e0 0x6e0 0x000 0x0 0x0 0x5
       0x2e4 0x6e4 0x000 0x0 0x0 0x5
       0x2e8 0x6e8 0x000 0x0 0x0 0x5
       0x2ec 0x6ec 0x000 0x0 0x0 0x5
       0x2f0 0x6f0 0x000 0x0 0x0 0x5
       0x2f4 0x6f4 0x000 0x0 0x0 0x5
       0x2f8 0x6f8 0x000 0x0 0x0 0x5
       0x2fc 0x6fc 0x000 0x0 0x0 0x5
       0x300 0x700 0x000 0x0 0x0 0x5
       0x304 0x704 0x000 0x0 0x0 0x5
       0x308 0x708 0x000 0x0 0x0 0x5
       0x30c 0x70c 0x000 0x0 0x0 0x5
       0x310 0x710 0x000 0x0 0x0 0x5
       0x314 0x714 0x000 0x0 0x0 0x5
       0x318 0x718 0x000 0x0 0x0 0x5
       0x31c 0x71c 0x000 0x0 0x0 0x5
       0x320 0x720 0x000 0x0 0x0 0x5
       0x324 0x724 0x000 0x0 0x0 0x5
       0x328 0x728 0x000 0x0 0x0 0x5
       0x330 0x734 0x000 0x0 0x0 0x5
       0x32c 0x72c 0x000 0x0 0x0 0x5
      >;
     };
    };

    ipu_disp2 {
     pinctrl_ipu_disp2_1: ipudisp2grp-1 {
      fsl,pins = <
       0x354 0x75c 0x000 0x0 0x0 0x5
       0x358 0x760 0x000 0x0 0x0 0x5
       0x35c 0x764 0x000 0x0 0x0 0x5
       0x360 0x768 0x000 0x0 0x0 0x5
       0x364 0x76c 0x000 0x0 0x0 0x5
       0x368 0x770 0x000 0x0 0x0 0x5
       0x36c 0x774 0x000 0x0 0x0 0x5
       0x370 0x778 0x000 0x0 0x0 0x5
       0x374 0x77c 0x000 0x0 0x0 0x5
       0x378 0x780 0x000 0x0 0x0 0x5
       0x37c 0x784 0x000 0x0 0x0 0x5
       0x380 0x788 0x000 0x0 0x0 0x5
       0x384 0x78c 0x000 0x0 0x0 0x5
       0x388 0x790 0x000 0x0 0x0 0x5
       0x38c 0x794 0x000 0x0 0x0 0x5
       0x390 0x798 0x000 0x0 0x0 0x5
       0x344 0x74c 0x000 0x0 0x0 0x5
       0x348 0x750 0x000 0x0 0x0 0x5
       0x34c 0x754 0x000 0x0 0x0 0x5
       0x350 0x758 0x000 0x4 0x0 0x5
      >;
     };
    };

    pata {
     pinctrl_pata_1: patagrp-1 {
      fsl,pins = <
       0x108 0x4e4 0x000 0x1 0x0 0x2004
       0x10c 0x4e8 0x000 0x1 0x0 0x2004
       0x110 0x4ec 0x000 0x1 0x0 0x2004
       0x114 0x4f0 0x000 0x1 0x0 0x2004
       0x118 0x4f4 0x000 0x1 0x0 0x2004
       0x11c 0x4f8 0x000 0x1 0x0 0x2004
       0x120 0x4fc 0x000 0x1 0x0 0x2004
       0x12c 0x514 0x000 0x1 0x0 0x2004
       0x138 0x520 0x000 0x1 0x0 0x2004
       0x13c 0x524 0x000 0x1 0x0 0x2004
       0x140 0x528 0x000 0x1 0x0 0x2004
       0x144 0x52c 0x000 0x1 0x0 0x2004
       0x148 0x530 0x000 0x1 0x0 0x2004
       0x154 0x53c 0x000 0x1 0x0 0x2004
       0x158 0x540 0x000 0x1 0x0 0x2004
       0x15c 0x544 0x000 0x1 0x0 0x2004
       0x160 0x548 0x000 0x1 0x0 0x2004
       0x164 0x54c 0x000 0x1 0x0 0x2004
       0x168 0x550 0x000 0x1 0x0 0x2004
       0x16c 0x554 0x000 0x1 0x0 0x2004
       0x170 0x558 0x000 0x1 0x0 0x2004
       0x174 0x55c 0x000 0x1 0x0 0x2004
       0x178 0x560 0x000 0x1 0x0 0x2004
       0x17c 0x564 0x000 0x1 0x0 0x2004
       0x180 0x568 0x000 0x1 0x0 0x2004
       0x184 0x56c 0x000 0x1 0x0 0x2004
       0x188 0x570 0x000 0x1 0x0 0x2004
       0x18c 0x574 0x000 0x1 0x0 0x2004
       0x190 0x578 0x000 0x1 0x0 0x2004
      >;
     };
    };

    uart1 {
     pinctrl_uart1_1: uart1grp-1 {
      fsl,pins = <
       0x228 0x618 0x9e4 0x0 0x0 0x1c5
       0x22c 0x61c 0x000 0x0 0x0 0x1c5
       0x230 0x620 0x9e0 0x0 0x0 0x1c5
       0x234 0x624 0x000 0x0 0x0 0x1c5
      >;
     };
    };

    uart2 {
     pinctrl_uart2_1: uart2grp-1 {
      fsl,pins = <
       0x238 0x628 0x9ec 0x0 0x2 0x1c5
       0x23c 0x62c 0x000 0x0 0x0 0x1c5
      >;
     };
    };

    uart3 {
     pinctrl_uart3_1: uart3grp-1 {
      fsl,pins = <
       0x080 0x414 0x9f4 0x3 0x0 0x1c5
       0x084 0x418 0x000 0x3 0x0 0x1c5
       0x088 0x41c 0x9f0 0x3 0x3 0x1c5
       0x07c 0x410 0x000 0x3 0x0 0x1c5
      >;
     };

     pinctrl_uart3_2: uart3grp-2 {
      fsl,pins = <
       0x240 0x630 0x9f4 0x1 0x4 0x1c5
       0x244 0x634 0x000 0x1 0x0 0x1c5
      >;
     };
    };

    kpp {
     pinctrl_kpp_1: kppgrp-1 {
      fsl,pins = <
       0x24c 0x63c 0x000 0x0 0x0 0xe0
       0x250 0x640 0x000 0x0 0x0 0xe0
       0x254 0x644 0x000 0x0 0x0 0xe0
       0x258 0x648 0x000 0x0 0x0 0xe0
       0x25c 0x64c 0x000 0x0 0x0 0xe8
       0x260 0x650 0x000 0x0 0x0 0xe8
       0x264 0x654 0x000 0x0 0x0 0xe8
       0x268 0x658 0x000 0x0 0x0 0xe8
      >;
     };
    };
   };

   pwm1: pwm@73fb4000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx51-pwm", "fsl,imx27-pwm";
    reg = <0x73fb4000 0x4000>;
    clocks = <&clks 37>, <&clks 38>;
    clock-names = "ipg", "per";
    interrupts = <61>;
   };

   pwm2: pwm@73fb8000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx51-pwm", "fsl,imx27-pwm";
    reg = <0x73fb8000 0x4000>;
    clocks = <&clks 39>, <&clks 40>;
    clock-names = "ipg", "per";
    interrupts = <94>;
   };

   uart1: serial@73fbc000 {
    compatible = "fsl,imx51-uart", "fsl,imx21-uart";
    reg = <0x73fbc000 0x4000>;
    interrupts = <31>;
    clocks = <&clks 28>, <&clks 29>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart2: serial@73fc0000 {
    compatible = "fsl,imx51-uart", "fsl,imx21-uart";
    reg = <0x73fc0000 0x4000>;
    interrupts = <32>;
    clocks = <&clks 30>, <&clks 31>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   src: src@73fd0000 {
    compatible = "fsl,imx51-src";
    reg = <0x73fd0000 0x4000>;
    #reset-cells = <1>;
   };

   clks: ccm@73fd4000{
    compatible = "fsl,imx51-ccm";
    reg = <0x73fd4000 0x4000>;
    interrupts = <0 71 0x04 0 72 0x04>;
    #clock-cells = <1>;
   };
  };

  aips@80000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x80000000 0x10000000>;
   ranges;

   ecspi2: ecspi@83fac000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx51-ecspi";
    reg = <0x83fac000 0x4000>;
    interrupts = <37>;
    clocks = <&clks 53>, <&clks 54>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   sdma: sdma@83fb0000 {
    compatible = "fsl,imx51-sdma", "fsl,imx35-sdma";
    reg = <0x83fb0000 0x4000>;
    interrupts = <6>;
    clocks = <&clks 56>, <&clks 56>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx51.bin";
   };

   cspi: cspi@83fc0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx51-cspi", "fsl,imx35-cspi";
    reg = <0x83fc0000 0x4000>;
    interrupts = <38>;
    clocks = <&clks 55>, <&clks 55>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   i2c2: i2c@83fc4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx51-i2c", "fsl,imx21-i2c";
    reg = <0x83fc4000 0x4000>;
    interrupts = <63>;
    clocks = <&clks 35>;
    status = "disabled";
   };

   i2c1: i2c@83fc8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx51-i2c", "fsl,imx21-i2c";
    reg = <0x83fc8000 0x4000>;
    interrupts = <62>;
    clocks = <&clks 34>;
    status = "disabled";
   };

   ssi1: ssi@83fcc000 {
    compatible = "fsl,imx51-ssi", "fsl,imx21-ssi";
    reg = <0x83fcc000 0x4000>;
    interrupts = <29>;
    clocks = <&clks 48>;
    dmas = <&sdma 28 0 0>,
           <&sdma 29 0 0>;
    dma-names = "rx", "tx";
    fsl,fifo-depth = <15>;
    status = "disabled";
   };

   audmux: audmux@83fd0000 {
    compatible = "fsl,imx51-audmux", "fsl,imx31-audmux";
    reg = <0x83fd0000 0x4000>;
    status = "disabled";
   };

   nfc: nand@83fdb000 {
    compatible = "fsl,imx51-nand";
    reg = <0x83fdb000 0x1000 0xcfff0000 0x10000>;
    interrupts = <8>;
    clocks = <&clks 60>;
    status = "disabled";
   };

   pata: pata@83fe0000 {
    compatible = "fsl,imx51-pata", "fsl,imx27-pata";
    reg = <0x83fe0000 0x4000>;
    interrupts = <70>;
    clocks = <&clks 161>;
    status = "disabled";
   };

   ssi3: ssi@83fe8000 {
    compatible = "fsl,imx51-ssi", "fsl,imx21-ssi";
    reg = <0x83fe8000 0x4000>;
    interrupts = <96>;
    clocks = <&clks 50>;
    dmas = <&sdma 46 0 0>,
           <&sdma 47 0 0>;
    dma-names = "rx", "tx";
    fsl,fifo-depth = <15>;
    status = "disabled";
   };

   fec: ethernet@83fec000 {
    compatible = "fsl,imx51-fec", "fsl,imx27-fec";
    reg = <0x83fec000 0x4000>;
    interrupts = <87>;
    clocks = <&clks 42>, <&clks 42>, <&clks 42>;
    clock-names = "ipg", "ahb", "ptp";
    status = "disabled";
   };
  };
 };
};
# 19 "arch/arm/boot/dts/imx51-apf51.dts" 2

/ {
 model = "Armadeus Systems APF51 module";
 compatible = "armadeus,imx51-apf51", "fsl,imx51";

 memory {
  reg = <0x90000000 0x20000000>;
 };

 clocks {
  ckih1 {
   clock-frequency = <0>;
  };

  osc {
   clock-frequency = <33554432>;
  };
 };
};

&fec {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec_2>;
 phy-mode = "mii";
 phy-reset-gpios = <&gpio3 0 0>;
 phy-reset-duration = <1>;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3_2>;
 status = "okay";
};
