INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Rui' on host 'desktop-8ufobmp' (Windows NT_amd64 version 6.2) on Wed Dec 06 19:30:43 +0000 2023
INFO: [HLS 200-10] In directory 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator'
Sourcing Tcl script 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project first_accel 
INFO: [HLS 200-10] Opening project 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/first_accel'.
INFO: [HLS 200-1510] Running: set_top matprod 
INFO: [HLS 200-1510] Running: add_files first_accel/matprod.cpp 
INFO: [HLS 200-10] Adding design file 'first_accel/matprod.cpp' to the project
INFO: [HLS 200-1510] Running: add_files first_accel/matprod.h 
INFO: [HLS 200-10] Adding design file 'first_accel/matprod.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb first_accel/tb_matprod.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'first_accel/tb_matprod.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -display_name=first_accel
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name first_accel -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Running Dispatch Server on port: 59160
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: 'csim.exe' is up to date.
  -87   -21    86   107 
  -84    41  -125   -95 
   59   111   -33   -33 
  -52   124  -112   108 

   62    84   109   -47 
 -122   -59   -51    25 
  -91    14   -47   -27 
  -45  -123   -36   -77 

   sw dot product: 0
sw/hw dot product: 15663.000000
-15473 -18026 -16306 -6997 
 5440   460 -1952 15663 
-5396  2004  3509  3434 
-13020 -26536 -10616   252 

-15473 -18026 -16306 -6997 
 5440   460 -1952 15663 
-5396  2004  3509  3434 
-13020 -26536 -10616   252 

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.25 seconds; current allocated memory: 0.203 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 16.101 seconds; peak allocated memory: 677.391 MB.
