#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-94-ga317a066)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1e84f60 .scope module, "reg_tb" "reg_tb" 2 3;
 .timescale 0 0;
v0x1ef2980_0 .var "clk", 0 0;
v0x1ef2a40_0 .var "in", 15 0;
o0x7f90ca1335a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1ef2b00_0 .net "ld", 0 0, o0x7f90ca1335a8;  0 drivers
v0x1ef2c00_0 .net "q", 15 0, L_0x1ef3d10;  1 drivers
S_0x1eb5e80 .scope module, "u1" "Reg16" 2 8, 3 3 0, S_0x1e84f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "q";
    .port_info 1 /INPUT 16 "in";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "ld";
v0x1ef21c0_0 .net "clk", 0 0, v0x1ef2980_0;  1 drivers
v0x1ef2490_0 .var "d", 15 0;
v0x1ef2570_0 .net "in", 15 0, v0x1ef2a40_0;  1 drivers
v0x1ef2630_0 .net "ld", 0 0, o0x7f90ca1335a8;  alias, 0 drivers
v0x1ef26f0_0 .net "q", 15 0, L_0x1ef3d10;  alias, 1 drivers
v0x1ef2820_0 .net "qb", 15 0, L_0x1ef4110;  1 drivers
L_0x1ef2cd0 .part v0x1ef2a40_0, 0, 1;
L_0x1ef2df0 .part v0x1ef2a40_0, 1, 1;
L_0x1ef2e90 .part v0x1ef2a40_0, 2, 1;
L_0x1ef2f60 .part v0x1ef2a40_0, 3, 1;
L_0x1ef3060 .part v0x1ef2a40_0, 4, 1;
L_0x1ef3130 .part v0x1ef2a40_0, 5, 1;
L_0x1ef3240 .part v0x1ef2a40_0, 6, 1;
L_0x1ef32e0 .part v0x1ef2a40_0, 7, 1;
L_0x1ef3400 .part v0x1ef2a40_0, 8, 1;
L_0x1ef34d0 .part v0x1ef2a40_0, 9, 1;
L_0x1ef3600 .part v0x1ef2a40_0, 10, 1;
L_0x1ef36d0 .part v0x1ef2a40_0, 11, 1;
L_0x1ef3810 .part v0x1ef2a40_0, 12, 1;
L_0x1ef38e0 .part v0x1ef2a40_0, 13, 1;
L_0x1ef3a30 .part v0x1ef2a40_0, 14, 1;
LS_0x1ef3d10_0_0 .concat8 [ 1 1 1 1], v0x1eb9600_0, v0x1e84ec0_0, v0x1eef560_0, v0x1eefb20_0;
LS_0x1ef3d10_0_4 .concat8 [ 1 1 1 1], v0x1ef0130_0, v0x1ef0740_0, v0x1ef0d50_0, v0x1ef1360_0;
LS_0x1ef3d10_0_8 .concat8 [ 1 1 1 1], v0x1ef1970_0, v0x1ef1f80_0, v0x1eed6d0_0, v0x1eedab0_0;
LS_0x1ef3d10_0_12 .concat8 [ 1 1 1 1], v0x1eedf10_0, v0x1eee2a0_0, v0x1eee8b0_0, v0x1eeeec0_0;
L_0x1ef3d10 .concat8 [ 4 4 4 4], LS_0x1ef3d10_0_0, LS_0x1ef3d10_0_4, LS_0x1ef3d10_0_8, LS_0x1ef3d10_0_12;
LS_0x1ef4110_0_0 .concat8 [ 1 1 1 1], v0x1eb8310_0, v0x1eed330_0, v0x1eef630_0, v0x1eefbf0_0;
LS_0x1ef4110_0_4 .concat8 [ 1 1 1 1], v0x1ef0200_0, v0x1ef0810_0, v0x1ef0e20_0, v0x1ef1430_0;
LS_0x1ef4110_0_8 .concat8 [ 1 1 1 1], v0x1ef1a40_0, v0x1ef2050_0, v0x1eed770_0, v0x1eedb80_0;
LS_0x1ef4110_0_12 .concat8 [ 1 1 1 1], v0x1eedfb0_0, v0x1eee370_0, v0x1eee980_0, v0x1eeef90_0;
L_0x1ef4110 .concat8 [ 4 4 4 4], LS_0x1ef4110_0_0, LS_0x1ef4110_0_4, LS_0x1ef4110_0_8, LS_0x1ef4110_0_12;
L_0x1ef4570 .part v0x1ef2a40_0, 15, 1;
S_0x1eb8460 .scope module, "d0" "Dff" 3 11, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1ecabc0_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1ec98d0_0 .net "in", 0 0, L_0x1ef2cd0;  1 drivers
v0x1eb9600_0 .var "q", 0 0;
v0x1eb8310_0 .var "qb", 0 0;
E_0x1ebb580 .event posedge, v0x1ecabc0_0;
S_0x1eb9750 .scope module, "d1" "Dff" 3 12, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1eb7020_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1eb5d30_0 .net "in", 0 0, L_0x1ef2df0;  1 drivers
v0x1e84ec0_0 .var "q", 0 0;
v0x1eed330_0 .var "qb", 0 0;
S_0x1ec8450 .scope module, "d10" "Dff" 3 21, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1eed520_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1eed610_0 .net "in", 0 0, L_0x1ef3600;  1 drivers
v0x1eed6d0_0 .var "q", 0 0;
v0x1eed770_0 .var "qb", 0 0;
S_0x1ec9740 .scope module, "d11" "Dff" 3 22, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1eed930_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1eed9f0_0 .net "in", 0 0, L_0x1ef36d0;  1 drivers
v0x1eedab0_0 .var "q", 0 0;
v0x1eedb80_0 .var "qb", 0 0;
S_0x1ecaa30 .scope module, "d12" "Dff" 3 23, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1eedd90_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1eede50_0 .net "in", 0 0, L_0x1ef3810;  1 drivers
v0x1eedf10_0 .var "q", 0 0;
v0x1eedfb0_0 .var "qb", 0 0;
S_0x1ed1920 .scope module, "d13" "Dff" 3 24, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1eee120_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1eee1e0_0 .net "in", 0 0, L_0x1ef38e0;  1 drivers
v0x1eee2a0_0 .var "q", 0 0;
v0x1eee370_0 .var "qb", 0 0;
S_0x1eee4e0 .scope module, "d14" "Dff" 3 25, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1eee730_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1eee7f0_0 .net "in", 0 0, L_0x1ef3a30;  1 drivers
v0x1eee8b0_0 .var "q", 0 0;
v0x1eee980_0 .var "qb", 0 0;
S_0x1eeeaf0 .scope module, "d15" "Dff" 3 26, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1eeed40_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1eeee00_0 .net "in", 0 0, L_0x1ef4570;  1 drivers
v0x1eeeec0_0 .var "q", 0 0;
v0x1eeef90_0 .var "qb", 0 0;
S_0x1eef100 .scope module, "d2" "Dff" 3 13, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1eef3e0_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1eef4a0_0 .net "in", 0 0, L_0x1ef2e90;  1 drivers
v0x1eef560_0 .var "q", 0 0;
v0x1eef630_0 .var "qb", 0 0;
S_0x1eef7a0 .scope module, "d3" "Dff" 3 14, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1eef9a0_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1eefa60_0 .net "in", 0 0, L_0x1ef2f60;  1 drivers
v0x1eefb20_0 .var "q", 0 0;
v0x1eefbf0_0 .var "qb", 0 0;
S_0x1eefd60 .scope module, "d4" "Dff" 3 15, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1eeffb0_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1ef0070_0 .net "in", 0 0, L_0x1ef3060;  1 drivers
v0x1ef0130_0 .var "q", 0 0;
v0x1ef0200_0 .var "qb", 0 0;
S_0x1ef0370 .scope module, "d5" "Dff" 3 16, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1ef05c0_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1ef0680_0 .net "in", 0 0, L_0x1ef3130;  1 drivers
v0x1ef0740_0 .var "q", 0 0;
v0x1ef0810_0 .var "qb", 0 0;
S_0x1ef0980 .scope module, "d6" "Dff" 3 17, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1ef0bd0_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1ef0c90_0 .net "in", 0 0, L_0x1ef3240;  1 drivers
v0x1ef0d50_0 .var "q", 0 0;
v0x1ef0e20_0 .var "qb", 0 0;
S_0x1ef0f90 .scope module, "d7" "Dff" 3 18, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1ef11e0_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1ef12a0_0 .net "in", 0 0, L_0x1ef32e0;  1 drivers
v0x1ef1360_0 .var "q", 0 0;
v0x1ef1430_0 .var "qb", 0 0;
S_0x1ef15a0 .scope module, "d8" "Dff" 3 19, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1ef17f0_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1ef18b0_0 .net "in", 0 0, L_0x1ef3400;  1 drivers
v0x1ef1970_0 .var "q", 0 0;
v0x1ef1a40_0 .var "qb", 0 0;
S_0x1ef1bb0 .scope module, "d9" "Dff" 3 20, 4 1 0, S_0x1eb5e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qb";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /INPUT 1 "clk";
v0x1ef1e00_0 .net "clk", 0 0, v0x1ef2980_0;  alias, 1 drivers
v0x1ef1ec0_0 .net "in", 0 0, L_0x1ef34d0;  1 drivers
v0x1ef1f80_0 .var "q", 0 0;
v0x1ef2050_0 .var "qb", 0 0;
    .scope S_0x1eb8460;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eb9600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eb8310_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x1eb8460;
T_1 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1ec98d0_0;
    %store/vec4 v0x1eb9600_0, 0, 1;
    %load/vec4 v0x1eb9600_0;
    %inv;
    %store/vec4 v0x1eb8310_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1eb9750;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e84ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eed330_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1eb9750;
T_3 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1eb5d30_0;
    %store/vec4 v0x1e84ec0_0, 0, 1;
    %load/vec4 v0x1e84ec0_0;
    %inv;
    %store/vec4 v0x1eed330_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1eef100;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eef560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eef630_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1eef100;
T_5 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1eef4a0_0;
    %store/vec4 v0x1eef560_0, 0, 1;
    %load/vec4 v0x1eef560_0;
    %inv;
    %store/vec4 v0x1eef630_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1eef7a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eefb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eefbf0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1eef7a0;
T_7 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1eefa60_0;
    %store/vec4 v0x1eefb20_0, 0, 1;
    %load/vec4 v0x1eefb20_0;
    %inv;
    %store/vec4 v0x1eefbf0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1eefd60;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef0130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef0200_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x1eefd60;
T_9 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1ef0070_0;
    %store/vec4 v0x1ef0130_0, 0, 1;
    %load/vec4 v0x1ef0130_0;
    %inv;
    %store/vec4 v0x1ef0200_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1ef0370;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef0740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef0810_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x1ef0370;
T_11 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1ef0680_0;
    %store/vec4 v0x1ef0740_0, 0, 1;
    %load/vec4 v0x1ef0740_0;
    %inv;
    %store/vec4 v0x1ef0810_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1ef0980;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef0d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef0e20_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1ef0980;
T_13 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1ef0c90_0;
    %store/vec4 v0x1ef0d50_0, 0, 1;
    %load/vec4 v0x1ef0d50_0;
    %inv;
    %store/vec4 v0x1ef0e20_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1ef0f90;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef1360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef1430_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1ef0f90;
T_15 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1ef12a0_0;
    %store/vec4 v0x1ef1360_0, 0, 1;
    %load/vec4 v0x1ef1360_0;
    %inv;
    %store/vec4 v0x1ef1430_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1ef15a0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef1970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef1a40_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x1ef15a0;
T_17 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1ef18b0_0;
    %store/vec4 v0x1ef1970_0, 0, 1;
    %load/vec4 v0x1ef1970_0;
    %inv;
    %store/vec4 v0x1ef1a40_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1ef1bb0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef1f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef2050_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x1ef1bb0;
T_19 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1ef1ec0_0;
    %store/vec4 v0x1ef1f80_0, 0, 1;
    %load/vec4 v0x1ef1f80_0;
    %inv;
    %store/vec4 v0x1ef2050_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1ec8450;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eed6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eed770_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1ec8450;
T_21 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1eed610_0;
    %store/vec4 v0x1eed6d0_0, 0, 1;
    %load/vec4 v0x1eed6d0_0;
    %inv;
    %store/vec4 v0x1eed770_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1ec9740;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eedab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eedb80_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x1ec9740;
T_23 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1eed9f0_0;
    %store/vec4 v0x1eedab0_0, 0, 1;
    %load/vec4 v0x1eedab0_0;
    %inv;
    %store/vec4 v0x1eedb80_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1ecaa30;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eedf10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eedfb0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x1ecaa30;
T_25 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1eede50_0;
    %store/vec4 v0x1eedf10_0, 0, 1;
    %load/vec4 v0x1eedf10_0;
    %inv;
    %store/vec4 v0x1eedfb0_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1ed1920;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eee2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eee370_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x1ed1920;
T_27 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1eee1e0_0;
    %store/vec4 v0x1eee2a0_0, 0, 1;
    %load/vec4 v0x1eee2a0_0;
    %inv;
    %store/vec4 v0x1eee370_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1eee4e0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eee8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eee980_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x1eee4e0;
T_29 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1eee7f0_0;
    %store/vec4 v0x1eee8b0_0, 0, 1;
    %load/vec4 v0x1eee8b0_0;
    %inv;
    %store/vec4 v0x1eee980_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1eeeaf0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eeeec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eeef90_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x1eeeaf0;
T_31 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1eeee00_0;
    %store/vec4 v0x1eeeec0_0, 0, 1;
    %load/vec4 v0x1eeeec0_0;
    %inv;
    %store/vec4 v0x1eeef90_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1eb5e80;
T_32 ;
    %wait E_0x1ebb580;
    %load/vec4 v0x1ef21c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1ef2570_0;
    %store/vec4 v0x1ef2490_0, 0, 16;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1e84f60;
T_33 ;
    %vpi_call 2 11 "$monitor", "q=%b, in=%b, clk=%b", v0x1ef2c00_0, v0x1ef2a40_0, v0x1ef2980_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef2980_0, 0, 1;
    %pushi/vec4 55509, 0, 16;
    %store/vec4 v0x1ef2a40_0, 0, 16;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef2980_0, 0, 1;
    %pushi/vec4 57053, 0, 16;
    %store/vec4 v0x1ef2a40_0, 0, 16;
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "reg_tb.v";
    "./reg.v";
    "./dff.v";
