// Seed: 162111057
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  wire id_4;
  wire id_5;
  always_latch id_1 = id_5;
  id_6(
      id_5, id_1
  );
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    inout tri0 id_1,
    input wand id_2,
    input tri id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    input supply1 id_7,
    input uwire id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10
  );
endmodule
