\hypertarget{union__hw__cau__direct0}{}\section{\+\_\+hw\+\_\+cau\+\_\+direct0 Union Reference}
\label{union__hw__cau__direct0}\index{\+\_\+hw\+\_\+cau\+\_\+direct0@{\+\_\+hw\+\_\+cau\+\_\+direct0}}


H\+W\+\_\+\+C\+A\+U\+\_\+\+D\+I\+R\+E\+C\+T0 -\/ Direct access register 0 (WO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cau.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cau__direct0_1_1__hw__cau__direct0__bitfields}{\+\_\+hw\+\_\+cau\+\_\+direct0\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__cau__direct0_aa1cd4536adc3b300c30d36e1db70820e}{}\label{union__hw__cau__direct0_aa1cd4536adc3b300c30d36e1db70820e}

\item 
struct \hyperlink{struct__hw__cau__direct0_1_1__hw__cau__direct0__bitfields}{\+\_\+hw\+\_\+cau\+\_\+direct0\+::\+\_\+hw\+\_\+cau\+\_\+direct0\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cau__direct0_a0fc68479da4853f73227733146970110}{}\label{union__hw__cau__direct0_a0fc68479da4853f73227733146970110}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+A\+U\+\_\+\+D\+I\+R\+E\+C\+T0 -\/ Direct access register 0 (WO) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cau.\+h\end{DoxyCompactItemize}
