{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395329690261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395329690261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 16:34:50 2014 " "Processing started: Thu Mar 20 16:34:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395329690261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395329690261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AProp -c AProp_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off AProp -c AProp_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395329690262 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1395329690947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/acog/01_verilog/aprop.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/aprop.v" { { "Info" "ISGN_ENTITY_NAME" "1 AProp " "Found entity 1: AProp" {  } { { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/acog/01_verilog/acog_wback.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog_wback.v" { { "Info" "ISGN_ENTITY_NAME" "1 acog_wback " "Found entity 1: acog_wback" {  } { { "../01_Verilog/acog_wback.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_wback.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/acog/01_verilog/acog_seq.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 acog_seq " "Found entity 1: acog_seq" {  } { { "../01_Verilog/acog_seq.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_seq.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/acog/01_verilog/acog_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acog_mem " "Found entity 1: acog_mem" {  } { { "../01_Verilog/acog_mem.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_mem.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/acog/01_verilog/acog_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 acog_if " "Found entity 1: acog_if" {  } { { "../01_Verilog/acog_if.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/acog/01_verilog/acog_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 acog_id " "Found entity 1: acog_id" {  } { { "../01_Verilog/acog_id.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_id.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/acog/01_verilog/acog_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file /tmp/acog/01_verilog/acog_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/acog/01_verilog/acog_alu.v 13 13 " "Found 13 design units, including 13 entities, in source file /tmp/acog/01_verilog/acog_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acog_alu " "Found entity 1: acog_alu" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "2 acog_sum " "Found entity 2: acog_sum" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "3 acog_logic " "Found entity 3: acog_logic" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "4 acog_addsub " "Found entity 4: acog_addsub" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "5 acog_cmpsx " "Found entity 5: acog_cmpsx" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "6 acog_parity " "Found entity 6: acog_parity" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "7 barrel_rev " "Found entity 7: barrel_rev" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "8 barrel_rcl " "Found entity 8: barrel_rcl" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "9 barrel_rcr " "Found entity 9: barrel_rcr" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "10 barrel_rol " "Found entity 10: barrel_rol" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "11 barrel_ror " "Found entity 11: barrel_ror" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "12 barrel_shl " "Found entity 12: barrel_shl" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""} { "Info" "ISGN_ENTITY_NAME" "13 barrel_shr " "Found entity 13: barrel_shr" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tmp/acog/01_verilog/acog.v 1 1 " "Found 1 design units, including 1 entities, in source file /tmp/acog/01_verilog/acog.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACog " "Found entity 1: ACog" {  } { { "../01_Verilog/acog.v" "" { Text "D:/tmp/ACog/01_Verilog/acog.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cog_mem_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file cog_mem_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 cog_mem_altera " "Found entity 1: cog_mem_altera" {  } { { "cog_mem_altera.v" "" { Text "D:/tmp/ACog/02_Altera/cog_mem_altera.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altera " "Found entity 1: pll_altera" {  } { { "pll_altera.v" "" { Text "D:/tmp/ACog/02_Altera/pll_altera.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_altera/pll_altera_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_altera/pll_altera_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altera_0002 " "Found entity 1: pll_altera_0002" {  } { { "pll_altera/pll_altera_0002.v" "" { Text "D:/tmp/ACog/02_Altera/pll_altera/pll_altera_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "aprop.v(119) " "Verilog HDL Instantiation warning at aprop.v(119): instance has no name" {  } { { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 119 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1395329691197 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acog_mem.v(191) " "Verilog HDL Instantiation warning at acog_mem.v(191): instance has no name" {  } { { "../01_Verilog/acog_mem.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_mem.v" 191 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1395329691198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AProp " "Elaborating entity \"AProp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1395329691292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altera pll_altera:comb_227 " "Elaborating entity \"pll_altera\" for hierarchy \"pll_altera:comb_227\"" {  } { { "../01_Verilog/aprop.v" "comb_227" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altera_0002 pll_altera:comb_227\|pll_altera_0002:pll_altera_inst " "Elaborating entity \"pll_altera_0002\" for hierarchy \"pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\"" {  } { { "pll_altera.v" "pll_altera_inst" { Text "D:/tmp/ACog/02_Altera/pll_altera.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_altera/pll_altera_0002.v" "altera_pll_i" { Text "D:/tmp/ACog/02_Altera/pll_altera/pll_altera_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(395) " "Verilog HDL or VHDL warning at altera_pll.v(395): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_pll.v" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1395329691368 "|AProp|pll_altera:comb_227|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(397) " "Verilog HDL or VHDL warning at altera_pll.v(397): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_pll.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1395329691369 "|AProp|pll_altera:comb_227|pll_altera_0002:pll_altera_inst|altera_pll:altera_pll_i"}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_altera/pll_altera_0002.v" "" { Text "D:/tmp/ACog/02_Altera/pll_altera/pll_altera_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395329691370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 80.0 MHz " "Parameter \"output_clock_frequency0\" = \"80.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691371 ""}  } { { "pll_altera/pll_altera_0002.v" "" { Text "D:/tmp/ACog/02_Altera/pll_altera/pll_altera_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1395329691371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACog ACog:cog0 " "Elaborating entity \"ACog\" for hierarchy \"ACog:cog0\"" {  } { { "../01_Verilog/aprop.v" "cog0" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691380 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PC. .OPCODE. : ...D.... ...S.... CZ = ...Q.... CZ acog.v(159) " "Verilog HDL Display System Task info at acog.v(159): PC. .OPCODE. : ...D.... ...S.... CZ = ...Q.... CZ" {  } { { "../01_Verilog/acog.v" "" { Text "D:/tmp/ACog/01_Verilog/acog.v" 159 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1395329691383 "|AProp|ACog:cog0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acog_mem ACog:cog0\|acog_mem:acog_mem " "Elaborating entity \"acog_mem\" for hierarchy \"ACog:cog0\|acog_mem:acog_mem\"" {  } { { "../01_Verilog/acog.v" "acog_mem" { Text "D:/tmp/ACog/01_Verilog/acog.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691388 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "acog_mem.v(124) " "Verilog HDL Case Statement warning at acog_mem.v(124): incomplete case statement has no default case item" {  } { { "../01_Verilog/acog_mem.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_mem.v" 124 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1395329691420 "|AProp|ACog:cog0|acog_mem:acog_mem"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "acog_mem.v(141) " "Verilog HDL Case Statement warning at acog_mem.v(141): incomplete case statement has no default case item" {  } { { "../01_Verilog/acog_mem.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_mem.v" 141 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1395329691426 "|AProp|ACog:cog0|acog_mem:acog_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_mem_altera ACog:cog0\|acog_mem:acog_mem\|cog_mem_altera:comb_2880 " "Elaborating entity \"cog_mem_altera\" for hierarchy \"ACog:cog0\|acog_mem:acog_mem\|cog_mem_altera:comb_2880\"" {  } { { "../01_Verilog/acog_mem.v" "comb_2880" { Text "D:/tmp/ACog/01_Verilog/acog_mem.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ACog:cog0\|acog_mem:acog_mem\|cog_mem_altera:comb_2880\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ACog:cog0\|acog_mem:acog_mem\|cog_mem_altera:comb_2880\|altsyncram:altsyncram_component\"" {  } { { "cog_mem_altera.v" "altsyncram_component" { Text "D:/tmp/ACog/02_Altera/cog_mem_altera.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ACog:cog0\|acog_mem:acog_mem\|cog_mem_altera:comb_2880\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ACog:cog0\|acog_mem:acog_mem\|cog_mem_altera:comb_2880\|altsyncram:altsyncram_component\"" {  } { { "cog_mem_altera.v" "" { Text "D:/tmp/ACog/02_Altera/cog_mem_altera.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395329691622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ACog:cog0\|acog_mem:acog_mem\|cog_mem_altera:comb_2880\|altsyncram:altsyncram_component " "Instantiated megafunction \"ACog:cog0\|acog_mem:acog_mem\|cog_mem_altera:comb_2880\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../01_Verilog/mem_cog_testport2.mif " "Parameter \"init_file\" = \"../01_Verilog/mem_cog_testport2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691623 ""}  } { { "cog_mem_altera.v" "" { Text "D:/tmp/ACog/02_Altera/cog_mem_altera.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1395329691623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_art2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_art2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_art2 " "Found entity 1: altsyncram_art2" {  } { { "db/altsyncram_art2.tdf" "" { Text "D:/tmp/ACog/02_Altera/db/altsyncram_art2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395329691767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395329691767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_art2 ACog:cog0\|acog_mem:acog_mem\|cog_mem_altera:comb_2880\|altsyncram:altsyncram_component\|altsyncram_art2:auto_generated " "Elaborating entity \"altsyncram_art2\" for hierarchy \"ACog:cog0\|acog_mem:acog_mem\|cog_mem_altera:comb_2880\|altsyncram:altsyncram_component\|altsyncram_art2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691772 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 8 D:/tmp/ACog/01_Verilog/mem_cog_testport2.mif " "Memory depth (512) in the design file differs from memory depth (8) in the Memory Initialization File \"D:/tmp/ACog/01_Verilog/mem_cog_testport2.mif\" -- setting initial value for remaining addresses to 0" {  } { { "cog_mem_altera.v" "" { Text "D:/tmp/ACog/02_Altera/cog_mem_altera.v" 97 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1395329691785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acog_seq ACog:cog0\|acog_seq:seq " "Elaborating entity \"acog_seq\" for hierarchy \"ACog:cog0\|acog_seq:seq\"" {  } { { "../01_Verilog/acog.v" "seq" { Text "D:/tmp/ACog/01_Verilog/acog.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acog_if ACog:cog0\|acog_if:ifetch " "Elaborating entity \"acog_if\" for hierarchy \"ACog:cog0\|acog_if:ifetch\"" {  } { { "../01_Verilog/acog.v" "ifetch" { Text "D:/tmp/ACog/01_Verilog/acog.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acog_id ACog:cog0\|acog_id:idecode " "Elaborating entity \"acog_id\" for hierarchy \"ACog:cog0\|acog_id:idecode\"" {  } { { "../01_Verilog/acog.v" "idecode" { Text "D:/tmp/ACog/01_Verilog/acog.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acog_wback ACog:cog0\|acog_wback:wback " "Elaborating entity \"acog_wback\" for hierarchy \"ACog:cog0\|acog_wback:wback\"" {  } { { "../01_Verilog/acog.v" "wback" { Text "D:/tmp/ACog/01_Verilog/acog.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acog_alu ACog:cog0\|acog_alu:alu " "Elaborating entity \"acog_alu\" for hierarchy \"ACog:cog0\|acog_alu:alu\"" {  } { { "../01_Verilog/acog.v" "alu" { Text "D:/tmp/ACog/01_Verilog/acog.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691907 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "acog_alu.v(93) " "Verilog HDL Case Statement warning at acog_alu.v(93): incomplete case statement has no default case item" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1395329691912 "|AProp|ACog:cog0|acog_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "acog_alu.v(134) " "Verilog HDL Case Statement warning at acog_alu.v(134): incomplete case statement has no default case item" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 134 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1395329691912 "|AProp|ACog:cog0|acog_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "acog_alu.v(170) " "Verilog HDL Case Statement warning at acog_alu.v(170): incomplete case statement has no default case item" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 170 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1395329691912 "|AProp|ACog:cog0|acog_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acog_addsub ACog:cog0\|acog_alu:alu\|acog_addsub:addsub " "Elaborating entity \"acog_addsub\" for hierarchy \"ACog:cog0\|acog_alu:alu\|acog_addsub:addsub\"" {  } { { "../01_Verilog/acog_alu.v" "addsub" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 acog_alu.v(303) " "Verilog HDL assignment warning at acog_alu.v(303): truncated value with size 33 to match size of target (32)" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1395329691918 "|AProp|ACog:cog0|acog_alu:alu|acog_addsub:addsub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 acog_alu.v(306) " "Verilog HDL assignment warning at acog_alu.v(306): truncated value with size 33 to match size of target (32)" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1395329691918 "|AProp|ACog:cog0|acog_alu:alu|acog_addsub:addsub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 acog_alu.v(307) " "Verilog HDL assignment warning at acog_alu.v(307): truncated value with size 33 to match size of target (32)" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1395329691918 "|AProp|ACog:cog0|acog_alu:alu|acog_addsub:addsub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 acog_alu.v(309) " "Verilog HDL assignment warning at acog_alu.v(309): truncated value with size 33 to match size of target (32)" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1395329691919 "|AProp|ACog:cog0|acog_alu:alu|acog_addsub:addsub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 acog_alu.v(312) " "Verilog HDL assignment warning at acog_alu.v(312): truncated value with size 33 to match size of target (32)" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1395329691919 "|AProp|ACog:cog0|acog_alu:alu|acog_addsub:addsub"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "acog_alu.v(301) " "Verilog HDL Case Statement warning at acog_alu.v(301): incomplete case statement has no default case item" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 301 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1395329691919 "|AProp|ACog:cog0|acog_alu:alu|acog_addsub:addsub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acog_alu.v(319) " "Verilog HDL assignment warning at acog_alu.v(319): truncated value with size 32 to match size of target (1)" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1395329691919 "|AProp|ACog:cog0|acog_alu:alu|acog_addsub:addsub"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "acog_alu.v(320) " "Verilog HDL Case Statement warning at acog_alu.v(320): incomplete case statement has no default case item" {  } { { "../01_Verilog/acog_alu.v" "" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 320 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1395329691919 "|AProp|ACog:cog0|acog_alu:alu|acog_addsub:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acog_cmpsx ACog:cog0\|acog_alu:alu\|acog_cmpsx:cmpsx " "Elaborating entity \"acog_cmpsx\" for hierarchy \"ACog:cog0\|acog_alu:alu\|acog_cmpsx:cmpsx\"" {  } { { "../01_Verilog/acog_alu.v" "cmpsx" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acog_logic ACog:cog0\|acog_alu:alu\|acog_logic:alogic " "Elaborating entity \"acog_logic\" for hierarchy \"ACog:cog0\|acog_alu:alu\|acog_logic:alogic\"" {  } { { "../01_Verilog/acog_alu.v" "alogic" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_rcl ACog:cog0\|acog_alu:alu\|barrel_rcl:rcl " "Elaborating entity \"barrel_rcl\" for hierarchy \"ACog:cog0\|acog_alu:alu\|barrel_rcl:rcl\"" {  } { { "../01_Verilog/acog_alu.v" "rcl" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_rcr ACog:cog0\|acog_alu:alu\|barrel_rcr:rcr " "Elaborating entity \"barrel_rcr\" for hierarchy \"ACog:cog0\|acog_alu:alu\|barrel_rcr:rcr\"" {  } { { "../01_Verilog/acog_alu.v" "rcr" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_rol ACog:cog0\|acog_alu:alu\|barrel_rol:rol " "Elaborating entity \"barrel_rol\" for hierarchy \"ACog:cog0\|acog_alu:alu\|barrel_rol:rol\"" {  } { { "../01_Verilog/acog_alu.v" "rol" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_ror ACog:cog0\|acog_alu:alu\|barrel_ror:ror " "Elaborating entity \"barrel_ror\" for hierarchy \"ACog:cog0\|acog_alu:alu\|barrel_ror:ror\"" {  } { { "../01_Verilog/acog_alu.v" "ror" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shl ACog:cog0\|acog_alu:alu\|barrel_shl:shl " "Elaborating entity \"barrel_shl\" for hierarchy \"ACog:cog0\|acog_alu:alu\|barrel_shl:shl\"" {  } { { "../01_Verilog/acog_alu.v" "shl" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shr ACog:cog0\|acog_alu:alu\|barrel_shr:shr " "Elaborating entity \"barrel_shr\" for hierarchy \"ACog:cog0\|acog_alu:alu\|barrel_shr:shr\"" {  } { { "../01_Verilog/acog_alu.v" "shr" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_rev ACog:cog0\|acog_alu:alu\|barrel_rev:rev " "Elaborating entity \"barrel_rev\" for hierarchy \"ACog:cog0\|acog_alu:alu\|barrel_rev:rev\"" {  } { { "../01_Verilog/acog_alu.v" "rev" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acog_sum ACog:cog0\|acog_alu:alu\|acog_sum:sumxx " "Elaborating entity \"acog_sum\" for hierarchy \"ACog:cog0\|acog_alu:alu\|acog_sum:sumxx\"" {  } { { "../01_Verilog/acog_alu.v" "sumxx" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395329691974 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ACog:cog0\|acog_alu:alu\|barrel_shr:shr\|Ram0 " "RAM logic \"ACog:cog0\|acog_alu:alu\|barrel_shr:shr\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../01_Verilog/acog_alu.v" "Ram0" { Text "D:/tmp/ACog/01_Verilog/acog_alu.v" 762 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1395329692975 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1395329692975 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1395329703616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1395329710203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1395329714635 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395329714635 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1395329714745 ""}  } { { "altera_pll.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_pll.v" 689 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1395329714745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2112 " "Implemented 2112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1395329714988 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1395329714988 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1395329714988 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2045 " "Implemented 2045 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1395329714988 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1395329714988 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1395329714988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1395329714988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395329715039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 20 16:35:15 2014 " "Processing ended: Thu Mar 20 16:35:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395329715039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395329715039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395329715039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395329715039 ""}
