

================================================================
== Vitis HLS Report for 'bin_conv_Pipeline_LOOP_WT_WORDS'
================================================================
* Date:           Fri Dec 13 13:11:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.877 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_WT_WORDS  |        2|        2|         2|          1|          1|     2|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 6 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 'wt_word_buffer_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_3 = alloca i32 1"   --->   Operation 8 'alloca' 'wt_word_buffer_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sh_prom_i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sh_prom_i"   --->   Operation 9 'read' 'sh_prom_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv_i1574_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %conv_i1574"   --->   Operation 10 'read' 'conv_i1574_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_0_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wt_word_buffer_V_0_1"   --->   Operation 11 'read' 'wt_word_buffer_V_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wt_word_buffer_V_1_1"   --->   Operation 12 'read' 'wt_word_buffer_V_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sh_prom_i_cast = zext i6 %sh_prom_i_read"   --->   Operation 13 'zext' 'sh_prom_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %wt_word_buffer_V_1_1_read, i64 %wt_word_buffer_V_1_3"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %wt_word_buffer_V_0_1_read, i64 %wt_word_buffer_V_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %m_V"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %phi_mul"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc187"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%m_V_2 = load i2 %m_V" [Accel.cpp:283]   --->   Operation 19 'load' 'm_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.34ns)   --->   "%icmp_ln1027 = icmp_eq  i2 %m_V_2, i2 2"   --->   Operation 21 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.43ns)   --->   "%add_ln840 = add i2 %m_V_2, i2 1"   --->   Operation 23 'add' 'add_ln840' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln1027, void %for.inc187.split, void %for.end189.exitStub" [Accel.cpp:277]   --->   Operation 24 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul"   --->   Operation 25 'load' 'phi_mul_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.75ns)   --->   "%add_ln948_1 = add i13 %phi_mul_load, i13 2341"   --->   Operation 26 'add' 'add_ln948_1' <Predicate = (!icmp_ln1027)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "%add_ln948 = add i13 %phi_mul_load, i13 %conv_i1574_read"   --->   Operation 27 'add' 'add_ln948' <Predicate = (!icmp_ln1027)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln948 = zext i13 %add_ln948"   --->   Operation 28 'zext' 'zext_ln948' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr i64 %wt_mem_V, i64 0, i64 %zext_ln948"   --->   Operation 29 'getelementptr' 'wt_mem_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.98ns)   --->   "%wt_mem_V_load = load i13 %wt_mem_V_addr"   --->   Operation 30 'load' 'wt_mem_V_load' <Predicate = (!icmp_ln1027)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4682> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln283 = trunc i2 %m_V_2" [Accel.cpp:283]   --->   Operation 31 'trunc' 'trunc_ln283' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln277 = store i2 %add_ln840, i2 %m_V" [Accel.cpp:277]   --->   Operation 32 'store' 'store_ln277' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln277 = store i13 %add_ln948_1, i13 %phi_mul" [Accel.cpp:277]   --->   Operation 33 'store' 'store_ln277' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_load = load i64 %wt_word_buffer_V_1"   --->   Operation 44 'load' 'wt_word_buffer_V_1_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_3_load = load i64 %wt_word_buffer_V_1_3"   --->   Operation 45 'load' 'wt_word_buffer_V_1_3_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %wt_word_buffer_V_1_2_out, i64 %wt_word_buffer_V_1_3_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %wt_word_buffer_V_0_2_out, i64 %wt_word_buffer_V_1_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.87>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_load_1 = load i64 %wt_word_buffer_V_1" [Accel.cpp:283]   --->   Operation 34 'load' 'wt_word_buffer_V_1_load_1' <Predicate = (trunc_ln283)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_3_load_1 = load i64 %wt_word_buffer_V_1_3" [Accel.cpp:283]   --->   Operation 35 'load' 'wt_word_buffer_V_1_3_load_1' <Predicate = (!trunc_ln283)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Accel.cpp:277]   --->   Operation 36 'specloopname' 'specloopname_ln277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (2.98ns)   --->   "%wt_mem_V_load = load i13 %wt_mem_V_addr"   --->   Operation 37 'load' 'wt_mem_V_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4682> <RAM>
ST_2 : Operation 38 [1/1] (1.09ns)   --->   "%r_V = ashr i64 %wt_mem_V_load, i64 %sh_prom_i_cast"   --->   Operation 38 'ashr' 'r_V' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.41ns)   --->   "%wt_word_buffer_V_1_5 = select i1 %trunc_ln283, i64 %r_V, i64 %wt_word_buffer_V_1_3_load_1" [Accel.cpp:283]   --->   Operation 39 'select' 'wt_word_buffer_V_1_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.41ns)   --->   "%wt_word_buffer_V_1_6 = select i1 %trunc_ln283, i64 %wt_word_buffer_V_1_load_1, i64 %r_V" [Accel.cpp:283]   --->   Operation 40 'select' 'wt_word_buffer_V_1_6' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln277 = store i64 %wt_word_buffer_V_1_5, i64 %wt_word_buffer_V_1_3" [Accel.cpp:277]   --->   Operation 41 'store' 'store_ln277' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln277 = store i64 %wt_word_buffer_V_1_6, i64 %wt_word_buffer_V_1" [Accel.cpp:277]   --->   Operation 42 'store' 'store_ln277' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln277 = br void %for.inc187" [Accel.cpp:277]   --->   Operation 43 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt_word_buffer_V_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wt_word_buffer_V_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i1574]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sh_prom_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wt_word_buffer_V_1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ wt_word_buffer_V_0_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ wt_mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                     (alloca           ) [ 010]
m_V                         (alloca           ) [ 010]
wt_word_buffer_V_1          (alloca           ) [ 011]
wt_word_buffer_V_1_3        (alloca           ) [ 011]
sh_prom_i_read              (read             ) [ 000]
conv_i1574_read             (read             ) [ 000]
wt_word_buffer_V_0_1_read   (read             ) [ 000]
wt_word_buffer_V_1_1_read   (read             ) [ 000]
sh_prom_i_cast              (zext             ) [ 011]
store_ln0                   (store            ) [ 000]
store_ln0                   (store            ) [ 000]
store_ln0                   (store            ) [ 000]
store_ln0                   (store            ) [ 000]
br_ln0                      (br               ) [ 000]
m_V_2                       (load             ) [ 000]
specpipeline_ln0            (specpipeline     ) [ 000]
icmp_ln1027                 (icmp             ) [ 010]
speclooptripcount_ln0       (speclooptripcount) [ 000]
add_ln840                   (add              ) [ 000]
br_ln277                    (br               ) [ 000]
phi_mul_load                (load             ) [ 000]
add_ln948_1                 (add              ) [ 000]
add_ln948                   (add              ) [ 000]
zext_ln948                  (zext             ) [ 000]
wt_mem_V_addr               (getelementptr    ) [ 011]
trunc_ln283                 (trunc            ) [ 011]
store_ln277                 (store            ) [ 000]
store_ln277                 (store            ) [ 000]
wt_word_buffer_V_1_load_1   (load             ) [ 000]
wt_word_buffer_V_1_3_load_1 (load             ) [ 000]
specloopname_ln277          (specloopname     ) [ 000]
wt_mem_V_load               (load             ) [ 000]
r_V                         (ashr             ) [ 000]
wt_word_buffer_V_1_5        (select           ) [ 000]
wt_word_buffer_V_1_6        (select           ) [ 000]
store_ln277                 (store            ) [ 000]
store_ln277                 (store            ) [ 000]
br_ln277                    (br               ) [ 000]
wt_word_buffer_V_1_load     (load             ) [ 000]
wt_word_buffer_V_1_3_load   (load             ) [ 000]
write_ln0                   (write            ) [ 000]
write_ln0                   (write            ) [ 000]
ret_ln0                     (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt_word_buffer_V_1_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_word_buffer_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wt_word_buffer_V_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_word_buffer_V_0_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_i1574">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i1574"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sh_prom_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sh_prom_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wt_word_buffer_V_1_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_word_buffer_V_1_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wt_word_buffer_V_0_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_word_buffer_V_0_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wt_mem_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="phi_mul_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="m_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="wt_word_buffer_V_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wt_word_buffer_V_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="wt_word_buffer_V_1_3_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wt_word_buffer_V_1_3/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sh_prom_i_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sh_prom_i_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="conv_i1574_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="13" slack="0"/>
<pin id="76" dir="0" index="1" bw="13" slack="0"/>
<pin id="77" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i1574_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="wt_word_buffer_V_0_1_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_word_buffer_V_0_1_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="wt_word_buffer_V_1_1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_word_buffer_V_1_1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="64" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln0_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="0" index="2" bw="64" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="wt_mem_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="13" slack="0"/>
<pin id="110" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_mem_V_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sh_prom_i_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_cast/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="13" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="m_V_2_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln1027_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln840_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="phi_mul_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="13" slack="0"/>
<pin id="160" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln948_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="13" slack="0"/>
<pin id="163" dir="0" index="1" bw="13" slack="0"/>
<pin id="164" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln948_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln948_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="13" slack="0"/>
<pin id="169" dir="0" index="1" bw="13" slack="0"/>
<pin id="170" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln948/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln948_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="13" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln948/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln283_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln283/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln277_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln277_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="0"/>
<pin id="189" dir="0" index="1" bw="13" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="wt_word_buffer_V_1_load_1_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_word_buffer_V_1_load_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="wt_word_buffer_V_1_3_load_1_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_word_buffer_V_1_3_load_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="r_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="1"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="wt_word_buffer_V_1_5_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="64" slack="0"/>
<pin id="207" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="wt_word_buffer_V_1_5/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="wt_word_buffer_V_1_6_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="64" slack="0"/>
<pin id="214" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="wt_word_buffer_V_1_6/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln277_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="1"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln277_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="1"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="wt_word_buffer_V_1_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_word_buffer_V_1_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="wt_word_buffer_V_1_3_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_word_buffer_V_1_3_load/1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="phi_mul_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="0"/>
<pin id="237" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="242" class="1005" name="m_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="249" class="1005" name="wt_word_buffer_V_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="wt_word_buffer_V_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="wt_word_buffer_V_1_3_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="wt_word_buffer_V_1_3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="sh_prom_i_cast_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sh_prom_i_cast "/>
</bind>
</comp>

<comp id="273" class="1005" name="wt_mem_V_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="1"/>
<pin id="275" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="wt_mem_V_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="trunc_ln283_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln283 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="68" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="86" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="80" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="158" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="74" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="181"><net_src comp="143" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="152" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="161" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="113" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="195" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="192" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="198" pin="2"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="203" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="210" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="238"><net_src comp="52" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="245"><net_src comp="56" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="252"><net_src comp="60" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="256"><net_src comp="249" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="260"><net_src comp="64" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="268"><net_src comp="119" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="276"><net_src comp="106" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="281"><net_src comp="178" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="210" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wt_word_buffer_V_1_2_out | {1 }
	Port: wt_word_buffer_V_0_2_out | {1 }
 - Input state : 
	Port: bin_conv_Pipeline_LOOP_WT_WORDS : wt_word_buffer_V_1_1 | {1 }
	Port: bin_conv_Pipeline_LOOP_WT_WORDS : wt_word_buffer_V_0_1 | {1 }
	Port: bin_conv_Pipeline_LOOP_WT_WORDS : conv_i1574 | {1 }
	Port: bin_conv_Pipeline_LOOP_WT_WORDS : sh_prom_i | {1 }
	Port: bin_conv_Pipeline_LOOP_WT_WORDS : wt_mem_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		m_V_2 : 1
		icmp_ln1027 : 2
		add_ln840 : 2
		br_ln277 : 3
		phi_mul_load : 1
		add_ln948_1 : 2
		add_ln948 : 2
		zext_ln948 : 3
		wt_mem_V_addr : 4
		wt_mem_V_load : 5
		trunc_ln283 : 2
		store_ln277 : 3
		store_ln277 : 3
		wt_word_buffer_V_1_load : 1
		wt_word_buffer_V_1_3_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		r_V : 1
		wt_word_buffer_V_1_5 : 2
		wt_word_buffer_V_1_6 : 2
		store_ln277 : 3
		store_ln277 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|   ashr   |              r_V_fu_198              |    0    |   182   |
|----------|--------------------------------------|---------|---------|
|  select  |      wt_word_buffer_V_1_5_fu_203     |    0    |    63   |
|          |      wt_word_buffer_V_1_6_fu_210     |    0    |    63   |
|----------|--------------------------------------|---------|---------|
|          |           add_ln840_fu_152           |    0    |    9    |
|    add   |          add_ln948_1_fu_161          |    0    |    20   |
|          |           add_ln948_fu_167           |    0    |    20   |
|----------|--------------------------------------|---------|---------|
|   icmp   |          icmp_ln1027_fu_146          |    0    |    8    |
|----------|--------------------------------------|---------|---------|
|          |       sh_prom_i_read_read_fu_68      |    0    |    0    |
|   read   |      conv_i1574_read_read_fu_74      |    0    |    0    |
|          | wt_word_buffer_V_0_1_read_read_fu_80 |    0    |    0    |
|          | wt_word_buffer_V_1_1_read_read_fu_86 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |         write_ln0_write_fu_92        |    0    |    0    |
|          |         write_ln0_write_fu_99        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |         sh_prom_i_cast_fu_119        |    0    |    0    |
|          |           zext_ln948_fu_173          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   trunc  |          trunc_ln283_fu_178          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |   365   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         m_V_reg_242        |    2   |
|       phi_mul_reg_235      |   13   |
|   sh_prom_i_cast_reg_265   |   64   |
|     trunc_ln283_reg_278    |    1   |
|    wt_mem_V_addr_reg_273   |   13   |
|wt_word_buffer_V_1_3_reg_257|   64   |
| wt_word_buffer_V_1_reg_249 |   64   |
+----------------------------+--------+
|            Total           |   221  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   26   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   365  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   221  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   221  |   374  |
+-----------+--------+--------+--------+
