-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Tue Dec  6 15:38:19 2022
-- Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_clefia_0_0_sim_netlist.vhdl
-- Design      : design_1_clefia_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_94_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1 is
  signal add_ln114_fu_804_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln117_fu_814_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_lk_we0 : STD_LOGIC;
  signal idx_fu_940 : STD_LOGIC;
  signal \^idx_fu_94_reg[3]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair156";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_68[3]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \idx_fu_94[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \idx_fu_94[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \idx_fu_94[3]_i_3\ : label is "soft_lutpair155";
begin
  \idx_fu_94_reg[3]_0\ <= \^idx_fu_94_reg[3]_0\;
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^idx_fu_94_reg[3]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => add_ln114_fu_804_p2(3),
      I1 => add_ln114_fu_804_p2(1),
      I2 => add_ln114_fu_804_p2(0),
      I3 => add_ln114_fu_804_p2(2),
      I4 => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      O => \^idx_fu_94_reg[3]_0\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8088"
    )
        port map (
      I0 => \^idx_fu_94_reg[3]_0\,
      I1 => Q(0),
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      O => D(0)
    );
\ap_CS_fsm[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAAAAAA"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      I1 => add_ln114_fu_804_p2(2),
      I2 => add_ln114_fu_804_p2(0),
      I3 => add_ln114_fu_804_p2(1),
      I4 => add_ln114_fu_804_p2(3),
      I5 => ap_CS_fsm_state10,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I2 => \ap_CS_fsm[1]_i_3__0_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state8,
      I3 => ap_CS_fsm_state9,
      I4 => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      I5 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state7,
      I5 => ap_CS_fsm_state6,
      O => \ap_CS_fsm[1]_i_3__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\i_fu_68[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => \^idx_fu_94_reg[3]_0\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I3 => Q(0),
      O => E(0)
    );
\idx_fu_94[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln114_fu_804_p2(0),
      O => add_ln117_fu_814_p2(0)
    );
\idx_fu_94[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln114_fu_804_p2(0),
      I1 => add_ln114_fu_804_p2(1),
      O => add_ln117_fu_814_p2(1)
    );
\idx_fu_94[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => add_ln114_fu_804_p2(1),
      I1 => add_ln114_fu_804_p2(0),
      I2 => add_ln114_fu_804_p2(2),
      O => add_ln117_fu_814_p2(2)
    );
\idx_fu_94[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      O => ap_NS_fsm1
    );
\idx_fu_94[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => add_ln114_fu_804_p2(3),
      I1 => add_ln114_fu_804_p2(1),
      I2 => add_ln114_fu_804_p2(0),
      I3 => add_ln114_fu_804_p2(2),
      I4 => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      O => idx_fu_940
    );
\idx_fu_94[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => add_ln114_fu_804_p2(2),
      I1 => add_ln114_fu_804_p2(0),
      I2 => add_ln114_fu_804_p2(1),
      I3 => add_ln114_fu_804_p2(3),
      O => add_ln117_fu_814_p2(3)
    );
\idx_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(0),
      Q => add_ln114_fu_804_p2(0),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(1),
      Q => add_ln114_fu_804_p2(1),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(2),
      Q => add_ln114_fu_804_p2(2),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(3),
      Q => add_ln114_fu_804_p2(3),
      R => ap_NS_fsm1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_94_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_9 : entity is "clefia_ClefiaDoubleSwap_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_9 is
  signal add_ln114_fu_804_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln117_fu_814_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_lk_we0 : STD_LOGIC;
  signal idx_fu_940 : STD_LOGIC;
  signal \^idx_fu_94_reg[3]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__1\ : label is "soft_lutpair105";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_68[3]_i_2__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \idx_fu_94[1]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \idx_fu_94[2]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \idx_fu_94[3]_i_3__0\ : label is "soft_lutpair104";
begin
  \idx_fu_94_reg[3]_0\ <= \^idx_fu_94_reg[3]_0\;
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^idx_fu_94_reg[3]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => add_ln114_fu_804_p2(3),
      I1 => add_ln114_fu_804_p2(1),
      I2 => add_ln114_fu_804_p2(0),
      I3 => add_ln114_fu_804_p2(2),
      I4 => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      O => \^idx_fu_94_reg[3]_0\
    );
\ap_CS_fsm[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8088"
    )
        port map (
      I0 => \^idx_fu_94_reg[3]_0\,
      I1 => Q(0),
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      O => D(0)
    );
\ap_CS_fsm[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAAAAAA"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      I1 => add_ln114_fu_804_p2(2),
      I2 => add_ln114_fu_804_p2(0),
      I3 => add_ln114_fu_804_p2(1),
      I4 => add_ln114_fu_804_p2(3),
      I5 => ap_CS_fsm_state10,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[1]_i_2__2_n_0\,
      I2 => \ap_CS_fsm[1]_i_3__2_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state8,
      I3 => ap_CS_fsm_state9,
      I4 => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      I5 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      O => \ap_CS_fsm[1]_i_2__2_n_0\
    );
\ap_CS_fsm[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state5,
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state7,
      I5 => ap_CS_fsm_state6,
      O => \ap_CS_fsm[1]_i_3__2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => \ap_CS_fsm_reg[1]_0\
    );
\i_fu_68[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => \^idx_fu_94_reg[3]_0\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I3 => Q(0),
      O => E(0)
    );
\idx_fu_94[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln114_fu_804_p2(0),
      O => add_ln117_fu_814_p2(0)
    );
\idx_fu_94[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln114_fu_804_p2(0),
      I1 => add_ln114_fu_804_p2(1),
      O => add_ln117_fu_814_p2(1)
    );
\idx_fu_94[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => add_ln114_fu_804_p2(1),
      I1 => add_ln114_fu_804_p2(0),
      I2 => add_ln114_fu_804_p2(2),
      O => add_ln117_fu_814_p2(2)
    );
\idx_fu_94[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      O => ap_NS_fsm1
    );
\idx_fu_94[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => add_ln114_fu_804_p2(3),
      I1 => add_ln114_fu_804_p2(1),
      I2 => add_ln114_fu_804_p2(0),
      I3 => add_ln114_fu_804_p2(2),
      I4 => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      O => idx_fu_940
    );
\idx_fu_94[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => add_ln114_fu_804_p2(2),
      I1 => add_ln114_fu_804_p2(0),
      I2 => add_ln114_fu_804_p2(1),
      I3 => add_ln114_fu_804_p2(3),
      O => add_ln117_fu_814_p2(3)
    );
\idx_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(0),
      Q => add_ln114_fu_804_p2(0),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(1),
      Q => add_ln114_fu_804_p2(1),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(2),
      Q => add_ln114_fu_804_p2(2),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(3),
      Q => add_ln114_fu_804_p2(3),
      R => ap_NS_fsm1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID_0 : out STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[0]\ : in STD_LOGIC;
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[1]_1\ : in STD_LOGIC;
    key_bitlen : in STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    int_ap_idle : in STD_LOGIC;
    int_ap_ready : in STD_LOGIC;
    \rdata_reg[4]\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    interrupt : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_pt_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram is
  signal int_pt_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal int_pt_ce1 : STD_LOGIC;
  signal mem_reg_0_3_0_0_n_0 : STD_LOGIC;
  signal mem_reg_0_3_10_10_n_0 : STD_LOGIC;
  signal mem_reg_0_3_11_11_n_0 : STD_LOGIC;
  signal mem_reg_0_3_12_12_n_0 : STD_LOGIC;
  signal mem_reg_0_3_13_13_n_0 : STD_LOGIC;
  signal mem_reg_0_3_14_14_n_0 : STD_LOGIC;
  signal mem_reg_0_3_15_15_n_0 : STD_LOGIC;
  signal mem_reg_0_3_16_16_n_0 : STD_LOGIC;
  signal mem_reg_0_3_17_17_n_0 : STD_LOGIC;
  signal mem_reg_0_3_18_18_n_0 : STD_LOGIC;
  signal mem_reg_0_3_19_19_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_20_20_n_0 : STD_LOGIC;
  signal mem_reg_0_3_21_21_n_0 : STD_LOGIC;
  signal mem_reg_0_3_22_22_n_0 : STD_LOGIC;
  signal mem_reg_0_3_23_23_n_0 : STD_LOGIC;
  signal mem_reg_0_3_24_24_n_0 : STD_LOGIC;
  signal mem_reg_0_3_25_25_n_0 : STD_LOGIC;
  signal mem_reg_0_3_26_26_n_0 : STD_LOGIC;
  signal mem_reg_0_3_27_27_n_0 : STD_LOGIC;
  signal mem_reg_0_3_28_28_n_0 : STD_LOGIC;
  signal mem_reg_0_3_29_29_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_n_0 : STD_LOGIC;
  signal mem_reg_0_3_30_30_n_0 : STD_LOGIC;
  signal mem_reg_0_3_31_31_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_n_0 : STD_LOGIC;
  signal mem_reg_0_3_8_8_n_0 : STD_LOGIC;
  signal mem_reg_0_3_9_9_n_0 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_arvalid_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_3_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_3_0_0 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_3_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_3_10_10 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_10_10 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_10_10 : label is 3;
  attribute ram_offset of mem_reg_0_3_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_3_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_3_11_11 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_11_11 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_11_11 : label is 3;
  attribute ram_offset of mem_reg_0_3_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_3_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_3_12_12 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_12_12 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_12_12 : label is 3;
  attribute ram_offset of mem_reg_0_3_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_3_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_3_13_13 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_13_13 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_13_13 : label is 3;
  attribute ram_offset of mem_reg_0_3_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_3_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_3_14_14 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_14_14 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_14_14 : label is 3;
  attribute ram_offset of mem_reg_0_3_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_3_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_3_15_15 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_15_15 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_15_15 : label is 3;
  attribute ram_offset of mem_reg_0_3_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_3_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_3_16_16 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_16_16 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_16_16 : label is 3;
  attribute ram_offset of mem_reg_0_3_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_3_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_3_17_17 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_17_17 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_17_17 : label is 3;
  attribute ram_offset of mem_reg_0_3_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_3_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_3_18_18 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_18_18 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_18_18 : label is 3;
  attribute ram_offset of mem_reg_0_3_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_3_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_3_19_19 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_19_19 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_19_19 : label is 3;
  attribute ram_offset of mem_reg_0_3_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_3_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_3_1_1 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_1_1 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_1_1 : label is 3;
  attribute ram_offset of mem_reg_0_3_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_3_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_3_20_20 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_20_20 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_20_20 : label is 3;
  attribute ram_offset of mem_reg_0_3_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_3_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_3_21_21 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_21_21 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_21_21 : label is 3;
  attribute ram_offset of mem_reg_0_3_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_3_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_3_22_22 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_22_22 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_22_22 : label is 3;
  attribute ram_offset of mem_reg_0_3_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_3_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_3_23_23 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_23_23 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_23_23 : label is 3;
  attribute ram_offset of mem_reg_0_3_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_3_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_3_24_24 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_24_24 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_24_24 : label is 3;
  attribute ram_offset of mem_reg_0_3_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_3_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_3_25_25 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_25_25 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_25_25 : label is 3;
  attribute ram_offset of mem_reg_0_3_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_3_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_3_26_26 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_26_26 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_26_26 : label is 3;
  attribute ram_offset of mem_reg_0_3_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_3_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_3_27_27 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_27_27 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_27_27 : label is 3;
  attribute ram_offset of mem_reg_0_3_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_3_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_3_28_28 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_28_28 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_28_28 : label is 3;
  attribute ram_offset of mem_reg_0_3_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_3_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_3_29_29 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_29_29 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_29_29 : label is 3;
  attribute ram_offset of mem_reg_0_3_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_3_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_3_2_2 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_2_2 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_2_2 : label is 3;
  attribute ram_offset of mem_reg_0_3_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_3_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_3_30_30 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_30_30 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_30_30 : label is 3;
  attribute ram_offset of mem_reg_0_3_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_3_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_3_31_31 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_31_31 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_31_31 : label is 3;
  attribute ram_offset of mem_reg_0_3_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_3_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_3_3_3 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_3_3 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_3_3 : label is 3;
  attribute ram_offset of mem_reg_0_3_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_3_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_3_4_4 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_4_4 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_4_4 : label is 3;
  attribute ram_offset of mem_reg_0_3_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_3_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_3_5_5 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_5_5 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_5_5 : label is 3;
  attribute ram_offset of mem_reg_0_3_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_3_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_3_6_6 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_6_6 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_6_6 : label is 3;
  attribute ram_offset of mem_reg_0_3_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_3_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_3_7_7 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_7_7 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_7_7 : label is 3;
  attribute ram_offset of mem_reg_0_3_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_3_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_3_8_8 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_8_8 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_8_8 : label is 3;
  attribute ram_offset of mem_reg_0_3_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_3_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_3_9_9 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_9_9 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_9_9 : label is 3;
  attribute ram_offset of mem_reg_0_3_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_3_9_9 : label is 9;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rdata[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[9]_i_2\ : label is "soft_lutpair0";
begin
  s_axi_control_ARVALID_0 <= \^s_axi_control_arvalid_0\;
mem_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => mem_reg_0_3_0_0_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => s_axi_control_WVALID,
      I2 => \q1_reg[0]_0\,
      I3 => \^s_axi_control_arvalid_0\,
      I4 => wstate(0),
      I5 => wstate(1),
      O => p_0_in0_out(0)
    );
mem_reg_0_3_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => Q(0),
      O => int_pt_address1(0)
    );
mem_reg_0_3_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => Q(1),
      O => int_pt_address1(1)
    );
mem_reg_0_3_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => mem_reg_0_3_10_10_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => mem_reg_0_3_11_11_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => mem_reg_0_3_12_12_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => mem_reg_0_3_13_13_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => mem_reg_0_3_14_14_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => mem_reg_0_3_15_15_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => mem_reg_0_3_16_16_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_16_16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s_axi_control_WSTRB(2),
      I1 => s_axi_control_WVALID,
      I2 => \q1_reg[0]_0\,
      I3 => \^s_axi_control_arvalid_0\,
      I4 => wstate(0),
      I5 => wstate(1),
      O => p_0_in0_out(16)
    );
mem_reg_0_3_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => mem_reg_0_3_17_17_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => mem_reg_0_3_18_18_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => mem_reg_0_3_19_19_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => mem_reg_0_3_1_1_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => mem_reg_0_3_20_20_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => mem_reg_0_3_21_21_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => mem_reg_0_3_22_22_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => mem_reg_0_3_23_23_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(24),
      DPO => mem_reg_0_3_24_24_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_24_24_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => p_0_in0_out(24),
      O => p_1_in(24)
    );
mem_reg_0_3_24_24_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => s_axi_control_WVALID,
      I2 => \q1_reg[0]_0\,
      I3 => \^s_axi_control_arvalid_0\,
      I4 => wstate(0),
      I5 => wstate(1),
      O => p_0_in0_out(24)
    );
mem_reg_0_3_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(25),
      DPO => mem_reg_0_3_25_25_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_25_25_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => p_0_in0_out(24),
      O => p_1_in(25)
    );
mem_reg_0_3_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(26),
      DPO => mem_reg_0_3_26_26_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_26_26_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => p_0_in0_out(24),
      O => p_1_in(26)
    );
mem_reg_0_3_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(27),
      DPO => mem_reg_0_3_27_27_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_27_27_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => p_0_in0_out(24),
      O => p_1_in(27)
    );
mem_reg_0_3_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(28),
      DPO => mem_reg_0_3_28_28_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_28_28_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => p_0_in0_out(24),
      O => p_1_in(28)
    );
mem_reg_0_3_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(29),
      DPO => mem_reg_0_3_29_29_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_29_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => p_0_in0_out(24),
      O => p_1_in(29)
    );
mem_reg_0_3_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => mem_reg_0_3_2_2_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(30),
      DPO => mem_reg_0_3_30_30_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_30_30_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => p_0_in0_out(24),
      O => p_1_in(30)
    );
mem_reg_0_3_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(31),
      DPO => mem_reg_0_3_31_31_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_31_31_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => p_0_in0_out(24),
      O => p_1_in(31)
    );
mem_reg_0_3_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => mem_reg_0_3_3_3_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => mem_reg_0_3_4_4_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => mem_reg_0_3_5_5_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => mem_reg_0_3_6_6_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => mem_reg_0_3_7_7_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => mem_reg_0_3_8_8_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_8_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s_axi_control_WSTRB(1),
      I1 => s_axi_control_WVALID,
      I2 => \q1_reg[0]_0\,
      I3 => \^s_axi_control_arvalid_0\,
      I4 => wstate(0),
      I5 => wstate(1),
      O => p_0_in0_out(8)
    );
mem_reg_0_3_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_pt_address1(0),
      A1 => int_pt_address1(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => mem_reg_0_3_9_9_n_0,
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101010"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_control_ARVALID,
      I3 => \q1_reg[0]_0\,
      I4 => s_axi_control_WVALID,
      O => int_pt_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(30),
      Q => q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(31),
      Q => q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(0),
      I4 => \rdata_reg[0]\,
      O => D(0)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(10),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(9),
      O => D(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(11),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(10),
      O => D(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(12),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(11),
      O => D(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(13),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(12),
      O => D(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(14),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(13),
      O => D(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(15),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(14),
      O => D(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(16),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(15),
      O => D(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(17),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(16),
      O => D(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(18),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(17),
      O => D(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(19),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(18),
      O => D(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444F44"
    )
        port map (
      I0 => \^s_axi_control_arvalid_0\,
      I1 => q1(1),
      I2 => \rdata_reg[1]\,
      I3 => \rdata_reg[1]_0\,
      I4 => \rdata_reg[1]_1\,
      I5 => key_bitlen(0),
      O => D(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(20),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(19),
      O => D(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(21),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(20),
      O => D(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(22),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(21),
      O => D(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(23),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(22),
      O => D(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(24),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(23),
      O => D(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(25),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(24),
      O => D(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(26),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(25),
      O => D(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(27),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(26),
      O => D(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(28),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(27),
      O => D(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(29),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(28),
      O => D(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^s_axi_control_arvalid_0\,
      I1 => q1(2),
      I2 => \rdata_reg[1]_1\,
      I3 => key_bitlen(1),
      I4 => s_axi_control_ARADDR(2),
      I5 => int_ap_idle,
      O => D(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(30),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(29),
      O => D(30)
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(31),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(30),
      O => D(31)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^s_axi_control_arvalid_0\,
      I1 => q1(3),
      I2 => \rdata_reg[1]_1\,
      I3 => key_bitlen(2),
      I4 => s_axi_control_ARADDR(2),
      I5 => int_ap_ready,
      O => D(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(4),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(3),
      O => D(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(5),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(4),
      O => D(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(6),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(5),
      O => D(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^s_axi_control_arvalid_0\,
      I1 => q1(7),
      I2 => \rdata_reg[1]_1\,
      I3 => key_bitlen(6),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata_reg[7]\,
      O => D(7)
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => q1(8),
      I4 => \rdata_reg[4]\,
      I5 => key_bitlen(7),
      O => D(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^s_axi_control_arvalid_0\,
      I1 => q1(9),
      I2 => \rdata_reg[1]_1\,
      I3 => key_bitlen(8),
      I4 => s_axi_control_ARADDR(2),
      I5 => interrupt,
      O => D(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      O => \^s_axi_control_arvalid_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln395_reg_247_reg[0]\ : out STD_LOGIC;
    \icmp_ln395_reg_247_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \idx_fu_30_reg[1]\ : out STD_LOGIC;
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_ready : out STD_LOGIC;
    idx_fu_300 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln395_reg_247 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg_0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__32_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__29_n_0\ : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal \^icmp_ln395_reg_247_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2__3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__32\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__29\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_i_2 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \idx_fu_30[0]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \idx_fu_30[1]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1__2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_2__0\ : label is "soft_lutpair207";
begin
  \icmp_ln395_reg_247_reg[0]\ <= \^icmp_ln395_reg_247_reg[0]\;
\ap_CS_fsm[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^icmp_ln395_reg_247_reg[0]\,
      I1 => grp_ClefiaKeySet128_fu_176_ap_done,
      I2 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A880000"
    )
        port map (
      I0 => icmp_ln395_reg_247,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => \^icmp_ln395_reg_247_reg[0]\
    );
\ap_CS_fsm[9]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBFFFF"
    )
        port map (
      I0 => icmp_ln395_reg_247,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => \icmp_ln395_reg_247_reg[0]_0\
    );
\ap_done_cache_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__32_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__32_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      I3 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_ready
    );
\ap_loop_init_int_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__29_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__29_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEFAAFFAAFFAA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_i_2_n_0,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg,
      I3 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg_0,
      O => \ap_CS_fsm_reg[4]\
    );
grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_i_2_n_0
    );
\idx_fu_30[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => add_ln117_fu_74_p2(0)
    );
\idx_fu_30[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => add_ln117_fu_74_p2(1)
    );
\idx_fu_30[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_init_int,
      I3 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg,
      O => \idx_fu_30_reg[1]\
    );
\idx_fu_30[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0F0F0F0F0"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      I3 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => idx_fu_300
    );
\idx_fu_30[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg,
      I3 => ap_loop_init_int,
      I4 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg_0,
      O => add_ln117_fu_74_p2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_0 is
  port (
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    r_assign_fu_122 : out STD_LOGIC;
    add_ln210_fu_783_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : in STD_LOGIC;
    r_assign_fu_122_reg_0_sp_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    r_assign_fu_122_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_done_reg1 : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    icmp_ln216_reg_841 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_0 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_0 is
  signal \ap_CS_fsm[4]_i_3_n_0\ : STD_LOGIC;
  signal ap_done_cache_0 : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__39_n_0\ : STD_LOGIC;
  signal \r_assign_fu_122[3]_i_4_n_0\ : STD_LOGIC;
  signal r_assign_fu_122_reg_0_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_reg_i_1 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \icmp_ln216_reg_841[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \r_assign_fu_122[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \r_assign_fu_122[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \r_assign_fu_122[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \r_assign_fu_122[3]_i_4\ : label is "soft_lutpair200";
begin
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  r_assign_fu_122_reg_0_sn_1 <= r_assign_fu_122_reg_0_sp_1;
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70007070"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I4 => ap_done_cache_0,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A800A8A8A800"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(0),
      I1 => ap_done_reg1,
      I2 => \ap_CS_fsm[4]_i_3_n_0\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      I4 => ap_done_cache,
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => D(0)
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_done_cache_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ap_CS_fsm[4]_i_3_n_0\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => ap_done_cache_0,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => Q(0),
      O => \^ap_enable_reg_pp0_iter0\
    );
\ap_loop_init_int_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5DDD5DDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => Q(1),
      I3 => \^ap_enable_reg_pp0_iter0\,
      I4 => Q(0),
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__39_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__39_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\icmp_ln216_reg_841[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0700"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => r_assign_fu_122_reg_0_sn_1,
      I3 => Q(0),
      I4 => icmp_ln216_reg_841,
      O => ap_loop_init_int_reg_0
    );
\r_assign_fu_122[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => r_assign_fu_122_reg(0),
      O => add_ln210_fu_783_p2(0)
    );
\r_assign_fu_122[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => r_assign_fu_122_reg(0),
      I1 => r_assign_fu_122_reg(1),
      I2 => ap_loop_init_int,
      O => add_ln210_fu_783_p2(1)
    );
\r_assign_fu_122[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => r_assign_fu_122_reg(1),
      I1 => r_assign_fu_122_reg(0),
      I2 => r_assign_fu_122_reg(2),
      I3 => ap_loop_init_int,
      O => add_ln210_fu_783_p2(2)
    );
\r_assign_fu_122[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => r_assign_fu_122_reg_0_sn_1,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => r_assign_fu_122
    );
\r_assign_fu_122[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \r_assign_fu_122[3]_i_4_n_0\,
      I1 => r_assign_fu_122_reg(3),
      I2 => r_assign_fu_122_reg(1),
      I3 => r_assign_fu_122_reg(0),
      I4 => r_assign_fu_122_reg(2),
      O => add_ln210_fu_783_p2(3)
    );
\r_assign_fu_122[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \r_assign_fu_122[3]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    idx_i_fu_340 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    add_ln124_fu_90_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \idx_i_fu_34_reg[3]\ : in STD_LOGIC;
    \idx_i_fu_34_reg[3]_0\ : in STD_LOGIC;
    \idx_i_fu_34_reg[3]_1\ : in STD_LOGIC;
    \idx_i_fu_34_reg[3]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^idx_i_fu_340\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \idx_i_fu_34[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \idx_i_fu_34[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \idx_i_fu_34[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \idx_i_fu_34[3]_i_2\ : label is "soft_lutpair194";
begin
  ap_done_cache <= \^ap_done_cache\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  idx_i_fu_340 <= \^idx_i_fu_340\;
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF888C"
    )
        port map (
      I0 => \^idx_i_fu_340\,
      I1 => Q(1),
      I2 => \^ap_done_cache\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I4 => \ap_CS_fsm_reg[3]\,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => \idx_i_fu_34_reg[3]_2\,
      I3 => \idx_i_fu_34_reg[3]_1\,
      I4 => \idx_i_fu_34_reg[3]_0\,
      I5 => \idx_i_fu_34_reg[3]\,
      O => \^ap_loop_init_int_reg_0\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => \^ap_done_cache\,
      O => \ap_done_cache_i_1__1_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_0\,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => Q(0),
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\idx_i_fu_34[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i_fu_34_reg[3]_0\,
      O => add_ln124_fu_90_p2(0)
    );
\idx_i_fu_34[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i_fu_34_reg[3]_0\,
      I2 => \idx_i_fu_34_reg[3]\,
      O => add_ln124_fu_90_p2(1)
    );
\idx_i_fu_34[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i_fu_34_reg[3]_0\,
      I1 => \idx_i_fu_34_reg[3]\,
      I2 => ap_loop_init_int,
      I3 => \idx_i_fu_34_reg[3]_2\,
      O => add_ln124_fu_90_p2(2)
    );
\idx_i_fu_34[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFEF0000"
    )
        port map (
      I0 => \idx_i_fu_34_reg[3]\,
      I1 => \idx_i_fu_34_reg[3]_0\,
      I2 => \idx_i_fu_34_reg[3]_1\,
      I3 => \idx_i_fu_34_reg[3]_2\,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \^idx_i_fu_340\
    );
\idx_i_fu_34[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13332000"
    )
        port map (
      I0 => \idx_i_fu_34_reg[3]_2\,
      I1 => ap_loop_init_int,
      I2 => \idx_i_fu_34_reg[3]\,
      I3 => \idx_i_fu_34_reg[3]_0\,
      I4 => \idx_i_fu_34_reg[3]_1\,
      O => add_ln124_fu_90_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    r_assign_fu_122 : out STD_LOGIC;
    add_ln210_fu_783_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : in STD_LOGIC;
    r_assign_fu_122_reg_0_sp_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    r_assign_fu_122_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_done_reg1 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    icmp_ln216_reg_841 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[4]_i_3__0_n_0\ : STD_LOGIC;
  signal ap_done_cache_0 : STD_LOGIC;
  signal \ap_done_cache_i_1__8_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__40_n_0\ : STD_LOGIC;
  signal \r_assign_fu_122[3]_i_4__0_n_0\ : STD_LOGIC;
  signal r_assign_fu_122_reg_0_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__8\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \icmp_ln216_reg_841[0]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \r_assign_fu_122[1]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \r_assign_fu_122[2]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \r_assign_fu_122[3]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \r_assign_fu_122[3]_i_4__0\ : label is "soft_lutpair150";
begin
  SR(0) <= \^sr\(0);
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  r_assign_fu_122_reg_0_sn_1 <= r_assign_fu_122_reg_0_sp_1;
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70007070"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I4 => ap_done_cache_0,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A800A8A8A800"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(0),
      I1 => ap_done_reg1,
      I2 => \ap_CS_fsm[4]_i_3__0_n_0\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      I4 => ap_done_cache,
      I5 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => D(0)
    );
\ap_CS_fsm[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_done_cache_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ap_CS_fsm[4]_i_3__0_n_0\
    );
\ap_done_cache_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => ap_done_cache_0,
      O => \ap_done_cache_i_1__8_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__8_n_0\,
      Q => ap_done_cache_0,
      R => \^sr\(0)
    );
\ap_enable_reg_pp0_iter0_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => Q(0),
      O => \^ap_enable_reg_pp0_iter0\
    );
\ap_loop_init_int_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5DDD5DDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => Q(1),
      I3 => \^ap_enable_reg_pp0_iter0\,
      I4 => Q(0),
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__40_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__40_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\icmp_ln216_reg_841[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0700"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => r_assign_fu_122_reg_0_sn_1,
      I3 => Q(0),
      I4 => icmp_ln216_reg_841,
      O => ap_loop_init_int_reg_0
    );
int_interrupt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\r_assign_fu_122[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => r_assign_fu_122_reg(0),
      O => add_ln210_fu_783_p2(0)
    );
\r_assign_fu_122[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => r_assign_fu_122_reg(0),
      I1 => r_assign_fu_122_reg(1),
      I2 => ap_loop_init_int,
      O => add_ln210_fu_783_p2(1)
    );
\r_assign_fu_122[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => r_assign_fu_122_reg(1),
      I1 => r_assign_fu_122_reg(0),
      I2 => r_assign_fu_122_reg(2),
      I3 => ap_loop_init_int,
      O => add_ln210_fu_783_p2(2)
    );
\r_assign_fu_122[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => r_assign_fu_122_reg_0_sn_1,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => r_assign_fu_122
    );
\r_assign_fu_122[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \r_assign_fu_122[3]_i_4__0_n_0\,
      I1 => r_assign_fu_122_reg(3),
      I2 => r_assign_fu_122_reg(1),
      I3 => r_assign_fu_122_reg(0),
      I4 => r_assign_fu_122_reg(2),
      O => add_ln210_fu_783_p2(3)
    );
\r_assign_fu_122[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \r_assign_fu_122[3]_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_11 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    idx_i_fu_340 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    add_ln124_fu_90_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \idx_i_fu_34_reg[3]\ : in STD_LOGIC;
    \idx_i_fu_34_reg[3]_0\ : in STD_LOGIC;
    \idx_i_fu_34_reg[3]_1\ : in STD_LOGIC;
    \idx_i_fu_34_reg[3]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_11 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_11 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \ap_done_cache_i_1__10_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__7_n_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^idx_i_fu_340\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__7\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_i_1 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \idx_i_fu_34[0]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \idx_i_fu_34[1]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \idx_i_fu_34[2]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \idx_i_fu_34[3]_i_2__0\ : label is "soft_lutpair144";
begin
  ap_done_cache <= \^ap_done_cache\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  idx_i_fu_340 <= \^idx_i_fu_340\;
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF888C"
    )
        port map (
      I0 => \^idx_i_fu_340\,
      I1 => Q(1),
      I2 => \^ap_done_cache\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I4 => \ap_CS_fsm_reg[3]\,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => \idx_i_fu_34_reg[3]_2\,
      I3 => \idx_i_fu_34_reg[3]_1\,
      I4 => \idx_i_fu_34_reg[3]_0\,
      I5 => \idx_i_fu_34_reg[3]\,
      O => \^ap_loop_init_int_reg_0\
    );
\ap_done_cache_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => \^ap_done_cache\,
      O => \ap_done_cache_i_1__10_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__10_n_0\,
      Q => \^ap_done_cache\,
      R => ap_done_cache_reg_0
    );
\ap_loop_init_int_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      O => \ap_loop_init_int_i_1__7_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__7_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => Q(0),
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\idx_i_fu_34[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i_fu_34_reg[3]_0\,
      O => add_ln124_fu_90_p2(0)
    );
\idx_i_fu_34[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i_fu_34_reg[3]_0\,
      I2 => \idx_i_fu_34_reg[3]\,
      O => add_ln124_fu_90_p2(1)
    );
\idx_i_fu_34[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i_fu_34_reg[3]_0\,
      I1 => \idx_i_fu_34_reg[3]\,
      I2 => ap_loop_init_int,
      I3 => \idx_i_fu_34_reg[3]_2\,
      O => add_ln124_fu_90_p2(2)
    );
\idx_i_fu_34[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFEF0000"
    )
        port map (
      I0 => \idx_i_fu_34_reg[3]\,
      I1 => \idx_i_fu_34_reg[3]_0\,
      I2 => \idx_i_fu_34_reg[3]_1\,
      I3 => \idx_i_fu_34_reg[3]_2\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \^idx_i_fu_340\
    );
\idx_i_fu_34[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13332000"
    )
        port map (
      I0 => \idx_i_fu_34_reg[3]_2\,
      I1 => ap_loop_init_int,
      I2 => \idx_i_fu_34_reg[3]\,
      I3 => \idx_i_fu_34_reg[3]_0\,
      I4 => \idx_i_fu_34_reg[3]_1\,
      O => add_ln124_fu_90_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12 is
  port (
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    idx_i58_fu_320 : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_ready : out STD_LOGIC;
    add_ln124_fu_88_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    \r_reg_104[2]_i_3\ : in STD_LOGIC;
    \r_1_reg_126_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : in STD_LOGIC;
    grp_fu_223_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg : in STD_LOGIC;
    \idx_i58_fu_32_reg[3]\ : in STD_LOGIC;
    \idx_i58_fu_32_reg[3]_0\ : in STD_LOGIC;
    \idx_i58_fu_32_reg[3]_1\ : in STD_LOGIC;
    \idx_i58_fu_32_reg[3]_2\ : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12 is
  signal \ap_CS_fsm[0]_i_2__2_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__14_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__8_n_0\ : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready : STD_LOGIC;
  signal \^grp_clefiakeyset192_fu_162_ap_start_reg_reg\ : STD_LOGIC;
  signal \^idx_i58_fu_320\ : STD_LOGIC;
  signal \r_reg_104[2]_i_7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__14\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__8\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_fu_162_ap_start_reg_i_2 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[0]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[1]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[2]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[3]_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \r_1_reg_126[2]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \r_reg_104[2]_i_7\ : label is "soft_lutpair138";
begin
  grp_ClefiaKeySet192_fu_162_ap_start_reg_reg <= \^grp_clefiakeyset192_fu_162_ap_start_reg_reg\;
  idx_i58_fu_320 <= \^idx_i58_fu_320\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F444F444"
    )
        port map (
      I0 => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \ap_CS_fsm[0]_i_2__2_n_0\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I5 => ap_done_cache,
      O => \^grp_clefiakeyset192_fu_162_ap_start_reg_reg\
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \idx_i58_fu_32_reg[3]_2\,
      I1 => \idx_i58_fu_32_reg[3]\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I3 => \idx_i58_fu_32_reg[3]_1\,
      I4 => ap_loop_init_int,
      I5 => \idx_i58_fu_32_reg[3]_0\,
      O => \ap_CS_fsm[0]_i_2__2_n_0\
    );
\ap_CS_fsm[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0F1F0"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0,
      I3 => Q(1),
      I4 => \^idx_i58_fu_320\,
      O => D(0)
    );
\ap_CS_fsm[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^grp_clefiakeyset192_fu_162_ap_start_reg_reg\,
      I1 => \r_1_reg_126_reg[1]\(0),
      I2 => \ap_CS_fsm_reg[7]_2\,
      I3 => grp_fu_223_p2,
      O => \ap_CS_fsm_reg[7]_1\(0)
    );
\ap_CS_fsm[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \r_1_reg_126_reg[1]\(0),
      I1 => \^grp_clefiakeyset192_fu_162_ap_start_reg_reg\,
      I2 => \r_1_reg_126_reg[1]\(1),
      I3 => grp_ClefiaKeySet128_fu_176_ap_done,
      O => \ap_CS_fsm_reg[7]\
    );
\ap_done_cache_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__14_n_0\
    );
\ap_done_cache_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I2 => \idx_i58_fu_32_reg[3]\,
      I3 => \idx_i58_fu_32_reg[3]_0\,
      I4 => \idx_i58_fu_32_reg[3]_1\,
      I5 => \idx_i58_fu_32_reg[3]_2\,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__14_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_init_int_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready,
      O => \ap_loop_init_int_i_1__8_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__8_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg
    );
grp_ClefiaKeySet192_fu_162_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I2 => \ap_CS_fsm[0]_i_2__2_n_0\,
      I3 => Q(1),
      O => grp_ClefiaKeySet192_fu_162_ap_ready
    );
\idx_i58_fu_32[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i58_fu_32_reg[3]_1\,
      O => add_ln124_fu_88_p2(0)
    );
\idx_i58_fu_32[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i58_fu_32_reg[3]_1\,
      I2 => \idx_i58_fu_32_reg[3]_2\,
      O => add_ln124_fu_88_p2(1)
    );
\idx_i58_fu_32[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i58_fu_32_reg[3]_1\,
      I1 => \idx_i58_fu_32_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx_i58_fu_32_reg[3]\,
      O => add_ln124_fu_88_p2(2)
    );
\idx_i58_fu_32[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFEF0000"
    )
        port map (
      I0 => \idx_i58_fu_32_reg[3]_2\,
      I1 => \idx_i58_fu_32_reg[3]_1\,
      I2 => \idx_i58_fu_32_reg[3]_0\,
      I3 => \idx_i58_fu_32_reg[3]\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \^idx_i58_fu_320\
    );
\idx_i58_fu_32[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13332000"
    )
        port map (
      I0 => \idx_i58_fu_32_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => \idx_i58_fu_32_reg[3]_2\,
      I3 => \idx_i58_fu_32_reg[3]_1\,
      I4 => \idx_i58_fu_32_reg[3]_0\,
      O => add_ln124_fu_88_p2(3)
    );
\r_1_reg_126[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_clefiakeyset192_fu_162_ap_start_reg_reg\,
      I1 => \r_1_reg_126_reg[1]\(0),
      O => \ap_CS_fsm_reg[7]_0\
    );
\r_reg_104[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001F1F001F"
    )
        port map (
      I0 => \r_reg_104[2]_i_7_n_0\,
      I1 => \ap_CS_fsm[0]_i_2__2_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      I5 => \r_reg_104[2]_i_3\,
      O => \ap_CS_fsm_reg[14]\
    );
\r_reg_104[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      O => \r_reg_104[2]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_13 is
  port (
    ap_done_cache : out STD_LOGIC;
    \idx_i44_fu_34_reg[3]\ : out STD_LOGIC;
    idx_i44_fu_340 : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    \idx_i44_fu_34_reg[1]\ : out STD_LOGIC;
    \idx_i44_fu_34_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx_i44_fu_34_reg[4]\ : in STD_LOGIC;
    \idx_i44_fu_34_reg[4]_0\ : in STD_LOGIC;
    \idx_i44_fu_34_reg[4]_1\ : in STD_LOGIC;
    \idx_i44_fu_34_reg[4]_2\ : in STD_LOGIC;
    \idx_i44_fu_34_reg[4]_3\ : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int_reg_2 : in STD_LOGIC;
    trunc_ln341_reg_287 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_13 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_13 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \ap_done_cache_i_1__15_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__13_n_0\ : STD_LOGIC;
  signal \idx_i44_fu_34[4]_i_4__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_3__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__15\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__11\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__13\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[1]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[2]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[3]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[4]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[4]_i_4__0\ : label is "soft_lutpair136";
begin
  ap_done_cache <= \^ap_done_cache\;
\ap_CS_fsm[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400040"
    )
        port map (
      I0 => ap_loop_init_int_reg_2,
      I1 => trunc_ln341_reg_287,
      I2 => Q(1),
      I3 => \^ap_done_cache\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_done_cache_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_init_int_reg_2,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I2 => \^ap_done_cache\,
      O => \ap_done_cache_i_1__15_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__15_n_0\,
      Q => \^ap_done_cache\,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg_0,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready
    );
\ap_loop_init_int_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int_reg_2,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__13_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__13_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg
    );
\idx_i44_fu_34[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i44_fu_34_reg[4]_1\,
      O => ap_loop_init_int_reg_1
    );
\idx_i44_fu_34[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i44_fu_34_reg[4]_1\,
      I2 => \idx_i44_fu_34_reg[4]_0\,
      O => ap_loop_init_int_reg_0
    );
\idx_i44_fu_34[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i44_fu_34_reg[4]_1\,
      I1 => \idx_i44_fu_34_reg[4]_0\,
      I2 => ap_loop_init_int,
      I3 => \idx_i44_fu_34_reg[4]_2\,
      O => \idx_i44_fu_34_reg[0]\
    );
\idx_i44_fu_34[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx_i44_fu_34_reg[4]_0\,
      I1 => \idx_i44_fu_34_reg[4]_1\,
      I2 => \idx_i44_fu_34_reg[4]_2\,
      I3 => ap_loop_init_int,
      I4 => \idx_i44_fu_34_reg[4]\,
      O => \idx_i44_fu_34_reg[1]\
    );
\idx_i44_fu_34[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I2 => ap_loop_init_int,
      O => idx_i44_fu_340
    );
\idx_i44_fu_34[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx_i44_fu_34_reg[4]\,
      I1 => \idx_i44_fu_34_reg[4]_0\,
      I2 => \idx_i44_fu_34_reg[4]_1\,
      I3 => \idx_i44_fu_34_reg[4]_2\,
      I4 => \idx_i44_fu_34[4]_i_4__0_n_0\,
      I5 => \idx_i44_fu_34_reg[4]_3\,
      O => \idx_i44_fu_34_reg[3]\
    );
\idx_i44_fu_34[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      O => \idx_i44_fu_34[4]_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_14 is
  port (
    add_ln124_fu_109_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    idx_i29_fu_400 : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]\ : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]_0\ : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]_1\ : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]_2\ : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]_3\ : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln341_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_14 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_14 is
  signal \ap_CS_fsm[9]_i_2__0_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__12_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__11_n_0\ : STD_LOGIC;
  signal \idx_i29_fu_40[4]_i_4__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__9\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__11\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[1]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[2]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[3]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[4]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[4]_i_4__0\ : label is "soft_lutpair131";
begin
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0FFFF00D000D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I2 => Q(1),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[7]\(0),
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808880"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln341_reg_287,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      O => D(1)
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => Q(1),
      I2 => \ap_CS_fsm[9]_i_2__0_n_0\,
      I3 => \ap_CS_fsm_reg[9]\,
      I4 => Q(2),
      O => D(2)
    );
\ap_CS_fsm[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm[9]_i_2__0_n_0\
    );
\ap_done_cache_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__12_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__12_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg_0,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready
    );
\ap_loop_init_int_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__11_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__11_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC8C8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[7]\(0),
      I4 => Q(0),
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg
    );
\idx_i29_fu_40[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i29_fu_40_reg[4]_1\,
      O => add_ln124_fu_109_p2(0)
    );
\idx_i29_fu_40[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i29_fu_40_reg[4]_1\,
      I2 => \idx_i29_fu_40_reg[4]_0\,
      O => add_ln124_fu_109_p2(1)
    );
\idx_i29_fu_40[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]_1\,
      I1 => \idx_i29_fu_40_reg[4]_0\,
      I2 => ap_loop_init_int,
      I3 => \idx_i29_fu_40_reg[4]_2\,
      O => add_ln124_fu_109_p2(2)
    );
\idx_i29_fu_40[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]_0\,
      I1 => \idx_i29_fu_40_reg[4]_1\,
      I2 => \idx_i29_fu_40_reg[4]_2\,
      I3 => ap_loop_init_int,
      I4 => \idx_i29_fu_40_reg[4]\,
      O => add_ln124_fu_109_p2(3)
    );
\idx_i29_fu_40[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I2 => ap_loop_init_int,
      O => idx_i29_fu_400
    );
\idx_i29_fu_40[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]\,
      I1 => \idx_i29_fu_40_reg[4]_0\,
      I2 => \idx_i29_fu_40_reg[4]_1\,
      I3 => \idx_i29_fu_40_reg[4]_2\,
      I4 => \idx_i29_fu_40[4]_i_4__0_n_0\,
      I5 => \idx_i29_fu_40_reg[4]_3\,
      O => add_ln124_fu_109_p2(4)
    );
\idx_i29_fu_40[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      O => \idx_i29_fu_40[4]_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15 is
  port (
    \idx_i19_fu_34_reg[3]\ : out STD_LOGIC;
    idx_i19_fu_340 : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    \idx_i19_fu_34_reg[1]\ : out STD_LOGIC;
    \idx_i19_fu_34_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx_i19_fu_34_reg[4]\ : in STD_LOGIC;
    \idx_i19_fu_34_reg[4]_0\ : in STD_LOGIC;
    \idx_i19_fu_34_reg[4]_1\ : in STD_LOGIC;
    \idx_i19_fu_34_reg[4]_2\ : in STD_LOGIC;
    \idx_i19_fu_34_reg[4]_3\ : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg : in STD_LOGIC;
    trunc_ln341_reg_287 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15 is
  signal \ap_CS_fsm[10]_i_3__0_n_0\ : STD_LOGIC;
  signal ap_done_cache_0 : STD_LOGIC;
  signal \ap_done_cache_i_1__16_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__14_n_0\ : STD_LOGIC;
  signal \^grp_clefiadoubleswap_1_fu_157_ap_start_reg0\ : STD_LOGIC;
  signal \idx_i19_fu_34[4]_i_4__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_3__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__16\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__12\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__14\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[1]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[2]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[3]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[4]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[4]_i_4__0\ : label is "soft_lutpair126";
begin
  grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 <= \^grp_clefiadoubleswap_1_fu_157_ap_start_reg0\;
\ap_CS_fsm[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFD5D0D0"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_0,
      I2 => Q(2),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => Q(0),
      I5 => \ap_CS_fsm[10]_i_3__0_n_0\,
      O => \^grp_clefiadoubleswap_1_fu_157_ap_start_reg0\
    );
\ap_CS_fsm[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => ap_done_cache_0,
      I1 => Q(2),
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(0),
      I5 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      O => \ap_CS_fsm[10]_i_3__0_n_0\
    );
\ap_CS_fsm[13]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400040"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_0,
      I1 => trunc_ln341_reg_287,
      I2 => Q(2),
      I3 => ap_done_cache_0,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_done_cache_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I2 => ap_done_cache_0,
      O => \ap_done_cache_i_1__16_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__16_n_0\,
      Q => ap_done_cache_0,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg_0,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready
    );
\ap_loop_init_int_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_0,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__14_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__14_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^grp_clefiadoubleswap_1_fu_157_ap_start_reg0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0,
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      O => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg
    );
\idx_i19_fu_34[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i19_fu_34_reg[4]_1\,
      O => ap_loop_init_int_reg_1
    );
\idx_i19_fu_34[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i19_fu_34_reg[4]_1\,
      I2 => \idx_i19_fu_34_reg[4]_0\,
      O => ap_loop_init_int_reg_0
    );
\idx_i19_fu_34[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i19_fu_34_reg[4]_1\,
      I1 => \idx_i19_fu_34_reg[4]_0\,
      I2 => ap_loop_init_int,
      I3 => \idx_i19_fu_34_reg[4]_2\,
      O => \idx_i19_fu_34_reg[0]\
    );
\idx_i19_fu_34[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx_i19_fu_34_reg[4]_0\,
      I1 => \idx_i19_fu_34_reg[4]_1\,
      I2 => \idx_i19_fu_34_reg[4]_2\,
      I3 => ap_loop_init_int,
      I4 => \idx_i19_fu_34_reg[4]\,
      O => \idx_i19_fu_34_reg[1]\
    );
\idx_i19_fu_34[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I2 => ap_loop_init_int,
      O => idx_i19_fu_340
    );
\idx_i19_fu_34[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx_i19_fu_34_reg[4]\,
      I1 => \idx_i19_fu_34_reg[4]_0\,
      I2 => \idx_i19_fu_34_reg[4]_1\,
      I3 => \idx_i19_fu_34_reg[4]_2\,
      I4 => \idx_i19_fu_34[4]_i_4__0_n_0\,
      I5 => \idx_i19_fu_34_reg[4]_3\,
      O => \idx_i19_fu_34_reg[3]\
    );
\idx_i19_fu_34[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      O => \idx_i19_fu_34[4]_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_16 is
  port (
    \idx_i6_fu_40_reg[3]\ : out STD_LOGIC;
    idx_i6_fu_400 : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx_i6_fu_40_reg[1]\ : out STD_LOGIC;
    \idx_i6_fu_40_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]\ : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_0\ : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_1\ : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_2\ : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_3\ : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg : in STD_LOGIC;
    ap_NS_fsm112_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    trunc_ln341_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_16 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_16 is
  signal \ap_CS_fsm[13]_i_2__0_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__13_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__12_n_0\ : STD_LOGIC;
  signal \idx_i6_fu_40[4]_i_4__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__13\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__10\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__12\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[1]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[2]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[3]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[4]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[4]_i_4__0\ : label is "soft_lutpair121";
begin
\ap_CS_fsm[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFBAA"
    )
        port map (
      I0 => ap_NS_fsm112_out,
      I1 => ap_done_cache,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(0)
    );
\ap_CS_fsm[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808880"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln341_reg_287,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      O => D(1)
    );
\ap_CS_fsm[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => Q(0),
      I2 => \ap_CS_fsm[13]_i_2__0_n_0\,
      I3 => \ap_CS_fsm_reg[13]\,
      I4 => Q(1),
      O => D(2)
    );
\ap_CS_fsm[13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm[13]_i_2__0_n_0\
    );
\ap_done_cache_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__13_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__13_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg_0,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready
    );
\ap_loop_init_int_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__12_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__12_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => ap_NS_fsm112_out,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg_0,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I3 => ap_loop_init_int,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg
    );
\idx_i6_fu_40[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i6_fu_40_reg[4]_1\,
      O => ap_loop_init_int_reg_1
    );
\idx_i6_fu_40[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i6_fu_40_reg[4]_1\,
      I2 => \idx_i6_fu_40_reg[4]_0\,
      O => ap_loop_init_int_reg_0
    );
\idx_i6_fu_40[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_1\,
      I1 => \idx_i6_fu_40_reg[4]_0\,
      I2 => ap_loop_init_int,
      I3 => \idx_i6_fu_40_reg[4]_2\,
      O => \idx_i6_fu_40_reg[0]\
    );
\idx_i6_fu_40[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_0\,
      I1 => \idx_i6_fu_40_reg[4]_1\,
      I2 => \idx_i6_fu_40_reg[4]_2\,
      I3 => ap_loop_init_int,
      I4 => \idx_i6_fu_40_reg[4]\,
      O => \idx_i6_fu_40_reg[1]\
    );
\idx_i6_fu_40[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I2 => ap_loop_init_int,
      O => idx_i6_fu_400
    );
\idx_i6_fu_40[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]\,
      I1 => \idx_i6_fu_40_reg[4]_0\,
      I2 => \idx_i6_fu_40_reg[4]_1\,
      I3 => \idx_i6_fu_40_reg[4]_2\,
      I4 => \idx_i6_fu_40[4]_i_4__0_n_0\,
      I5 => \idx_i6_fu_40_reg[4]_3\,
      O => \idx_i6_fu_40_reg[3]\
    );
\idx_i6_fu_40[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      O => \idx_i6_fu_40[4]_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_17 is
  port (
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    idx37_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx37_fu_30_reg[4]\ : in STD_LOGIC;
    \idx37_fu_30_reg[4]_0\ : in STD_LOGIC;
    \idx37_fu_30_reg[4]_1\ : in STD_LOGIC;
    \idx37_fu_30_reg[4]_2\ : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_17 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_17 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__9_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__9_n_0\ : STD_LOGIC;
  signal \idx37_fu_30[4]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__7\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__9\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \idx37_fu_30[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \idx37_fu_30[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \idx37_fu_30[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \idx37_fu_30[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \idx37_fu_30[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \idx37_fu_30[4]_i_4\ : label is "soft_lutpair114";
begin
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F888F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__9_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__9_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__9_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__9_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8888F8FF8888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[0]\
    );
\idx37_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx37_fu_30_reg[4]_0\,
      O => add_ln117_fu_74_p2(0)
    );
\idx37_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx37_fu_30_reg[4]_0\,
      I2 => \idx37_fu_30_reg[4]_1\,
      O => add_ln117_fu_74_p2(1)
    );
\idx37_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx37_fu_30_reg[4]_0\,
      I1 => \idx37_fu_30_reg[4]_1\,
      I2 => ap_loop_init_int,
      I3 => \idx37_fu_30_reg[4]\,
      O => add_ln117_fu_74_p2(2)
    );
\idx37_fu_30[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx37_fu_30_reg[4]_1\,
      I1 => \idx37_fu_30_reg[4]_0\,
      I2 => \idx37_fu_30_reg[4]\,
      I3 => ap_loop_init_int,
      I4 => \idx37_fu_30_reg[4]_2\,
      O => add_ln117_fu_74_p2(3)
    );
\idx37_fu_30[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0B0"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => ap_loop_init_int,
      O => idx37_fu_300
    );
\idx37_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx37_fu_30_reg[4]\,
      I1 => \idx37_fu_30_reg[4]_0\,
      I2 => \idx37_fu_30_reg[4]_1\,
      I3 => \idx37_fu_30_reg[4]_2\,
      I4 => \idx37_fu_30[4]_i_4_n_0\,
      I5 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
      O => add_ln117_fu_74_p2(4)
    );
\idx37_fu_30[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => \idx37_fu_30[4]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18 is
  port (
    \idx51_fu_30_reg[2]\ : out STD_LOGIC;
    idx51_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx51_fu_30_reg[1]\ : out STD_LOGIC;
    \idx51_fu_30_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    \idx51_fu_30_reg[4]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx51_fu_30_reg[4]_0\ : in STD_LOGIC;
    \idx51_fu_30_reg[4]_1\ : in STD_LOGIC;
    \idx51_fu_30_reg[4]_2\ : in STD_LOGIC;
    \idx51_fu_30_reg[4]_3\ : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__11_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__10_n_0\ : STD_LOGIC;
  signal \idx51_fu_30[4]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__11\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__8\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__10\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \idx51_fu_30[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \idx51_fu_30[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \idx51_fu_30[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \idx51_fu_30[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \idx51_fu_30[4]_i_4\ : label is "soft_lutpair110";
begin
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEEA"
    )
        port map (
      I0 => E(0),
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      O => D(1)
    );
\ap_done_cache_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__11_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__11_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__10_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__10_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0B0"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      O => \idx51_fu_30_reg[4]\
    );
\idx51_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx51_fu_30_reg[4]_1\,
      O => ap_loop_init_int_reg_2
    );
\idx51_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx51_fu_30_reg[4]_1\,
      I2 => \idx51_fu_30_reg[4]_2\,
      O => ap_loop_init_int_reg_1
    );
\idx51_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx51_fu_30_reg[4]_1\,
      I1 => \idx51_fu_30_reg[4]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx51_fu_30_reg[4]_0\,
      O => \idx51_fu_30_reg[0]\
    );
\idx51_fu_30[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx51_fu_30_reg[4]_2\,
      I1 => \idx51_fu_30_reg[4]_1\,
      I2 => \idx51_fu_30_reg[4]_0\,
      I3 => ap_loop_init_int,
      I4 => \idx51_fu_30_reg[4]_3\,
      O => \idx51_fu_30_reg[1]\
    );
\idx51_fu_30[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0B0"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I3 => ap_loop_init_int,
      O => idx51_fu_300
    );
\idx51_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx51_fu_30_reg[4]_0\,
      I1 => \idx51_fu_30_reg[4]_1\,
      I2 => \idx51_fu_30_reg[4]_2\,
      I3 => \idx51_fu_30_reg[4]_3\,
      I4 => \idx51_fu_30[4]_i_4_n_0\,
      I5 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg,
      O => \idx51_fu_30_reg[2]\
    );
\idx51_fu_30[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      O => \idx51_fu_30[4]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    icmp_ln309_fu_611_p2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_156_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_ready : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \icmp_ln309_reg_1500_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__17_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__15_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln309_reg_1504[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \add_ln309_reg_1504[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \add_ln309_reg_1504[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_2 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \i_fu_156[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \icmp_ln309_reg_1500[0]_i_1\ : label is "soft_lutpair100";
begin
  SR(0) <= \^sr\(0);
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
\add_ln309_reg_1504[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln309_reg_1500_reg[0]\(0),
      O => \i_fu_156_reg[3]\(0)
    );
\add_ln309_reg_1504[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0666"
    )
        port map (
      I0 => \icmp_ln309_reg_1500_reg[0]\(1),
      I1 => \icmp_ln309_reg_1500_reg[0]\(0),
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      O => \i_fu_156_reg[3]\(1)
    );
\add_ln309_reg_1504[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => \icmp_ln309_reg_1500_reg[0]\(1),
      I1 => \icmp_ln309_reg_1500_reg[0]\(0),
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I4 => \icmp_ln309_reg_1500_reg[0]\(2),
      O => \i_fu_156_reg[3]\(2)
    );
\add_ln309_reg_1504[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \icmp_ln309_reg_1500_reg[0]\(3),
      I1 => \icmp_ln309_reg_1500_reg[0]\(0),
      I2 => \icmp_ln309_reg_1500_reg[0]\(1),
      I3 => \^sr\(0),
      I4 => \icmp_ln309_reg_1500_reg[0]\(2),
      O => \i_fu_156_reg[3]\(3)
    );
\ap_CS_fsm[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_ready,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_ready,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FF00FFA8080000"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_0(0),
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I4 => ap_loop_init_int_reg_0(1),
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__17_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__17_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FCFCF4F4FCFCF"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(2),
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_init_int_reg_0(1),
      I4 => \^ap_enable_reg_pp0_iter0\,
      I5 => ap_done_cache_reg_0,
      O => \ap_loop_init_int_i_1__15_n_0\
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I1 => ap_loop_init_int_reg_0(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__15_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\i_fu_156[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_0(0),
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      O => \^sr\(0)
    );
\icmp_ln309_reg_1500[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \icmp_ln309_reg_1500_reg[0]\(0),
      I1 => \icmp_ln309_reg_1500_reg[0]\(3),
      I2 => \^sr\(0),
      I3 => \icmp_ln309_reg_1500_reg[0]\(1),
      I4 => \icmp_ln309_reg_1500_reg[0]\(2),
      O => icmp_ln309_fu_611_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2 is
  port (
    \r_reg_104_reg[2]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln401_reg_255_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    idx_i58_fu_320 : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_ready : out STD_LOGIC;
    add_ln124_fu_88_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_reg_104_reg[2]_0\ : in STD_LOGIC;
    \r_reg_104_reg[2]_1\ : in STD_LOGIC;
    \r_reg_104_reg[2]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_fu_162_ap_done : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    icmp_ln398_reg_251 : in STD_LOGIC;
    icmp_ln395_reg_247 : in STD_LOGIC;
    \r_reg_104_reg[2]_3\ : in STD_LOGIC;
    \r_reg_104_reg[2]_4\ : in STD_LOGIC;
    icmp_ln401_reg_255 : in STD_LOGIC;
    \r_reg_104[3]_i_5\ : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]_1\ : in STD_LOGIC;
    grp_fu_229_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \idx_i58_fu_32_reg[3]\ : in STD_LOGIC;
    \idx_i58_fu_32_reg[3]_0\ : in STD_LOGIC;
    \idx_i58_fu_32_reg[3]_1\ : in STD_LOGIC;
    \idx_i58_fu_32_reg[3]_2\ : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2 is
  signal \ap_CS_fsm[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[14]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_0\ : STD_LOGIC;
  signal \^ap_done_cache_reg_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready : STD_LOGIC;
  signal \^icmp_ln401_reg_255_reg[0]\ : STD_LOGIC;
  signal \^idx_i58_fu_320\ : STD_LOGIC;
  signal \r_reg_104[2]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_104[2]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_104[2]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__5\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_fu_148_ap_start_reg_i_2 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[3]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \r_1_reg_126[3]_i_2\ : label is "soft_lutpair190";
begin
  \ap_CS_fsm_reg[14]\ <= \^ap_cs_fsm_reg[14]\;
  ap_done_cache_reg_0 <= \^ap_done_cache_reg_0\;
  \icmp_ln401_reg_255_reg[0]\ <= \^icmp_ln401_reg_255_reg[0]\;
  idx_i58_fu_320 <= \^idx_i58_fu_320\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A888A88"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(1),
      I1 => \ap_CS_fsm[0]_i_2__0_n_0\,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      I5 => \ap_CS_fsm_reg[0]\(0),
      O => \^ap_cs_fsm_reg[14]\
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \idx_i58_fu_32_reg[3]_2\,
      I1 => \idx_i58_fu_32_reg[3]\,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I3 => \idx_i58_fu_32_reg[3]_1\,
      I4 => ap_loop_init_int,
      I5 => \idx_i58_fu_32_reg[3]_0\,
      O => \ap_CS_fsm[0]_i_2__0_n_0\
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0F1F0"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0,
      I3 => \ap_CS_fsm_reg[0]\(1),
      I4 => \^idx_i58_fu_320\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^icmp_ln401_reg_255_reg[0]\,
      O => \ap_CS_fsm_reg[6]\(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F22FFFF0F22"
    )
        port map (
      I0 => icmp_ln401_reg_255,
      I1 => \^ap_cs_fsm_reg[14]\,
      I2 => grp_ClefiaKeySet192_fu_162_ap_done,
      I3 => icmp_ln398_reg_251,
      I4 => icmp_ln395_reg_247,
      I5 => grp_ClefiaKeySet128_fu_176_ap_done,
      O => \^icmp_ln401_reg_255_reg[0]\
    );
\ap_CS_fsm[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[14]\,
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg[6]_1\,
      I3 => grp_fu_229_p2,
      O => \ap_CS_fsm_reg[6]\(1)
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_0\
    );
ap_done_cache_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I2 => \idx_i58_fu_32_reg[3]\,
      I3 => \idx_i58_fu_32_reg[3]_0\,
      I4 => \idx_i58_fu_32_reg[3]_1\,
      I5 => \idx_i58_fu_32_reg[3]_2\,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg
    );
grp_ClefiaKeySet256_fu_148_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I2 => \ap_CS_fsm[0]_i_2__0_n_0\,
      I3 => \ap_CS_fsm_reg[0]\(1),
      O => grp_ClefiaKeySet256_fu_148_ap_ready
    );
\idx_i58_fu_32[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i58_fu_32_reg[3]_1\,
      O => add_ln124_fu_88_p2(0)
    );
\idx_i58_fu_32[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i58_fu_32_reg[3]_1\,
      I2 => \idx_i58_fu_32_reg[3]_2\,
      O => add_ln124_fu_88_p2(1)
    );
\idx_i58_fu_32[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i58_fu_32_reg[3]_1\,
      I1 => \idx_i58_fu_32_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx_i58_fu_32_reg[3]\,
      O => add_ln124_fu_88_p2(2)
    );
\idx_i58_fu_32[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFEF0000"
    )
        port map (
      I0 => \idx_i58_fu_32_reg[3]_2\,
      I1 => \idx_i58_fu_32_reg[3]_1\,
      I2 => \idx_i58_fu_32_reg[3]_0\,
      I3 => \idx_i58_fu_32_reg[3]\,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \^idx_i58_fu_320\
    );
\idx_i58_fu_32[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13332000"
    )
        port map (
      I0 => \idx_i58_fu_32_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => \idx_i58_fu_32_reg[3]_2\,
      I3 => \idx_i58_fu_32_reg[3]_1\,
      I4 => \idx_i58_fu_32_reg[3]_0\,
      O => add_ln124_fu_88_p2(3)
    );
\r_1_reg_126[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[14]\,
      I1 => Q(1),
      O => \ap_CS_fsm_reg[6]_0\
    );
\r_reg_104[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC005400000054"
    )
        port map (
      I0 => \r_reg_104[2]_i_2_n_0\,
      I1 => \r_reg_104_reg[2]_0\,
      I2 => \r_reg_104_reg[2]_1\,
      I3 => \r_reg_104[2]_i_3_n_0\,
      I4 => \r_reg_104[2]_i_4_n_0\,
      I5 => \r_reg_104_reg[2]_2\,
      O => \r_reg_104_reg[2]\
    );
\r_reg_104[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_done_cache_reg_0\,
      I2 => grp_ClefiaKeySet192_fu_162_ap_done,
      I3 => icmp_ln398_reg_251,
      I4 => icmp_ln395_reg_247,
      O => \r_reg_104[2]_i_2_n_0\
    );
\r_reg_104[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000000020"
    )
        port map (
      I0 => Q(0),
      I1 => \r_reg_104_reg[2]_3\,
      I2 => \^ap_cs_fsm_reg[14]\,
      I3 => \r_reg_104_reg[2]_4\,
      I4 => icmp_ln395_reg_247,
      I5 => grp_ClefiaKeySet128_fu_176_ap_done,
      O => \r_reg_104[2]_i_3_n_0\
    );
\r_reg_104[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFDDFFDFDFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_done_cache_reg_0\,
      I2 => grp_ClefiaKeySet192_fu_162_ap_done,
      I3 => grp_ClefiaKeySet128_fu_176_ap_done,
      I4 => icmp_ln398_reg_251,
      I5 => icmp_ln395_reg_247,
      O => \r_reg_104[2]_i_4_n_0\
    );
\r_reg_104[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000515555"
    )
        port map (
      I0 => \r_reg_104[3]_i_5\,
      I1 => ap_done_cache,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I3 => \ap_CS_fsm[0]_i_2__0_n_0\,
      I4 => \ap_CS_fsm_reg[0]\(1),
      I5 => \r_reg_104_reg[2]_3\,
      O => \^ap_done_cache_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20 is
  port (
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    r_assign_fu_78 : out STD_LOGIC;
    add_ln193_fu_439_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg : in STD_LOGIC;
    r_assign_fu_78_reg_0_sp_1 : in STD_LOGIC;
    r_assign_fu_78_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : in STD_LOGIC;
    icmp_ln197_reg_485 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20 is
  signal \ap_CS_fsm[4]_i_3__1_n_0\ : STD_LOGIC;
  signal ap_done_cache_0 : STD_LOGIC;
  signal \ap_done_cache_i_1__19_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__41_n_0\ : STD_LOGIC;
  signal \r_assign_fu_78[3]_i_4_n_0\ : STD_LOGIC;
  signal r_assign_fu_78_reg_0_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__19\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \icmp_ln197_reg_485[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \r_assign_fu_78[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \r_assign_fu_78[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \r_assign_fu_78[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \r_assign_fu_78[3]_i_4\ : label is "soft_lutpair98";
begin
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  r_assign_fu_78_reg_0_sn_1 <= r_assign_fu_78_reg_0_sp_1;
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70007070"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I4 => ap_done_cache_0,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A800A8A8A800"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(0),
      I1 => ap_done_reg1,
      I2 => \ap_CS_fsm[4]_i_3__1_n_0\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
      I4 => ap_done_cache,
      I5 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      O => D(0)
    );
\ap_CS_fsm[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_done_cache_0,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      O => \ap_CS_fsm[4]_i_3__1_n_0\
    );
\ap_done_cache_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => ap_done_cache_0,
      O => \ap_done_cache_i_1__19_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__19_n_0\,
      Q => ap_done_cache_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => Q(0),
      O => \^ap_enable_reg_pp0_iter0\
    );
\ap_loop_init_int_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5DDD5DDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => Q(1),
      I3 => \^ap_enable_reg_pp0_iter0\,
      I4 => Q(0),
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__41_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__41_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\icmp_ln197_reg_485[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0700"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => r_assign_fu_78_reg_0_sn_1,
      I3 => Q(0),
      I4 => icmp_ln197_reg_485,
      O => ap_loop_init_int_reg_0
    );
\r_assign_fu_78[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => r_assign_fu_78_reg(0),
      O => add_ln193_fu_439_p2(0)
    );
\r_assign_fu_78[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => r_assign_fu_78_reg(1),
      I2 => r_assign_fu_78_reg(0),
      O => add_ln193_fu_439_p2(1)
    );
\r_assign_fu_78[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => r_assign_fu_78_reg(1),
      I1 => r_assign_fu_78_reg(0),
      I2 => r_assign_fu_78_reg(2),
      I3 => ap_loop_init_int,
      O => add_ln193_fu_439_p2(2)
    );
\r_assign_fu_78[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => r_assign_fu_78_reg_0_sn_1,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      O => r_assign_fu_78
    );
\r_assign_fu_78[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \r_assign_fu_78[3]_i_4_n_0\,
      I1 => r_assign_fu_78_reg(3),
      I2 => r_assign_fu_78_reg(1),
      I3 => r_assign_fu_78_reg(0),
      I4 => r_assign_fu_78_reg(2),
      O => add_ln193_fu_439_p2(3)
    );
\r_assign_fu_78[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \r_assign_fu_78[3]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21 is
  port (
    idx_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx_fu_30_reg[3]\ : in STD_LOGIC;
    \idx_fu_30_reg[3]_0\ : in STD_LOGIC;
    \idx_fu_30_reg[3]_1\ : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__18_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__18_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__18\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__18\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \idx_fu_30[0]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_2\ : label is "soft_lutpair92";
begin
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F888F88888888"
    )
        port map (
      I0 => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__18_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__18_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg,
      I3 => \idx_fu_30_reg[3]_1\,
      I4 => \idx_fu_30_reg[3]_0\,
      I5 => \idx_fu_30_reg[3]\,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__18_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__18_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8888F8FF8888"
    )
        port map (
      I0 => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      I1 => Q(0),
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg_0,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I5 => ap_loop_init_int,
      O => grp_ClefiaKeySet128_fu_176_ap_start_reg_reg
    );
\idx_fu_30[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_fu_30_reg[3]_0\,
      O => add_ln117_fu_74_p2(0)
    );
\idx_fu_30[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_fu_30_reg[3]_0\,
      I2 => \idx_fu_30_reg[3]_1\,
      O => add_ln117_fu_74_p2(1)
    );
\idx_fu_30[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_fu_30_reg[3]_0\,
      I1 => \idx_fu_30_reg[3]_1\,
      I2 => ap_loop_init_int,
      I3 => \idx_fu_30_reg[3]\,
      O => add_ln117_fu_74_p2(2)
    );
\idx_fu_30[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF0000"
    )
        port map (
      I0 => \idx_fu_30_reg[3]\,
      I1 => \idx_fu_30_reg[3]_0\,
      I2 => \idx_fu_30_reg[3]_1\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I5 => ap_loop_init_int,
      O => idx_fu_300
    );
\idx_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx_fu_30_reg[3]_1\,
      I1 => \idx_fu_30_reg[3]_0\,
      I2 => \idx_fu_30_reg[3]\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg,
      O => add_ln117_fu_74_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22 is
  port (
    \icmp_ln395_reg_247_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    idx86_fu_320 : out STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_ready : out STD_LOGIC;
    add_ln117_fu_77_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln395_reg_247 : in STD_LOGIC;
    icmp_ln398_reg_251 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_done : in STD_LOGIC;
    \r_reg_104_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg : in STD_LOGIC;
    \idx86_fu_32_reg[3]\ : in STD_LOGIC;
    \idx86_fu_32_reg[3]_0\ : in STD_LOGIC;
    \idx86_fu_32_reg[3]_1\ : in STD_LOGIC;
    \idx86_fu_32_reg[3]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[0]_i_2__4_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__22_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__17_n_0\ : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready : STD_LOGIC;
  signal \^idx86_fu_320\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__22\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__17\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet128_fu_176_ap_start_reg_i_2 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \idx86_fu_32[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \idx86_fu_32[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \idx86_fu_32[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \idx86_fu_32[3]_i_2\ : label is "soft_lutpair88";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  idx86_fu_320 <= \^idx86_fu_320\;
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A888A88"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(2),
      I1 => \ap_CS_fsm[0]_i_2__4_n_0\,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      I5 => \ap_CS_fsm_reg[0]\(0),
      O => \^d\(0)
    );
\ap_CS_fsm[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_2\,
      I1 => \idx86_fu_32_reg[3]\,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I3 => \idx86_fu_32_reg[3]_1\,
      I4 => ap_loop_init_int,
      I5 => \idx86_fu_32_reg[3]_0\,
      O => \ap_CS_fsm[0]_i_2__4_n_0\
    );
\ap_CS_fsm[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAABAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(1),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[0]\(2),
      I4 => \^idx86_fu_320\,
      O => \^d\(1)
    );
\ap_done_cache_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__22_n_0\
    );
\ap_done_cache_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => \idx86_fu_32_reg[3]\,
      I3 => \idx86_fu_32_reg[3]_0\,
      I4 => \idx86_fu_32_reg[3]_1\,
      I5 => \idx86_fu_32_reg[3]_2\,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__22_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
      O => \ap_loop_init_int_i_1__17_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__17_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
      I1 => \ap_CS_fsm_reg[0]\(1),
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      O => \ap_CS_fsm_reg[8]\
    );
grp_ClefiaKeySet128_fu_176_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => \ap_CS_fsm[0]_i_2__4_n_0\,
      I3 => \ap_CS_fsm_reg[0]\(2),
      O => grp_ClefiaKeySet128_fu_176_ap_ready
    );
\idx86_fu_32[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx86_fu_32_reg[3]_1\,
      O => add_ln117_fu_77_p2(0)
    );
\idx86_fu_32[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx86_fu_32_reg[3]_1\,
      I2 => \idx86_fu_32_reg[3]_2\,
      O => add_ln117_fu_77_p2(1)
    );
\idx86_fu_32[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_1\,
      I1 => \idx86_fu_32_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx86_fu_32_reg[3]\,
      O => add_ln117_fu_77_p2(2)
    );
\idx86_fu_32[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFEF0000"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_2\,
      I1 => \idx86_fu_32_reg[3]_1\,
      I2 => \idx86_fu_32_reg[3]_0\,
      I3 => \idx86_fu_32_reg[3]\,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \^idx86_fu_320\
    );
\idx86_fu_32[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13332000"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => \idx86_fu_32_reg[3]_2\,
      I3 => \idx86_fu_32_reg[3]_1\,
      I4 => \idx86_fu_32_reg[3]_0\,
      O => add_ln117_fu_77_p2(3)
    );
\r_reg_104[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4474FFFFFFFF"
    )
        port map (
      I0 => \^d\(0),
      I1 => icmp_ln395_reg_247,
      I2 => icmp_ln398_reg_251,
      I3 => grp_ClefiaKeySet192_fu_162_ap_done,
      I4 => \r_reg_104_reg[1]\,
      I5 => Q(0),
      O => \icmp_ln395_reg_247_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    idx70_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    add_ln117_fu_75_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \idx70_fu_30_reg[3]\ : in STD_LOGIC;
    \idx70_fu_30_reg[3]_0\ : in STD_LOGIC;
    \idx70_fu_30_reg[3]_1\ : in STD_LOGIC;
    \idx70_fu_30_reg[3]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \ap_done_cache_i_1__20_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__16_n_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^idx70_fu_300\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__16\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \idx70_fu_30[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \idx70_fu_30[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \idx70_fu_30[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \idx70_fu_30[3]_i_2\ : label is "soft_lutpair85";
begin
  ap_done_cache <= \^ap_done_cache\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  idx70_fu_300 <= \^idx70_fu_300\;
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF888C"
    )
        port map (
      I0 => \^idx70_fu_300\,
      I1 => Q(1),
      I2 => \^ap_done_cache\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I4 => \ap_CS_fsm_reg[3]\,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => \idx70_fu_30_reg[3]_2\,
      I3 => \idx70_fu_30_reg[3]_1\,
      I4 => \idx70_fu_30_reg[3]_0\,
      I5 => \idx70_fu_30_reg[3]\,
      O => \^ap_loop_init_int_reg_0\
    );
\ap_done_cache_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => \^ap_done_cache\,
      O => \ap_done_cache_i_1__20_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__20_n_0\,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      O => \ap_loop_init_int_i_1__16_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__16_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => Q(0),
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\idx70_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx70_fu_30_reg[3]_0\,
      O => add_ln117_fu_75_p2(0)
    );
\idx70_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx70_fu_30_reg[3]_0\,
      I2 => \idx70_fu_30_reg[3]\,
      O => add_ln117_fu_75_p2(1)
    );
\idx70_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx70_fu_30_reg[3]_0\,
      I1 => \idx70_fu_30_reg[3]\,
      I2 => ap_loop_init_int,
      I3 => \idx70_fu_30_reg[3]_2\,
      O => add_ln117_fu_75_p2(2)
    );
\idx70_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFEF0000"
    )
        port map (
      I0 => \idx70_fu_30_reg[3]\,
      I1 => \idx70_fu_30_reg[3]_0\,
      I2 => \idx70_fu_30_reg[3]_1\,
      I3 => \idx70_fu_30_reg[3]_2\,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \^idx70_fu_300\
    );
\idx70_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13332000"
    )
        port map (
      I0 => \idx70_fu_30_reg[3]_2\,
      I1 => ap_loop_init_int,
      I2 => \idx70_fu_30_reg[3]\,
      I3 => \idx70_fu_30_reg[3]_0\,
      I4 => \idx70_fu_30_reg[3]_1\,
      O => add_ln117_fu_75_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24 is
  port (
    idx66_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx66_fu_30_reg[1]\ : out STD_LOGIC;
    \idx66_fu_30_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    \idx66_fu_30_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx66_fu_30_reg[3]_0\ : in STD_LOGIC;
    \idx66_fu_30_reg[3]_1\ : in STD_LOGIC;
    \idx66_fu_30_reg[3]_2\ : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__21_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__19_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__19\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \idx66_fu_30[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \idx66_fu_30[2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \idx66_fu_30[3]_i_2\ : label is "soft_lutpair83";
begin
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__21_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__21_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
      I3 => \idx66_fu_30_reg[3]_2\,
      I4 => \idx66_fu_30_reg[3]_1\,
      I5 => \idx66_fu_30_reg[3]_0\,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__19_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__19_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0B0"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      O => \idx66_fu_30_reg[3]\
    );
\idx66_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx66_fu_30_reg[3]_1\,
      O => ap_loop_init_int_reg_2
    );
\idx66_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx66_fu_30_reg[3]_1\,
      I2 => \idx66_fu_30_reg[3]_2\,
      O => ap_loop_init_int_reg_1
    );
\idx66_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx66_fu_30_reg[3]_1\,
      I1 => \idx66_fu_30_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx66_fu_30_reg[3]_0\,
      O => \idx66_fu_30_reg[0]\
    );
\idx66_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF0000"
    )
        port map (
      I0 => \idx66_fu_30_reg[3]_0\,
      I1 => \idx66_fu_30_reg[3]_1\,
      I2 => \idx66_fu_30_reg[3]_2\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I5 => ap_loop_init_int,
      O => idx66_fu_300
    );
\idx66_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx66_fu_30_reg[3]_2\,
      I1 => \idx66_fu_30_reg[3]_1\,
      I2 => \idx66_fu_30_reg[3]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
      O => \idx66_fu_30_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec12_i_in_fu_80_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dec12_i_in_fu_80_reg_3_sp_1 : in STD_LOGIC;
    \dec12_i_in_fu_80_reg[3]_0\ : in STD_LOGIC;
    \dec12_i_in_fu_80_reg[3]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__27_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__24_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_10_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal dec12_i_in_fu_80_reg_3_sn_1 : STD_LOGIC;
  signal \NLW_dec12_i_in_fu_80_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__27\ : label is "soft_lutpair80";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[8]_i_1\ : label is 11;
begin
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  dec12_i_in_fu_80_reg_3_sn_1 <= dec12_i_in_fu_80_reg_3_sp_1;
\ap_CS_fsm[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F400000000"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => ap_done_cache,
      I2 => \ap_CS_fsm_reg[10]\,
      I3 => Q(0),
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      I5 => \ap_CS_fsm_reg[10]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[10]\,
      I3 => ap_done_cache,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_done_cache_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__27_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__27_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      O => \^ap_enable_reg_pp0_iter0\
    );
\ap_loop_init_int_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5DDD5DDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => Q(2),
      I3 => \^ap_enable_reg_pp0_iter0\,
      I4 => Q(0),
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__24_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__24_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\dec12_i_in_fu_80[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0808000008080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => CO(0),
      I2 => Q(1),
      I3 => ap_loop_init_int,
      I4 => Q(0),
      I5 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\dec12_i_in_fu_80[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(0),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[0]_i_10_n_0\
    );
\dec12_i_in_fu_80[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[0]_i_3_n_0\
    );
\dec12_i_in_fu_80[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[0]_i_4_n_0\
    );
\dec12_i_in_fu_80[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[0]_i_5_n_0\
    );
\dec12_i_in_fu_80[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[0]_i_6_n_0\
    );
\dec12_i_in_fu_80[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3333333"
    )
        port map (
      I0 => \dec12_i_in_fu_80_reg[3]_1\,
      I1 => dec12_i_in_fu_80_reg(3),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[0]_i_7_n_0\
    );
\dec12_i_in_fu_80[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3333333"
    )
        port map (
      I0 => \dec12_i_in_fu_80_reg[3]_0\,
      I1 => dec12_i_in_fu_80_reg(2),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[0]_i_8_n_0\
    );
\dec12_i_in_fu_80[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3333333"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg_3_sn_1,
      I1 => dec12_i_in_fu_80_reg(1),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[0]_i_9_n_0\
    );
\dec12_i_in_fu_80[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_2_n_0\
    );
\dec12_i_in_fu_80[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_3_n_0\
    );
\dec12_i_in_fu_80[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_4_n_0\
    );
\dec12_i_in_fu_80[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_5_n_0\
    );
\dec12_i_in_fu_80[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(15),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[12]_i_6_n_0\
    );
\dec12_i_in_fu_80[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(14),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[12]_i_7_n_0\
    );
\dec12_i_in_fu_80[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(13),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[12]_i_8_n_0\
    );
\dec12_i_in_fu_80[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(12),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[12]_i_9_n_0\
    );
\dec12_i_in_fu_80[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_2_n_0\
    );
\dec12_i_in_fu_80[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_3_n_0\
    );
\dec12_i_in_fu_80[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_4_n_0\
    );
\dec12_i_in_fu_80[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_5_n_0\
    );
\dec12_i_in_fu_80[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(19),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[16]_i_6_n_0\
    );
\dec12_i_in_fu_80[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(18),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[16]_i_7_n_0\
    );
\dec12_i_in_fu_80[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(17),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[16]_i_8_n_0\
    );
\dec12_i_in_fu_80[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(16),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[16]_i_9_n_0\
    );
\dec12_i_in_fu_80[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_2_n_0\
    );
\dec12_i_in_fu_80[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_3_n_0\
    );
\dec12_i_in_fu_80[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_4_n_0\
    );
\dec12_i_in_fu_80[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_5_n_0\
    );
\dec12_i_in_fu_80[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(23),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[20]_i_6_n_0\
    );
\dec12_i_in_fu_80[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(22),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[20]_i_7_n_0\
    );
\dec12_i_in_fu_80[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(21),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[20]_i_8_n_0\
    );
\dec12_i_in_fu_80[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(20),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[20]_i_9_n_0\
    );
\dec12_i_in_fu_80[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_2_n_0\
    );
\dec12_i_in_fu_80[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_3_n_0\
    );
\dec12_i_in_fu_80[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_4_n_0\
    );
\dec12_i_in_fu_80[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_5_n_0\
    );
\dec12_i_in_fu_80[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(27),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[24]_i_6_n_0\
    );
\dec12_i_in_fu_80[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(26),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[24]_i_7_n_0\
    );
\dec12_i_in_fu_80[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(25),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[24]_i_8_n_0\
    );
\dec12_i_in_fu_80[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(24),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[24]_i_9_n_0\
    );
\dec12_i_in_fu_80[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[28]_i_2_n_0\
    );
\dec12_i_in_fu_80[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[28]_i_3_n_0\
    );
\dec12_i_in_fu_80[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[28]_i_4_n_0\
    );
\dec12_i_in_fu_80[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I3 => dec12_i_in_fu_80_reg(31),
      O => \dec12_i_in_fu_80[28]_i_5_n_0\
    );
\dec12_i_in_fu_80[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(30),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[28]_i_6_n_0\
    );
\dec12_i_in_fu_80[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(29),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[28]_i_7_n_0\
    );
\dec12_i_in_fu_80[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(28),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[28]_i_8_n_0\
    );
\dec12_i_in_fu_80[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[4]_i_2_n_0\
    );
\dec12_i_in_fu_80[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[4]_i_3_n_0\
    );
\dec12_i_in_fu_80[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[4]_i_4_n_0\
    );
\dec12_i_in_fu_80[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[4]_i_5_n_0\
    );
\dec12_i_in_fu_80[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(7),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[4]_i_6_n_0\
    );
\dec12_i_in_fu_80[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(6),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[4]_i_7_n_0\
    );
\dec12_i_in_fu_80[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(5),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[4]_i_8_n_0\
    );
\dec12_i_in_fu_80[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3333333"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg_3_sn_1,
      I1 => dec12_i_in_fu_80_reg(4),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[4]_i_9_n_0\
    );
\dec12_i_in_fu_80[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_2_n_0\
    );
\dec12_i_in_fu_80[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_3_n_0\
    );
\dec12_i_in_fu_80[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_4_n_0\
    );
\dec12_i_in_fu_80[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_5_n_0\
    );
\dec12_i_in_fu_80[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(11),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[8]_i_6_n_0\
    );
\dec12_i_in_fu_80[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(10),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[8]_i_7_n_0\
    );
\dec12_i_in_fu_80[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(9),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[8]_i_8_n_0\
    );
\dec12_i_in_fu_80[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(8),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \dec12_i_in_fu_80[8]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dec12_i_in_fu_80_reg[0]_i_2_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[0]_i_2_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[0]_i_2_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[0]_i_3_n_0\,
      DI(2) => \dec12_i_in_fu_80[0]_i_4_n_0\,
      DI(1) => \dec12_i_in_fu_80[0]_i_5_n_0\,
      DI(0) => \dec12_i_in_fu_80[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \dec12_i_in_fu_80[0]_i_7_n_0\,
      S(2) => \dec12_i_in_fu_80[0]_i_8_n_0\,
      S(1) => \dec12_i_in_fu_80[0]_i_9_n_0\,
      S(0) => \dec12_i_in_fu_80[0]_i_10_n_0\
    );
\dec12_i_in_fu_80_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[8]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[12]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[12]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[12]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[12]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[12]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[12]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[12]_i_5_n_0\,
      O(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_1(3 downto 0),
      S(3) => \dec12_i_in_fu_80[12]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[12]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[12]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[12]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[12]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[16]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[16]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[16]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[16]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[16]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[16]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[16]_i_5_n_0\,
      O(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_2(3 downto 0),
      S(3) => \dec12_i_in_fu_80[16]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[16]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[16]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[16]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[16]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[20]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[20]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[20]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[20]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[20]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[20]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[20]_i_5_n_0\,
      O(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_3(3 downto 0),
      S(3) => \dec12_i_in_fu_80[20]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[20]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[20]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[20]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[20]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[24]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[24]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[24]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[24]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[24]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[24]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[24]_i_5_n_0\,
      O(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_4(3 downto 0),
      S(3) => \dec12_i_in_fu_80[24]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[24]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[24]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[24]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[24]_i_1_n_0\,
      CO(3) => \NLW_dec12_i_in_fu_80_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dec12_i_in_fu_80_reg[28]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[28]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dec12_i_in_fu_80[28]_i_2_n_0\,
      DI(1) => \dec12_i_in_fu_80[28]_i_3_n_0\,
      DI(0) => \dec12_i_in_fu_80[28]_i_4_n_0\,
      O(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_5(3 downto 0),
      S(3) => \dec12_i_in_fu_80[28]_i_5_n_0\,
      S(2) => \dec12_i_in_fu_80[28]_i_6_n_0\,
      S(1) => \dec12_i_in_fu_80[28]_i_7_n_0\,
      S(0) => \dec12_i_in_fu_80[28]_i_8_n_0\
    );
\dec12_i_in_fu_80_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[0]_i_2_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[4]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[4]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[4]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[4]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[4]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[4]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[4]_i_5_n_0\,
      O(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg(3 downto 0),
      S(3) => \dec12_i_in_fu_80[4]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[4]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[4]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[4]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[4]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[8]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[8]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[8]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[8]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[8]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[8]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[8]_i_5_n_0\,
      O(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_0(3 downto 0),
      S(3) => \dec12_i_in_fu_80[8]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[8]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[8]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \idx97_fu_46_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_26 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_26 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__24_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__21_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \idx97_fu_46[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \idx97_fu_46[1]_i_1\ : label is "soft_lutpair78";
begin
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I2 => Q(1),
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__24_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__24_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__21_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__21_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\idx97_fu_46[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DADADA"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx97_fu_46_reg[0]\
    );
\idx97_fu_46[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I4 => ap_loop_init_int,
      O => ap_enable_reg_pp0_iter1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_27 is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx131_fu_34_reg[2]\ : out STD_LOGIC;
    \idx131_fu_34_reg[2]_0\ : out STD_LOGIC;
    \idx131_fu_34_reg[2]_1\ : out STD_LOGIC;
    \idx131_fu_34_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \idx131_fu_34_reg[2]_2\ : in STD_LOGIC;
    \idx131_fu_34_reg[2]_3\ : in STD_LOGIC;
    \idx131_fu_34_reg[2]_4\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_27 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_27 is
  signal \ap_CS_fsm[0]_i_2__5_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__31_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__28_n_0\ : STD_LOGIC;
  signal idx131_fu_340 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__8\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \idx131_fu_34[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \idx131_fu_34[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \idx131_fu_34[2]_i_1\ : label is "soft_lutpair75";
begin
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      I1 => \ap_CS_fsm_reg[4]\(0),
      I2 => \ap_CS_fsm_reg[4]\(2),
      I3 => \ap_CS_fsm[0]_i_2__5_n_0\,
      O => \ap_CS_fsm_reg[16]\(0)
    );
\ap_CS_fsm[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \idx131_fu_34_reg[2]_2\,
      I1 => ap_loop_init_int,
      I2 => \idx131_fu_34_reg[2]_3\,
      I3 => \idx131_fu_34_reg[2]_4\,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_CS_fsm[0]_i_2__5_n_0\
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAABAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(1),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[4]\(2),
      I4 => idx131_fu_340,
      O => \ap_CS_fsm_reg[16]\(1)
    );
\ap_CS_fsm[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FD00"
    )
        port map (
      I0 => \idx131_fu_34_reg[2]_2\,
      I1 => \idx131_fu_34_reg[2]_3\,
      I2 => \idx131_fu_34_reg[2]_4\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I4 => ap_loop_init_int,
      O => idx131_fu_340
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0BBBFFFF0000"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      I1 => \ap_CS_fsm_reg[4]\(0),
      I2 => \ap_CS_fsm_reg[4]\(2),
      I3 => \ap_CS_fsm[0]_i_2__5_n_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4440000"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      I1 => \ap_CS_fsm_reg[4]\(0),
      I2 => \ap_CS_fsm_reg[4]\(2),
      I3 => \ap_CS_fsm[0]_i_2__5_n_0\,
      I4 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx131_fu_34_reg[2]_4\,
      I2 => \idx131_fu_34_reg[2]_3\,
      I3 => \idx131_fu_34_reg[2]_2\,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__31_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__31_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF555D5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \idx131_fu_34_reg[2]_2\,
      I2 => \idx131_fu_34_reg[2]_3\,
      I3 => \idx131_fu_34_reg[2]_4\,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__28_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__28_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FD00"
    )
        port map (
      I0 => \idx131_fu_34_reg[2]_2\,
      I1 => \idx131_fu_34_reg[2]_3\,
      I2 => \idx131_fu_34_reg[2]_4\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_CS_fsm_reg[4]\(1),
      O => \idx131_fu_34_reg[2]\
    );
grp_ClefiaEncrypt_1_fu_190_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[4]\(2),
      I2 => \ap_CS_fsm[0]_i_2__5_n_0\,
      I3 => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\idx131_fu_34[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF00DF0"
    )
        port map (
      I0 => \idx131_fu_34_reg[2]_2\,
      I1 => \idx131_fu_34_reg[2]_3\,
      I2 => \idx131_fu_34_reg[2]_4\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx131_fu_34_reg[2]_1\
    );
\idx131_fu_34[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A6A"
    )
        port map (
      I0 => \idx131_fu_34_reg[2]_3\,
      I1 => \idx131_fu_34_reg[2]_4\,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \idx131_fu_34_reg[1]\
    );
\idx131_fu_34[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA6AAA"
    )
        port map (
      I0 => \idx131_fu_34_reg[2]_2\,
      I1 => \idx131_fu_34_reg[2]_3\,
      I2 => \idx131_fu_34_reg[2]_4\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx131_fu_34_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx127_fu_38_reg[2]\ : out STD_LOGIC;
    \idx127_fu_38_reg[2]_0\ : out STD_LOGIC;
    \idx127_fu_38_reg[2]_1\ : out STD_LOGIC;
    \idx127_fu_38_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg : in STD_LOGIC;
    \idx127_fu_38_reg[2]_2\ : in STD_LOGIC;
    \idx127_fu_38_reg[2]_3\ : in STD_LOGIC;
    \idx127_fu_38_reg[2]_4\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_28 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_28 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__30_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__27_n_0\ : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_ready : STD_LOGIC;
  signal idx127_fu_380 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \idx127_fu_38[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \idx127_fu_38[2]_i_1\ : label is "soft_lutpair73";
begin
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAABAA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(1),
      I4 => idx127_fu_380,
      O => D(0)
    );
\ap_CS_fsm[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FD00"
    )
        port map (
      I0 => \idx127_fu_38_reg[2]_2\,
      I1 => \idx127_fu_38_reg[2]_3\,
      I2 => \idx127_fu_38_reg[2]_4\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      O => idx127_fu_380
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C8"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_ready,
      I1 => Q(1),
      I2 => ap_done_cache,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      O => D(1)
    );
\ap_CS_fsm[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I2 => \idx127_fu_38_reg[2]_4\,
      I3 => \idx127_fu_38_reg[2]_3\,
      I4 => \idx127_fu_38_reg[2]_2\,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_ready
    );
\ap_done_cache_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx127_fu_38_reg[2]_4\,
      I2 => \idx127_fu_38_reg[2]_3\,
      I3 => \idx127_fu_38_reg[2]_2\,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__30_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__30_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF555D5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \idx127_fu_38_reg[2]_2\,
      I2 => \idx127_fu_38_reg[2]_3\,
      I3 => \idx127_fu_38_reg[2]_4\,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__27_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__27_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FD00"
    )
        port map (
      I0 => \idx127_fu_38_reg[2]_2\,
      I1 => \idx127_fu_38_reg[2]_3\,
      I2 => \idx127_fu_38_reg[2]_4\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(0),
      O => \idx127_fu_38_reg[2]\
    );
\idx127_fu_38[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF00DF0"
    )
        port map (
      I0 => \idx127_fu_38_reg[2]_2\,
      I1 => \idx127_fu_38_reg[2]_3\,
      I2 => \idx127_fu_38_reg[2]_4\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx127_fu_38_reg[2]_1\
    );
\idx127_fu_38[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A6A"
    )
        port map (
      I0 => \idx127_fu_38_reg[2]_3\,
      I1 => \idx127_fu_38_reg[2]_4\,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \idx127_fu_38_reg[1]\
    );
\idx127_fu_38[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA6AAA"
    )
        port map (
      I0 => \idx127_fu_38_reg[2]_2\,
      I1 => \idx127_fu_38_reg[2]_3\,
      I2 => \idx127_fu_38_reg[2]_4\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx127_fu_38_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \idx101_fu_46_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__25_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__22_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \idx101_fu_46[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \idx101_fu_46[1]_i_1\ : label is "soft_lutpair70";
begin
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__25_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__25_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__22_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__22_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\idx101_fu_46[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DADADA"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(0),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx101_fu_46_reg[0]\
    );
\idx101_fu_46[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(0),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I4 => ap_loop_init_int,
      O => ap_enable_reg_pp0_iter1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3 is
  port (
    ap_done_cache : out STD_LOGIC;
    \idx_i44_fu_34_reg[3]\ : out STD_LOGIC;
    idx_i44_fu_340 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    \idx_i44_fu_34_reg[1]\ : out STD_LOGIC;
    \idx_i44_fu_34_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx_i44_fu_34_reg[4]\ : in STD_LOGIC;
    \idx_i44_fu_34_reg[4]_0\ : in STD_LOGIC;
    \idx_i44_fu_34_reg[4]_1\ : in STD_LOGIC;
    \idx_i44_fu_34_reg[4]_2\ : in STD_LOGIC;
    \idx_i44_fu_34_reg[4]_3\ : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int_reg_2 : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_0\ : STD_LOGIC;
  signal \idx_i44_fu_34[4]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[4]_i_4\ : label is "soft_lutpair187";
begin
  ap_done_cache <= \^ap_done_cache\;
\ap_CS_fsm[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400040"
    )
        port map (
      I0 => ap_loop_init_int_reg_2,
      I1 => trunc_ln374_reg_287,
      I2 => Q(1),
      I3 => \^ap_done_cache\,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_init_int_reg_2,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I2 => \^ap_done_cache\,
      O => \ap_done_cache_i_1__6_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_0\,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int_reg_2,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__5_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg
    );
\idx_i44_fu_34[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i44_fu_34_reg[4]_1\,
      O => ap_loop_init_int_reg_1
    );
\idx_i44_fu_34[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i44_fu_34_reg[4]_1\,
      I2 => \idx_i44_fu_34_reg[4]_0\,
      O => ap_loop_init_int_reg_0
    );
\idx_i44_fu_34[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i44_fu_34_reg[4]_1\,
      I1 => \idx_i44_fu_34_reg[4]_0\,
      I2 => ap_loop_init_int,
      I3 => \idx_i44_fu_34_reg[4]_2\,
      O => \idx_i44_fu_34_reg[0]\
    );
\idx_i44_fu_34[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx_i44_fu_34_reg[4]_0\,
      I1 => \idx_i44_fu_34_reg[4]_1\,
      I2 => \idx_i44_fu_34_reg[4]_2\,
      I3 => ap_loop_init_int,
      I4 => \idx_i44_fu_34_reg[4]\,
      O => \idx_i44_fu_34_reg[1]\
    );
\idx_i44_fu_34[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I2 => ap_loop_init_int,
      O => idx_i44_fu_340
    );
\idx_i44_fu_34[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx_i44_fu_34_reg[4]\,
      I1 => \idx_i44_fu_34_reg[4]_0\,
      I2 => \idx_i44_fu_34_reg[4]_1\,
      I3 => \idx_i44_fu_34_reg[4]_2\,
      I4 => \idx_i44_fu_34[4]_i_4_n_0\,
      I5 => \idx_i44_fu_34_reg[4]_3\,
      O => \idx_i44_fu_34_reg[3]\
    );
\idx_i44_fu_34[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      O => \idx_i44_fu_34[4]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30 is
  port (
    grp_ClefiaEncrypt_1_fu_190_pt_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_assign_fu_440 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_88_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \src_assign_fu_44_reg[3]\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg : in STD_LOGIC;
    \src_assign_fu_44_reg[3]_0\ : in STD_LOGIC;
    \src_assign_fu_44_reg[3]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__23_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__20_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__23\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__20\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \src_assign_fu_44[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \src_assign_fu_44[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \src_assign_fu_44[3]_i_2\ : label is "soft_lutpair66";
begin
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF8F8888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[2]\,
      I4 => Q(1),
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_done_cache,
      I2 => \ap_CS_fsm_reg[2]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg[2]\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__23_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__23_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_CS_fsm_reg[2]\,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg,
      I3 => \src_assign_fu_44_reg[3]_1\,
      I4 => \src_assign_fu_44_reg[3]_0\,
      I5 => \src_assign_fu_44_reg[3]\,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[2]\,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__20_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__20_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8888F8FF8888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg_0,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg,
      I4 => \ap_CS_fsm_reg[2]\,
      I5 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[0]\
    );
mem_reg_0_3_0_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => \src_assign_fu_44_reg[3]\,
      O => grp_ClefiaEncrypt_1_fu_190_pt_address0(0)
    );
mem_reg_0_3_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg,
      O => grp_ClefiaEncrypt_1_fu_190_pt_address0(1)
    );
\src_assign_fu_44[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \src_assign_fu_44_reg[3]_0\,
      O => add_ln117_fu_88_p2(0)
    );
\src_assign_fu_44[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \src_assign_fu_44_reg[3]_0\,
      I2 => \src_assign_fu_44_reg[3]_1\,
      O => add_ln117_fu_88_p2(1)
    );
\src_assign_fu_44[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \src_assign_fu_44_reg[3]_0\,
      I1 => \src_assign_fu_44_reg[3]_1\,
      I2 => ap_loop_init_int,
      I3 => \src_assign_fu_44_reg[3]\,
      O => add_ln117_fu_88_p2(2)
    );
\src_assign_fu_44[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF0000"
    )
        port map (
      I0 => \src_assign_fu_44_reg[3]\,
      I1 => \src_assign_fu_44_reg[3]_0\,
      I2 => \src_assign_fu_44_reg[3]_1\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg,
      I4 => \ap_CS_fsm_reg[2]\,
      I5 => ap_loop_init_int,
      O => src_assign_fu_440
    );
\src_assign_fu_44[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \src_assign_fu_44_reg[3]_1\,
      I1 => \src_assign_fu_44_reg[3]_0\,
      I2 => \src_assign_fu_44_reg[3]\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg,
      O => add_ln117_fu_88_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_31 is
  port (
    idx123_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx123_fu_30_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx123_fu_30_reg[3]_0\ : in STD_LOGIC;
    \idx123_fu_30_reg[3]_1\ : in STD_LOGIC;
    \idx123_fu_30_reg[3]_2\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_31 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_31 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__29_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__26_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__26\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \idx123_fu_30[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \idx123_fu_30[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \idx123_fu_30[3]_i_2\ : label is "soft_lutpair64";
begin
\ap_CS_fsm[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__29_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__29_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg,
      I3 => \idx123_fu_30_reg[3]_2\,
      I4 => \idx123_fu_30_reg[3]_1\,
      I5 => \idx123_fu_30_reg[3]_0\,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__26_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__26_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0B0"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg_0,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      O => \idx123_fu_30_reg[3]\
    );
\idx123_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx123_fu_30_reg[3]_1\,
      O => add_ln117_fu_74_p2(0)
    );
\idx123_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx123_fu_30_reg[3]_1\,
      I2 => \idx123_fu_30_reg[3]_2\,
      O => add_ln117_fu_74_p2(1)
    );
\idx123_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx123_fu_30_reg[3]_1\,
      I1 => \idx123_fu_30_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx123_fu_30_reg[3]_0\,
      O => add_ln117_fu_74_p2(2)
    );
\idx123_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF0000"
    )
        port map (
      I0 => \idx123_fu_30_reg[3]_0\,
      I1 => \idx123_fu_30_reg[3]_1\,
      I2 => \idx123_fu_30_reg[3]_2\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I5 => ap_loop_init_int,
      O => idx123_fu_300
    );
\idx123_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx123_fu_30_reg[3]_2\,
      I1 => \idx123_fu_30_reg[3]_1\,
      I2 => \idx123_fu_30_reg[3]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg,
      O => add_ln117_fu_74_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_32 is
  port (
    idx119_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx119_fu_30_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx119_fu_30_reg[3]_0\ : in STD_LOGIC;
    \idx119_fu_30_reg[3]_1\ : in STD_LOGIC;
    \idx119_fu_30_reg[3]_2\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_32 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_32 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__28_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__25_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__25\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \idx119_fu_30[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \idx119_fu_30[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \idx119_fu_30[3]_i_2\ : label is "soft_lutpair61";
begin
\ap_CS_fsm[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__28_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__28_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg,
      I3 => \idx119_fu_30_reg[3]_2\,
      I4 => \idx119_fu_30_reg[3]_1\,
      I5 => \idx119_fu_30_reg[3]_0\,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__25_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__25_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0B0"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg_0,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      O => \idx119_fu_30_reg[3]\
    );
\idx119_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx119_fu_30_reg[3]_1\,
      O => add_ln117_fu_74_p2(0)
    );
\idx119_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx119_fu_30_reg[3]_1\,
      I2 => \idx119_fu_30_reg[3]_2\,
      O => add_ln117_fu_74_p2(1)
    );
\idx119_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx119_fu_30_reg[3]_1\,
      I1 => \idx119_fu_30_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx119_fu_30_reg[3]_0\,
      O => add_ln117_fu_74_p2(2)
    );
\idx119_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF0000"
    )
        port map (
      I0 => \idx119_fu_30_reg[3]_0\,
      I1 => \idx119_fu_30_reg[3]_1\,
      I2 => \idx119_fu_30_reg[3]_2\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I5 => ap_loop_init_int,
      O => idx119_fu_300
    );
\idx119_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx119_fu_30_reg[3]_2\,
      I1 => \idx119_fu_30_reg[3]_1\,
      I2 => \idx119_fu_30_reg[3]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg,
      O => add_ln117_fu_74_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33 is
  port (
    idx105_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx105_fu_30_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx105_fu_30_reg[3]_0\ : in STD_LOGIC;
    \idx105_fu_30_reg[3]_1\ : in STD_LOGIC;
    \idx105_fu_30_reg[3]_2\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33 is
  signal \ap_CS_fsm[9]_i_2__1_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__26_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__23_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__26\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__23\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \idx105_fu_30[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \idx105_fu_30[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \idx105_fu_30[3]_i_2\ : label is "soft_lutpair58";
begin
\ap_CS_fsm[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I2 => Q(1),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => Q(1),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]\,
      O => D(1)
    );
\ap_CS_fsm[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm[9]_i_2__1_n_0\,
      I2 => \ap_CS_fsm_reg[8]\,
      I3 => \ap_CS_fsm_reg[9]\,
      I4 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[9]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I3 => Q(1),
      O => \ap_CS_fsm[9]_i_2__1_n_0\
    );
\ap_done_cache_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__26_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__26_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg,
      I3 => \idx105_fu_30_reg[3]_2\,
      I4 => \idx105_fu_30_reg[3]_1\,
      I5 => \idx105_fu_30_reg[3]_0\,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__23_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__23_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0B0"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg_0,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      O => \idx105_fu_30_reg[3]\
    );
\idx105_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx105_fu_30_reg[3]_1\,
      O => add_ln117_fu_74_p2(0)
    );
\idx105_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx105_fu_30_reg[3]_1\,
      I2 => \idx105_fu_30_reg[3]_2\,
      O => add_ln117_fu_74_p2(1)
    );
\idx105_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx105_fu_30_reg[3]_1\,
      I1 => \idx105_fu_30_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx105_fu_30_reg[3]_0\,
      O => add_ln117_fu_74_p2(2)
    );
\idx105_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF0000"
    )
        port map (
      I0 => \idx105_fu_30_reg[3]_0\,
      I1 => \idx105_fu_30_reg[3]_1\,
      I2 => \idx105_fu_30_reg[3]_2\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I5 => ap_loop_init_int,
      O => idx105_fu_300
    );
\idx105_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx105_fu_30_reg[3]_2\,
      I1 => \idx105_fu_30_reg[3]_1\,
      I2 => \idx105_fu_30_reg[3]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg,
      O => add_ln117_fu_74_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_34 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec12_i_in_fu_82_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    r_1_reg_126 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_34 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_34 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__37_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__34_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_10_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_dec12_i_in_fu_82_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_4__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__37\ : label is "soft_lutpair54";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[8]_i_1\ : label is 11;
begin
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
\ap_CS_fsm[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F400000000"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I1 => ap_done_cache,
      I2 => \ap_CS_fsm_reg[10]\,
      I3 => Q(0),
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      I5 => \ap_CS_fsm_reg[10]_0\(0),
      O => D(0)
    );
\ap_CS_fsm[9]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[10]\,
      I3 => ap_done_cache,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_done_cache_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__37_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__37_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
\ap_loop_init_int_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5DDD5DDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => Q(2),
      I3 => \^ap_enable_reg_pp0_iter0\,
      I4 => Q(0),
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__34_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__34_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\dec12_i_in_fu_82[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0000080808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => CO(0),
      I2 => Q(1),
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I5 => Q(0),
      O => ap_enable_reg_pp0_iter0_reg_reg
    );
\dec12_i_in_fu_82[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(0),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[0]_i_10_n_0\
    );
\dec12_i_in_fu_82[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[0]_i_3_n_0\
    );
\dec12_i_in_fu_82[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[0]_i_4_n_0\
    );
\dec12_i_in_fu_82[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[0]_i_5_n_0\
    );
\dec12_i_in_fu_82[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[0]_i_6_n_0\
    );
\dec12_i_in_fu_82[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3333333"
    )
        port map (
      I0 => r_1_reg_126(2),
      I1 => dec12_i_in_fu_82_reg(3),
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I4 => Q(0),
      O => \dec12_i_in_fu_82[0]_i_7_n_0\
    );
\dec12_i_in_fu_82[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3333333"
    )
        port map (
      I0 => r_1_reg_126(1),
      I1 => dec12_i_in_fu_82_reg(2),
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I4 => Q(0),
      O => \dec12_i_in_fu_82[0]_i_8_n_0\
    );
\dec12_i_in_fu_82[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3333333"
    )
        port map (
      I0 => r_1_reg_126(0),
      I1 => dec12_i_in_fu_82_reg(1),
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I4 => Q(0),
      O => \dec12_i_in_fu_82[0]_i_9_n_0\
    );
\dec12_i_in_fu_82[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_2_n_0\
    );
\dec12_i_in_fu_82[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_3_n_0\
    );
\dec12_i_in_fu_82[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_4_n_0\
    );
\dec12_i_in_fu_82[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_5_n_0\
    );
\dec12_i_in_fu_82[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(15),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[12]_i_6_n_0\
    );
\dec12_i_in_fu_82[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(14),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[12]_i_7_n_0\
    );
\dec12_i_in_fu_82[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(13),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[12]_i_8_n_0\
    );
\dec12_i_in_fu_82[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(12),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[12]_i_9_n_0\
    );
\dec12_i_in_fu_82[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_2_n_0\
    );
\dec12_i_in_fu_82[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_3_n_0\
    );
\dec12_i_in_fu_82[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_4_n_0\
    );
\dec12_i_in_fu_82[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_5_n_0\
    );
\dec12_i_in_fu_82[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(19),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[16]_i_6_n_0\
    );
\dec12_i_in_fu_82[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(18),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[16]_i_7_n_0\
    );
\dec12_i_in_fu_82[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(17),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[16]_i_8_n_0\
    );
\dec12_i_in_fu_82[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(16),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[16]_i_9_n_0\
    );
\dec12_i_in_fu_82[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_2_n_0\
    );
\dec12_i_in_fu_82[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_3_n_0\
    );
\dec12_i_in_fu_82[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_4_n_0\
    );
\dec12_i_in_fu_82[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_5_n_0\
    );
\dec12_i_in_fu_82[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(23),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[20]_i_6_n_0\
    );
\dec12_i_in_fu_82[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(22),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[20]_i_7_n_0\
    );
\dec12_i_in_fu_82[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(21),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[20]_i_8_n_0\
    );
\dec12_i_in_fu_82[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(20),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[20]_i_9_n_0\
    );
\dec12_i_in_fu_82[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_2_n_0\
    );
\dec12_i_in_fu_82[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_3_n_0\
    );
\dec12_i_in_fu_82[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_4_n_0\
    );
\dec12_i_in_fu_82[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_5_n_0\
    );
\dec12_i_in_fu_82[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(27),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[24]_i_6_n_0\
    );
\dec12_i_in_fu_82[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(26),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[24]_i_7_n_0\
    );
\dec12_i_in_fu_82[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(25),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[24]_i_8_n_0\
    );
\dec12_i_in_fu_82[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(24),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[24]_i_9_n_0\
    );
\dec12_i_in_fu_82[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[28]_i_2_n_0\
    );
\dec12_i_in_fu_82[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[28]_i_3_n_0\
    );
\dec12_i_in_fu_82[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[28]_i_4_n_0\
    );
\dec12_i_in_fu_82[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => Q(0),
      I3 => dec12_i_in_fu_82_reg(31),
      O => \dec12_i_in_fu_82[28]_i_5_n_0\
    );
\dec12_i_in_fu_82[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(30),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[28]_i_6_n_0\
    );
\dec12_i_in_fu_82[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(29),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[28]_i_7_n_0\
    );
\dec12_i_in_fu_82[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(28),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[28]_i_8_n_0\
    );
\dec12_i_in_fu_82[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[4]_i_2_n_0\
    );
\dec12_i_in_fu_82[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[4]_i_3_n_0\
    );
\dec12_i_in_fu_82[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[4]_i_4_n_0\
    );
\dec12_i_in_fu_82[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[4]_i_5_n_0\
    );
\dec12_i_in_fu_82[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(7),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[4]_i_6_n_0\
    );
\dec12_i_in_fu_82[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(6),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[4]_i_7_n_0\
    );
\dec12_i_in_fu_82[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(5),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[4]_i_8_n_0\
    );
\dec12_i_in_fu_82[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3333333"
    )
        port map (
      I0 => r_1_reg_126(0),
      I1 => dec12_i_in_fu_82_reg(4),
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I4 => Q(0),
      O => \dec12_i_in_fu_82[4]_i_9_n_0\
    );
\dec12_i_in_fu_82[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_2_n_0\
    );
\dec12_i_in_fu_82[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_3_n_0\
    );
\dec12_i_in_fu_82[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_4_n_0\
    );
\dec12_i_in_fu_82[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_5_n_0\
    );
\dec12_i_in_fu_82[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(11),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[8]_i_6_n_0\
    );
\dec12_i_in_fu_82[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(10),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[8]_i_7_n_0\
    );
\dec12_i_in_fu_82[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(9),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[8]_i_8_n_0\
    );
\dec12_i_in_fu_82[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(8),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => Q(0),
      O => \dec12_i_in_fu_82[8]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dec12_i_in_fu_82_reg[0]_i_2_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[0]_i_2_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[0]_i_2_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[0]_i_3_n_0\,
      DI(2) => \dec12_i_in_fu_82[0]_i_4_n_0\,
      DI(1) => \dec12_i_in_fu_82[0]_i_5_n_0\,
      DI(0) => \dec12_i_in_fu_82[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \dec12_i_in_fu_82[0]_i_7_n_0\,
      S(2) => \dec12_i_in_fu_82[0]_i_8_n_0\,
      S(1) => \dec12_i_in_fu_82[0]_i_9_n_0\,
      S(0) => \dec12_i_in_fu_82[0]_i_10_n_0\
    );
\dec12_i_in_fu_82_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[8]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[12]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[12]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[12]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[12]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[12]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[12]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[12]_i_5_n_0\,
      O(3 downto 0) => \ap_CS_fsm_reg[0]_1\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[12]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[12]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[12]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[12]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[12]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[16]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[16]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[16]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[16]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[16]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[16]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[16]_i_5_n_0\,
      O(3 downto 0) => \ap_CS_fsm_reg[0]_2\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[16]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[16]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[16]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[16]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[16]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[20]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[20]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[20]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[20]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[20]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[20]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[20]_i_5_n_0\,
      O(3 downto 0) => \ap_CS_fsm_reg[0]_3\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[20]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[20]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[20]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[20]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[20]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[24]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[24]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[24]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[24]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[24]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[24]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[24]_i_5_n_0\,
      O(3 downto 0) => \ap_CS_fsm_reg[0]_4\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[24]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[24]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[24]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[24]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[24]_i_1_n_0\,
      CO(3) => \NLW_dec12_i_in_fu_82_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dec12_i_in_fu_82_reg[28]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[28]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dec12_i_in_fu_82[28]_i_2_n_0\,
      DI(1) => \dec12_i_in_fu_82[28]_i_3_n_0\,
      DI(0) => \dec12_i_in_fu_82[28]_i_4_n_0\,
      O(3 downto 0) => \ap_CS_fsm_reg[0]_5\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[28]_i_5_n_0\,
      S(2) => \dec12_i_in_fu_82[28]_i_6_n_0\,
      S(1) => \dec12_i_in_fu_82[28]_i_7_n_0\,
      S(0) => \dec12_i_in_fu_82[28]_i_8_n_0\
    );
\dec12_i_in_fu_82_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[0]_i_2_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[4]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[4]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[4]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[4]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[4]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[4]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[4]_i_5_n_0\,
      O(3 downto 0) => \ap_CS_fsm_reg[0]\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[4]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[4]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[4]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[4]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[4]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[8]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[8]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[8]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[8]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[8]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[8]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[8]_i_5_n_0\,
      O(3 downto 0) => \ap_CS_fsm_reg[0]_0\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[8]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[8]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[8]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \idx97_fu_54_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__34_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__31_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \idx97_fu_54[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \idx97_fu_54[1]_i_1\ : label is "soft_lutpair52";
begin
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__34_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__34_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__31_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__31_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\idx97_fu_54[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DADADA"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx97_fu_54_reg[0]\
    );
\idx97_fu_54[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(0),
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(1),
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg,
      I4 => ap_loop_init_int,
      O => ap_enable_reg_pp0_iter1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \idx131_fu_30_reg[2]\ : out STD_LOGIC;
    \idx131_fu_30_reg[2]_0\ : out STD_LOGIC;
    \idx131_fu_30_reg[2]_1\ : out STD_LOGIC;
    \idx131_fu_30_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg : in STD_LOGIC;
    grp_ClefiaDecrypt_fu_210_ap_start_reg : in STD_LOGIC;
    \idx131_fu_30_reg[2]_2\ : in STD_LOGIC;
    \idx131_fu_30_reg[2]_3\ : in STD_LOGIC;
    \idx131_fu_30_reg[2]_4\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_36 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_36 is
  signal \^ap_cs_fsm_reg[16]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_done\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__41_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__38_n_0\ : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_ready : STD_LOGIC;
  signal idx131_fu_300 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__6\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_2__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \idx131_fu_30[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \idx131_fu_30[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair50";
begin
  \ap_CS_fsm_reg[16]\(1 downto 0) <= \^ap_cs_fsm_reg[16]\(1 downto 0);
  ap_done <= \^ap_done\;
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F444F444"
    )
        port map (
      I0 => grp_ClefiaDecrypt_fu_210_ap_start_reg,
      I1 => \ap_CS_fsm_reg[0]\(0),
      I2 => \ap_CS_fsm_reg[0]\(2),
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_ready,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      I5 => ap_done_cache,
      O => \^ap_cs_fsm_reg[16]\(0)
    );
\ap_CS_fsm[0]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_done\,
      I1 => ap_start,
      I2 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      I2 => \idx131_fu_30_reg[2]_4\,
      I3 => \idx131_fu_30_reg[2]_3\,
      I4 => \idx131_fu_30_reg[2]_2\,
      O => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_ready
    );
\ap_CS_fsm[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[16]\(0),
      I2 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAABAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(1),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[0]\(2),
      I4 => idx131_fu_300,
      O => \^ap_cs_fsm_reg[16]\(1)
    );
\ap_CS_fsm[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FD00"
    )
        port map (
      I0 => \idx131_fu_30_reg[2]_2\,
      I1 => \idx131_fu_30_reg[2]_3\,
      I2 => \idx131_fu_30_reg[2]_4\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      I4 => ap_loop_init_int,
      O => idx131_fu_300
    );
\ap_done_cache_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx131_fu_30_reg[2]_4\,
      I2 => \idx131_fu_30_reg[2]_3\,
      I3 => \idx131_fu_30_reg[2]_2\,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__41_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__41_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF555D5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \idx131_fu_30_reg[2]_2\,
      I2 => \idx131_fu_30_reg[2]_3\,
      I3 => \idx131_fu_30_reg[2]_4\,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__38_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__38_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FD00"
    )
        port map (
      I0 => \idx131_fu_30_reg[2]_2\,
      I1 => \idx131_fu_30_reg[2]_3\,
      I2 => \idx131_fu_30_reg[2]_4\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_CS_fsm_reg[0]\(1),
      O => \idx131_fu_30_reg[2]\
    );
grp_ClefiaDecrypt_fu_210_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBFAAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg[0]\(2),
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_ready,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      I4 => ap_done_cache,
      I5 => grp_ClefiaDecrypt_fu_210_ap_start_reg,
      O => \ap_CS_fsm_reg[9]\
    );
\idx131_fu_30[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF00DF0"
    )
        port map (
      I0 => \idx131_fu_30_reg[2]_2\,
      I1 => \idx131_fu_30_reg[2]_3\,
      I2 => \idx131_fu_30_reg[2]_4\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx131_fu_30_reg[2]_1\
    );
\idx131_fu_30[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A6A"
    )
        port map (
      I0 => \idx131_fu_30_reg[2]_3\,
      I1 => \idx131_fu_30_reg[2]_4\,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \idx131_fu_30_reg[1]\
    );
\idx131_fu_30[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA6AAA"
    )
        port map (
      I0 => \idx131_fu_30_reg[2]_2\,
      I1 => \idx131_fu_30_reg[2]_3\,
      I2 => \idx131_fu_30_reg[2]_4\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx131_fu_30_reg[2]_0\
    );
int_ap_start_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[16]\(0),
      I1 => Q(2),
      O => \^ap_done\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx127_fu_30_reg[2]\ : out STD_LOGIC;
    \idx127_fu_30_reg[2]_0\ : out STD_LOGIC;
    \idx127_fu_30_reg[2]_1\ : out STD_LOGIC;
    \idx127_fu_30_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg : in STD_LOGIC;
    \idx127_fu_30_reg[2]_2\ : in STD_LOGIC;
    \idx127_fu_30_reg[2]_3\ : in STD_LOGIC;
    \idx127_fu_30_reg[2]_4\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__40_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__37_n_0\ : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_ready : STD_LOGIC;
  signal idx127_fu_300 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_2__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_2__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \idx127_fu_30[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx127_fu_30[2]_i_1\ : label is "soft_lutpair47";
begin
\ap_CS_fsm[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAABAA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(1),
      I4 => idx127_fu_300,
      O => D(0)
    );
\ap_CS_fsm[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FD00"
    )
        port map (
      I0 => \idx127_fu_30_reg[2]_2\,
      I1 => \idx127_fu_30_reg[2]_3\,
      I2 => \idx127_fu_30_reg[2]_4\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      I4 => ap_loop_init_int,
      O => idx127_fu_300
    );
\ap_CS_fsm[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C8"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_ready,
      I1 => Q(1),
      I2 => ap_done_cache,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      O => D(1)
    );
\ap_CS_fsm[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      I2 => \idx127_fu_30_reg[2]_4\,
      I3 => \idx127_fu_30_reg[2]_3\,
      I4 => \idx127_fu_30_reg[2]_2\,
      O => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_ready
    );
\ap_done_cache_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx127_fu_30_reg[2]_4\,
      I2 => \idx127_fu_30_reg[2]_3\,
      I3 => \idx127_fu_30_reg[2]_2\,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__40_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__40_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF555D5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \idx127_fu_30_reg[2]_2\,
      I2 => \idx127_fu_30_reg[2]_3\,
      I3 => \idx127_fu_30_reg[2]_4\,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__37_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__37_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FD00"
    )
        port map (
      I0 => \idx127_fu_30_reg[2]_2\,
      I1 => \idx127_fu_30_reg[2]_3\,
      I2 => \idx127_fu_30_reg[2]_4\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(0),
      O => \idx127_fu_30_reg[2]\
    );
\idx127_fu_30[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF00DF0"
    )
        port map (
      I0 => \idx127_fu_30_reg[2]_2\,
      I1 => \idx127_fu_30_reg[2]_3\,
      I2 => \idx127_fu_30_reg[2]_4\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx127_fu_30_reg[2]_1\
    );
\idx127_fu_30[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A6A"
    )
        port map (
      I0 => \idx127_fu_30_reg[2]_3\,
      I1 => \idx127_fu_30_reg[2]_4\,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \idx127_fu_30_reg[1]\
    );
\idx127_fu_30[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA6AAA"
    )
        port map (
      I0 => \idx127_fu_30_reg[2]_2\,
      I1 => \idx127_fu_30_reg[2]_3\,
      I2 => \idx127_fu_30_reg[2]_4\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx127_fu_30_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \idx101_fu_50_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_38 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_38 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__35_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__32_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx101_fu_50[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \idx101_fu_50[1]_i_1\ : label is "soft_lutpair44";
begin
\ap_CS_fsm[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__35_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__35_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__32_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__32_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\idx101_fu_50[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DADADA"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(0),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \idx101_fu_50_reg[0]\
    );
\idx101_fu_50[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(0),
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(1),
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg,
      I4 => ap_loop_init_int,
      O => ap_enable_reg_pp0_iter1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39 is
  port (
    idx_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx_fu_30_reg[3]\ : in STD_LOGIC;
    \idx_fu_30_reg[3]_0\ : in STD_LOGIC;
    \idx_fu_30_reg[3]_1\ : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_fu_210_ap_start_reg : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__33_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__30_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__33\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__30\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \idx_fu_30[0]_i_1__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_2__1\ : label is "soft_lutpair40";
begin
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F888F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_fu_210_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[2]\,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg[2]\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__33_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__33_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_CS_fsm_reg[2]\,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg,
      I3 => \idx_fu_30_reg[3]_1\,
      I4 => \idx_fu_30_reg[3]_0\,
      I5 => \idx_fu_30_reg[3]\,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[2]\,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__30_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__30_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8888F8FF8888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaDecrypt_fu_210_ap_start_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg_0,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg,
      I4 => \ap_CS_fsm_reg[2]\,
      I5 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[0]\
    );
\idx_fu_30[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_fu_30_reg[3]_0\,
      O => add_ln117_fu_74_p2(0)
    );
\idx_fu_30[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_fu_30_reg[3]_0\,
      I2 => \idx_fu_30_reg[3]_1\,
      O => add_ln117_fu_74_p2(1)
    );
\idx_fu_30[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_fu_30_reg[3]_0\,
      I1 => \idx_fu_30_reg[3]_1\,
      I2 => ap_loop_init_int,
      I3 => \idx_fu_30_reg[3]\,
      O => add_ln117_fu_74_p2(2)
    );
\idx_fu_30[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF0000"
    )
        port map (
      I0 => \idx_fu_30_reg[3]\,
      I1 => \idx_fu_30_reg[3]_0\,
      I2 => \idx_fu_30_reg[3]_1\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg,
      I4 => \ap_CS_fsm_reg[2]\,
      I5 => ap_loop_init_int,
      O => idx_fu_300
    );
\idx_fu_30[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx_fu_30_reg[3]_1\,
      I1 => \idx_fu_30_reg[3]_0\,
      I2 => \idx_fu_30_reg[3]\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg,
      O => add_ln117_fu_74_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_4 is
  port (
    add_ln124_fu_109_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    idx_i29_fu_400 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]\ : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]_0\ : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]_1\ : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]_2\ : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]_3\ : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg : in STD_LOGIC;
    ap_NS_fsm111_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_4 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_4 is
  signal \ap_CS_fsm[9]_i_2_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_0\ : STD_LOGIC;
  signal \idx_i29_fu_40[4]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_1 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[4]_i_4\ : label is "soft_lutpair182";
begin
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFBAA"
    )
        port map (
      I0 => ap_NS_fsm111_out,
      I1 => ap_done_cache,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808880"
    )
        port map (
      I0 => Q(0),
      I1 => trunc_ln374_reg_287,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      O => D(1)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => trunc_ln374_reg_287,
      I1 => Q(0),
      I2 => \ap_CS_fsm[9]_i_2_n_0\,
      I3 => \ap_CS_fsm_reg[9]\,
      I4 => Q(1),
      O => D(2)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm[9]_i_2_n_0\
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg_0,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__3_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => ap_NS_fsm111_out,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg_0,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I3 => ap_loop_init_int,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg
    );
\idx_i29_fu_40[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i29_fu_40_reg[4]_1\,
      O => add_ln124_fu_109_p2(0)
    );
\idx_i29_fu_40[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i29_fu_40_reg[4]_1\,
      I2 => \idx_i29_fu_40_reg[4]_0\,
      O => add_ln124_fu_109_p2(1)
    );
\idx_i29_fu_40[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]_1\,
      I1 => \idx_i29_fu_40_reg[4]_0\,
      I2 => ap_loop_init_int,
      I3 => \idx_i29_fu_40_reg[4]_2\,
      O => add_ln124_fu_109_p2(2)
    );
\idx_i29_fu_40[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]_0\,
      I1 => \idx_i29_fu_40_reg[4]_1\,
      I2 => \idx_i29_fu_40_reg[4]_2\,
      I3 => ap_loop_init_int,
      I4 => \idx_i29_fu_40_reg[4]\,
      O => add_ln124_fu_109_p2(3)
    );
\idx_i29_fu_40[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I2 => ap_loop_init_int,
      O => idx_i29_fu_400
    );
\idx_i29_fu_40[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]\,
      I1 => \idx_i29_fu_40_reg[4]_0\,
      I2 => \idx_i29_fu_40_reg[4]_1\,
      I3 => \idx_i29_fu_40_reg[4]_2\,
      I4 => \idx_i29_fu_40[4]_i_4_n_0\,
      I5 => \idx_i29_fu_40_reg[4]_3\,
      O => add_ln124_fu_109_p2(4)
    );
\idx_i29_fu_40[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      O => \idx_i29_fu_40[4]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_40 is
  port (
    idx123_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx123_fu_30_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx123_fu_30_reg[3]_0\ : in STD_LOGIC;
    \idx123_fu_30_reg[3]_1\ : in STD_LOGIC;
    \idx123_fu_30_reg[3]_2\ : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_40 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_40 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__39_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__36_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__36\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \idx123_fu_30[0]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \idx123_fu_30[2]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \idx123_fu_30[3]_i_2__0\ : label is "soft_lutpair38";
begin
\ap_CS_fsm[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__39_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__39_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_reg,
      I3 => \idx123_fu_30_reg[3]_2\,
      I4 => \idx123_fu_30_reg[3]_1\,
      I5 => \idx123_fu_30_reg[3]_0\,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__36_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__36_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0B0"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_reg_0,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      O => \idx123_fu_30_reg[3]\
    );
\idx123_fu_30[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx123_fu_30_reg[3]_1\,
      O => add_ln117_fu_74_p2(0)
    );
\idx123_fu_30[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx123_fu_30_reg[3]_1\,
      I2 => \idx123_fu_30_reg[3]_2\,
      O => add_ln117_fu_74_p2(1)
    );
\idx123_fu_30[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx123_fu_30_reg[3]_1\,
      I1 => \idx123_fu_30_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx123_fu_30_reg[3]_0\,
      O => add_ln117_fu_74_p2(2)
    );
\idx123_fu_30[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF0000"
    )
        port map (
      I0 => \idx123_fu_30_reg[3]_0\,
      I1 => \idx123_fu_30_reg[3]_1\,
      I2 => \idx123_fu_30_reg[3]_2\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_reg,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg,
      I5 => ap_loop_init_int,
      O => idx123_fu_300
    );
\idx123_fu_30[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx123_fu_30_reg[3]_2\,
      I1 => \idx123_fu_30_reg[3]_1\,
      I2 => \idx123_fu_30_reg[3]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_reg,
      O => add_ln117_fu_74_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41 is
  port (
    idx119_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx119_fu_30_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx119_fu_30_reg[3]_0\ : in STD_LOGIC;
    \idx119_fu_30_reg[3]_1\ : in STD_LOGIC;
    \idx119_fu_30_reg[3]_2\ : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__38_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__35_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__35\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \idx119_fu_30[0]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \idx119_fu_30[2]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \idx119_fu_30[3]_i_2__0\ : label is "soft_lutpair35";
begin
\ap_CS_fsm[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__38_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__38_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_reg,
      I3 => \idx119_fu_30_reg[3]_2\,
      I4 => \idx119_fu_30_reg[3]_1\,
      I5 => \idx119_fu_30_reg[3]_0\,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__35_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__35_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0B0"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_reg_0,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      O => \idx119_fu_30_reg[3]\
    );
\idx119_fu_30[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx119_fu_30_reg[3]_1\,
      O => add_ln117_fu_74_p2(0)
    );
\idx119_fu_30[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx119_fu_30_reg[3]_1\,
      I2 => \idx119_fu_30_reg[3]_2\,
      O => add_ln117_fu_74_p2(1)
    );
\idx119_fu_30[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx119_fu_30_reg[3]_1\,
      I1 => \idx119_fu_30_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx119_fu_30_reg[3]_0\,
      O => add_ln117_fu_74_p2(2)
    );
\idx119_fu_30[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF0000"
    )
        port map (
      I0 => \idx119_fu_30_reg[3]_0\,
      I1 => \idx119_fu_30_reg[3]_1\,
      I2 => \idx119_fu_30_reg[3]_2\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_reg,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg,
      I5 => ap_loop_init_int,
      O => idx119_fu_300
    );
\idx119_fu_30[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx119_fu_30_reg[3]_2\,
      I1 => \idx119_fu_30_reg[3]_1\,
      I2 => \idx119_fu_30_reg[3]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_reg,
      O => add_ln117_fu_74_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42 is
  port (
    idx105_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx105_fu_30_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx105_fu_30_reg[3]_0\ : in STD_LOGIC;
    \idx105_fu_30_reg[3]_1\ : in STD_LOGIC;
    \idx105_fu_30_reg[3]_2\ : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42 is
  signal \ap_CS_fsm[9]_i_2__2_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__36_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__33_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__36\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__33\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \idx105_fu_30[0]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \idx105_fu_30[2]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \idx105_fu_30[3]_i_2__0\ : label is "soft_lutpair32";
begin
\ap_CS_fsm[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg,
      I2 => Q(1),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => Q(1),
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \ap_CS_fsm_reg[8]\,
      O => D(1)
    );
\ap_CS_fsm[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm[9]_i_2__2_n_0\,
      I2 => \ap_CS_fsm_reg[8]\,
      I3 => \ap_CS_fsm_reg[9]\,
      I4 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[9]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg,
      I3 => Q(1),
      O => \ap_CS_fsm[9]_i_2__2_n_0\
    );
\ap_done_cache_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__36_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__36_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_reg,
      I3 => \idx105_fu_30_reg[3]_2\,
      I4 => \idx105_fu_30_reg[3]_1\,
      I5 => \idx105_fu_30_reg[3]_0\,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__33_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__33_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0B0"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_reg_0,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      O => \idx105_fu_30_reg[3]\
    );
\idx105_fu_30[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx105_fu_30_reg[3]_1\,
      O => add_ln117_fu_74_p2(0)
    );
\idx105_fu_30[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx105_fu_30_reg[3]_1\,
      I2 => \idx105_fu_30_reg[3]_2\,
      O => add_ln117_fu_74_p2(1)
    );
\idx105_fu_30[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx105_fu_30_reg[3]_1\,
      I1 => \idx105_fu_30_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx105_fu_30_reg[3]_0\,
      O => add_ln117_fu_74_p2(2)
    );
\idx105_fu_30[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF0000"
    )
        port map (
      I0 => \idx105_fu_30_reg[3]_0\,
      I1 => \idx105_fu_30_reg[3]_1\,
      I2 => \idx105_fu_30_reg[3]_2\,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_reg,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg,
      I5 => ap_loop_init_int,
      O => idx105_fu_300
    );
\idx105_fu_30[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx105_fu_30_reg[3]_2\,
      I1 => \idx105_fu_30_reg[3]_1\,
      I2 => \idx105_fu_30_reg[3]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_reg,
      O => add_ln117_fu_74_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5 is
  port (
    \idx_i19_fu_34_reg[3]\ : out STD_LOGIC;
    idx_i19_fu_340 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    \idx_i19_fu_34_reg[1]\ : out STD_LOGIC;
    \idx_i19_fu_34_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx_i19_fu_34_reg[4]\ : in STD_LOGIC;
    \idx_i19_fu_34_reg[4]_0\ : in STD_LOGIC;
    \idx_i19_fu_34_reg[4]_1\ : in STD_LOGIC;
    \idx_i19_fu_34_reg[4]_2\ : in STD_LOGIC;
    \idx_i19_fu_34_reg[4]_3\ : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5 is
  signal \ap_CS_fsm[10]_i_3_n_0\ : STD_LOGIC;
  signal ap_done_cache_0 : STD_LOGIC;
  signal \ap_done_cache_i_1__7_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_0\ : STD_LOGIC;
  signal \^grp_clefiadoubleswap_1_fu_157_ap_start_reg0\ : STD_LOGIC;
  signal \idx_i19_fu_34[4]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__7\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__5\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__6\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_1 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[4]_i_4\ : label is "soft_lutpair176";
begin
  grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 <= \^grp_clefiadoubleswap_1_fu_157_ap_start_reg0\;
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFD5D0D0"
    )
        port map (
      I0 => trunc_ln374_reg_287,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_0,
      I2 => Q(2),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => Q(0),
      I5 => \ap_CS_fsm[10]_i_3_n_0\,
      O => \^grp_clefiadoubleswap_1_fu_157_ap_start_reg0\
    );
\ap_CS_fsm[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => ap_done_cache_0,
      I1 => Q(2),
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(0),
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      O => \ap_CS_fsm[10]_i_3_n_0\
    );
\ap_CS_fsm[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400040"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_0,
      I1 => trunc_ln374_reg_287,
      I2 => Q(2),
      I3 => ap_done_cache_0,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_done_cache_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I2 => ap_done_cache_0,
      O => \ap_done_cache_i_1__7_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__7_n_0\,
      Q => ap_done_cache_0,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg_0,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_0,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__6_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^grp_clefiadoubleswap_1_fu_157_ap_start_reg0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0,
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      O => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg
    );
\idx_i19_fu_34[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i19_fu_34_reg[4]_1\,
      O => ap_loop_init_int_reg_1
    );
\idx_i19_fu_34[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i19_fu_34_reg[4]_1\,
      I2 => \idx_i19_fu_34_reg[4]_0\,
      O => ap_loop_init_int_reg_0
    );
\idx_i19_fu_34[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i19_fu_34_reg[4]_1\,
      I1 => \idx_i19_fu_34_reg[4]_0\,
      I2 => ap_loop_init_int,
      I3 => \idx_i19_fu_34_reg[4]_2\,
      O => \idx_i19_fu_34_reg[0]\
    );
\idx_i19_fu_34[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx_i19_fu_34_reg[4]_0\,
      I1 => \idx_i19_fu_34_reg[4]_1\,
      I2 => \idx_i19_fu_34_reg[4]_2\,
      I3 => ap_loop_init_int,
      I4 => \idx_i19_fu_34_reg[4]\,
      O => \idx_i19_fu_34_reg[1]\
    );
\idx_i19_fu_34[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I2 => ap_loop_init_int,
      O => idx_i19_fu_340
    );
\idx_i19_fu_34[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx_i19_fu_34_reg[4]\,
      I1 => \idx_i19_fu_34_reg[4]_0\,
      I2 => \idx_i19_fu_34_reg[4]_1\,
      I3 => \idx_i19_fu_34_reg[4]_2\,
      I4 => \idx_i19_fu_34[4]_i_4_n_0\,
      I5 => \idx_i19_fu_34_reg[4]_3\,
      O => \idx_i19_fu_34_reg[3]\
    );
\idx_i19_fu_34[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      O => \idx_i19_fu_34[4]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6 is
  port (
    \idx_i6_fu_40_reg[3]\ : out STD_LOGIC;
    idx_i6_fu_400 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx_i6_fu_40_reg[1]\ : out STD_LOGIC;
    \idx_i6_fu_40_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]\ : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_0\ : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_1\ : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_2\ : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_3\ : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln374_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6 is
  signal \ap_CS_fsm[13]_i_2_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_0\ : STD_LOGIC;
  signal \idx_i6_fu_40[4]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[4]_i_4\ : label is "soft_lutpair171";
begin
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00D000D000D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I2 => Q(1),
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => Q(0),
      I5 => \ap_CS_fsm_reg[11]\(0),
      O => D(0)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808880"
    )
        port map (
      I0 => Q(1),
      I1 => trunc_ln374_reg_287,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      O => D(1)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => trunc_ln374_reg_287,
      I1 => Q(1),
      I2 => \ap_CS_fsm[13]_i_2_n_0\,
      I3 => \ap_CS_fsm_reg[13]\,
      I4 => Q(2),
      O => D(2)
    );
\ap_CS_fsm[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm[13]_i_2_n_0\
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg_0,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__4_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC8C8C8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => \ap_CS_fsm_reg[11]\(0),
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg
    );
\idx_i6_fu_40[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i6_fu_40_reg[4]_1\,
      O => ap_loop_init_int_reg_1
    );
\idx_i6_fu_40[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i6_fu_40_reg[4]_1\,
      I2 => \idx_i6_fu_40_reg[4]_0\,
      O => ap_loop_init_int_reg_0
    );
\idx_i6_fu_40[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_1\,
      I1 => \idx_i6_fu_40_reg[4]_0\,
      I2 => ap_loop_init_int,
      I3 => \idx_i6_fu_40_reg[4]_2\,
      O => \idx_i6_fu_40_reg[0]\
    );
\idx_i6_fu_40[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_0\,
      I1 => \idx_i6_fu_40_reg[4]_1\,
      I2 => \idx_i6_fu_40_reg[4]_2\,
      I3 => ap_loop_init_int,
      I4 => \idx_i6_fu_40_reg[4]\,
      O => \idx_i6_fu_40_reg[1]\
    );
\idx_i6_fu_40[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I2 => ap_loop_init_int,
      O => idx_i6_fu_400
    );
\idx_i6_fu_40[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]\,
      I1 => \idx_i6_fu_40_reg[4]_0\,
      I2 => \idx_i6_fu_40_reg[4]_1\,
      I3 => \idx_i6_fu_40_reg[4]_2\,
      I4 => \idx_i6_fu_40[4]_i_4_n_0\,
      I5 => \idx_i6_fu_40_reg[4]_3\,
      O => \idx_i6_fu_40_reg[3]\
    );
\idx_i6_fu_40[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      O => \idx_i6_fu_40[4]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7 is
  port (
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    idx_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet256_fu_148_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx_fu_30_reg[4]\ : in STD_LOGIC;
    \idx_fu_30_reg[4]_0\ : in STD_LOGIC;
    \idx_fu_30_reg[4]_1\ : in STD_LOGIC;
    \idx_fu_30_reg[4]_2\ : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_0\ : STD_LOGIC;
  signal \idx_fu_30[4]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \idx_fu_30[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \idx_fu_30[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \idx_fu_30[4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \idx_fu_30[4]_i_4\ : label is "soft_lutpair165";
begin
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F888F88888888"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__1_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8888F8FF8888"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      I1 => Q(0),
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I5 => ap_loop_init_int,
      O => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg
    );
\idx_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_fu_30_reg[4]_0\,
      O => add_ln117_fu_74_p2(0)
    );
\idx_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_fu_30_reg[4]_0\,
      I2 => \idx_fu_30_reg[4]_1\,
      O => add_ln117_fu_74_p2(1)
    );
\idx_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_fu_30_reg[4]_0\,
      I1 => \idx_fu_30_reg[4]_1\,
      I2 => ap_loop_init_int,
      I3 => \idx_fu_30_reg[4]\,
      O => add_ln117_fu_74_p2(2)
    );
\idx_fu_30[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx_fu_30_reg[4]_1\,
      I1 => \idx_fu_30_reg[4]_0\,
      I2 => \idx_fu_30_reg[4]\,
      I3 => ap_loop_init_int,
      I4 => \idx_fu_30_reg[4]_2\,
      O => add_ln117_fu_74_p2(3)
    );
\idx_fu_30[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0B0"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => ap_loop_init_int,
      O => idx_fu_300
    );
\idx_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx_fu_30_reg[4]\,
      I1 => \idx_fu_30_reg[4]_0\,
      I2 => \idx_fu_30_reg[4]_1\,
      I3 => \idx_fu_30_reg[4]_2\,
      I4 => \idx_fu_30[4]_i_4_n_0\,
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
      O => add_ln117_fu_74_p2(4)
    );
\idx_fu_30[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => \idx_fu_30[4]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_8 is
  port (
    \idx31_fu_30_reg[2]\ : out STD_LOGIC;
    idx31_fu_300 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx31_fu_30_reg[1]\ : out STD_LOGIC;
    \idx31_fu_30_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    \idx31_fu_30_reg[4]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \idx31_fu_30_reg[4]_0\ : in STD_LOGIC;
    \idx31_fu_30_reg[4]_1\ : in STD_LOGIC;
    \idx31_fu_30_reg[4]_2\ : in STD_LOGIC;
    \idx31_fu_30_reg[4]_3\ : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_8 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_8 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_0\ : STD_LOGIC;
  signal \idx31_fu_30[4]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \idx31_fu_30[0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \idx31_fu_30[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \idx31_fu_30[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \idx31_fu_30[4]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \idx31_fu_30[4]_i_4\ : label is "soft_lutpair161";
begin
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5100"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_done_cache,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEEEA"
    )
        port map (
      I0 => E(0),
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      O => D(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__2_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0B0"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      O => \idx31_fu_30_reg[4]\
    );
\idx31_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx31_fu_30_reg[4]_1\,
      O => ap_loop_init_int_reg_2
    );
\idx31_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx31_fu_30_reg[4]_1\,
      I2 => \idx31_fu_30_reg[4]_2\,
      O => ap_loop_init_int_reg_1
    );
\idx31_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx31_fu_30_reg[4]_1\,
      I1 => \idx31_fu_30_reg[4]_2\,
      I2 => ap_loop_init_int,
      I3 => \idx31_fu_30_reg[4]_0\,
      O => \idx31_fu_30_reg[0]\
    );
\idx31_fu_30[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx31_fu_30_reg[4]_2\,
      I1 => \idx31_fu_30_reg[4]_1\,
      I2 => \idx31_fu_30_reg[4]_0\,
      I3 => ap_loop_init_int,
      I4 => \idx31_fu_30_reg[4]_3\,
      O => \idx31_fu_30_reg[1]\
    );
\idx31_fu_30[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0B0"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I3 => ap_loop_init_int,
      O => idx31_fu_300
    );
\idx31_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx31_fu_30_reg[4]_0\,
      I1 => \idx31_fu_30_reg[4]_1\,
      I2 => \idx31_fu_30_reg[4]_2\,
      I3 => \idx31_fu_30_reg[4]_3\,
      I4 => \idx31_fu_30[4]_i_4_n_0\,
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg,
      O => \idx31_fu_30_reg[2]\
    );
\idx31_fu_30[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      O => \idx31_fu_30[4]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_fu_210_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal idx_fu_300 : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg => \idx_fu_30_reg_n_0_[3]\,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg_0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_i_2_n_0,
      grp_ClefiaDecrypt_fu_210_ap_start_reg => grp_ClefiaDecrypt_fu_210_ap_start_reg,
      idx_fu_300 => idx_fu_300,
      \idx_fu_30_reg[3]\ => \idx_fu_30_reg_n_0_[2]\,
      \idx_fu_30_reg[3]_0\ => \idx_fu_30_reg_n_0_[0]\,
      \idx_fu_30_reg[3]_1\ => \idx_fu_30_reg_n_0_[1]\
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \idx_fu_30_reg_n_0_[1]\,
      I1 => \idx_fu_30_reg_n_0_[0]\,
      I2 => \idx_fu_30_reg_n_0_[2]\,
      O => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_i_2_n_0
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx_fu_30_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx105_fu_30_reg[3]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal idx105_fu_300 : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_reg => \idx105_fu_30_reg_n_0_[3]\,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_reg_0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_i_2_n_0,
      idx105_fu_300 => idx105_fu_300,
      \idx105_fu_30_reg[3]\ => \idx105_fu_30_reg[3]_0\,
      \idx105_fu_30_reg[3]_0\ => \idx105_fu_30_reg_n_0_[2]\,
      \idx105_fu_30_reg[3]_1\ => \idx105_fu_30_reg_n_0_[0]\,
      \idx105_fu_30_reg[3]_2\ => \idx105_fu_30_reg_n_0_[1]\
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \idx105_fu_30_reg_n_0_[1]\,
      I1 => \idx105_fu_30_reg_n_0_[0]\,
      I2 => \idx105_fu_30_reg_n_0_[2]\,
      O => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_i_2_n_0
    );
\idx105_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx105_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx105_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx105_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx105_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx105_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx105_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx105_fu_30_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx119_fu_30_reg[3]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal idx119_fu_300 : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_reg => \idx119_fu_30_reg_n_0_[3]\,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_reg_0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_i_2_n_0,
      idx119_fu_300 => idx119_fu_300,
      \idx119_fu_30_reg[3]\ => \idx119_fu_30_reg[3]_0\,
      \idx119_fu_30_reg[3]_0\ => \idx119_fu_30_reg_n_0_[2]\,
      \idx119_fu_30_reg[3]_1\ => \idx119_fu_30_reg_n_0_[0]\,
      \idx119_fu_30_reg[3]_2\ => \idx119_fu_30_reg_n_0_[1]\
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \idx119_fu_30_reg_n_0_[1]\,
      I1 => \idx119_fu_30_reg_n_0_[0]\,
      I2 => \idx119_fu_30_reg_n_0_[2]\,
      O => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_i_2_n_0
    );
\idx119_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx119_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx119_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx119_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx119_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx119_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx119_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx119_fu_30_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx123_fu_30_reg[3]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal idx123_fu_300 : STD_LOGIC;
  signal \idx123_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx123_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx123_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx123_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_40
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_reg => \idx123_fu_30_reg_n_0_[3]\,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_reg_0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_i_2_n_0,
      idx123_fu_300 => idx123_fu_300,
      \idx123_fu_30_reg[3]\ => \idx123_fu_30_reg[3]_0\,
      \idx123_fu_30_reg[3]_0\ => \idx123_fu_30_reg_n_0_[2]\,
      \idx123_fu_30_reg[3]_1\ => \idx123_fu_30_reg_n_0_[0]\,
      \idx123_fu_30_reg[3]_2\ => \idx123_fu_30_reg_n_0_[1]\
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \idx123_fu_30_reg_n_0_[1]\,
      I1 => \idx123_fu_30_reg_n_0_[0]\,
      I2 => \idx123_fu_30_reg_n_0_[2]\,
      O => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_i_2_n_0
    );
\idx123_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx123_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx123_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx123_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx123_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx123_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx123_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx123_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx123_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx123_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx123_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx123_fu_30_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__7_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter2_reg_i_1__1_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter2_reg_i_1__1\ : label is "soft_lutpair53";
begin
\ap_enable_reg_pp0_iter1_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(0),
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(1),
      O => \ap_enable_reg_pp0_iter1_i_1__7_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__7_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter2_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(0),
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(1),
      O => \ap_loop_exit_ready_pp0_iter2_reg_i_1__1_n_0\
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter2_reg_i_1__1_n_0\,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_2,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(1 downto 0) => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(1 downto 0),
      \idx97_fu_54_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_3
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(0),
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(1),
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\idx97_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(0),
      R => '0'
    );
\idx97_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_rin_address1(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__8_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter2_reg_i_1__2_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter2_reg_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg_i_1 : label is "soft_lutpair45";
begin
\ap_enable_reg_pp0_iter1_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(0),
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(1),
      O => \ap_enable_reg_pp0_iter1_i_1__8_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__8_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter2_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(0),
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(1),
      O => \ap_loop_exit_ready_pp0_iter2_reg_i_1__2_n_0\
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter2_reg_i_1__2_n_0\,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_38
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_2,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(1 downto 0) => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(1 downto 0),
      \idx101_fu_50_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_3
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg_reg(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(0),
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(1),
      I4 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\idx101_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(0),
      R => '0'
    );
\idx101_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_rin_address1(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx127_fu_30_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128 is
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal \idx127_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx127_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx127_fu_30_reg_n_0_[2]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      \idx127_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \idx127_fu_30_reg[2]\ => \idx127_fu_30_reg[2]_0\,
      \idx127_fu_30_reg[2]_0\ => flow_control_loop_pipe_sequential_init_U_n_3,
      \idx127_fu_30_reg[2]_1\ => flow_control_loop_pipe_sequential_init_U_n_4,
      \idx127_fu_30_reg[2]_2\ => \idx127_fu_30_reg_n_0_[2]\,
      \idx127_fu_30_reg[2]_3\ => \idx127_fu_30_reg_n_0_[1]\,
      \idx127_fu_30_reg[2]_4\ => \idx127_fu_30_reg_n_0_[0]\
    );
\idx127_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \idx127_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx127_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \idx127_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx127_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \idx127_fu_30_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \idx131_fu_30_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg : in STD_LOGIC;
    grp_ClefiaDecrypt_fu_210_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129 is
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal \idx131_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx131_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx131_fu_30_reg_n_0_[2]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_36
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[0]\(2 downto 0) => \ap_CS_fsm_reg[0]\(2 downto 0),
      \ap_CS_fsm_reg[16]\(1 downto 0) => \ap_CS_fsm_reg[16]\(1 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      grp_ClefiaDecrypt_fu_210_ap_start_reg => grp_ClefiaDecrypt_fu_210_ap_start_reg,
      \idx131_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_9,
      \idx131_fu_30_reg[2]\ => \idx131_fu_30_reg[2]_0\,
      \idx131_fu_30_reg[2]_0\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \idx131_fu_30_reg[2]_1\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \idx131_fu_30_reg[2]_2\ => \idx131_fu_30_reg_n_0_[2]\,
      \idx131_fu_30_reg[2]_3\ => \idx131_fu_30_reg_n_0_[1]\,
      \idx131_fu_30_reg[2]_4\ => \idx131_fu_30_reg_n_0_[0]\
    );
\idx131_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \idx131_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx131_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \idx131_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx131_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx131_fu_30_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_1_reg_126 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1 is
  signal add_ln224_1_fu_472_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \add_ln224_1_fu_472_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__6_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__6_n_3\ : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_i_2_n_0 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_i_3_n_0 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_i_4_n_0 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_n_0 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_n_1 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_n_2 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_n_3 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__6_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_1__22_n_0\ : STD_LOGIC;
  signal dec12_i_in_fu_82_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2 : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln230_reg_549 : STD_LOGIC;
  signal \icmp_ln230_reg_549[0]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_add_ln224_1_fu_472_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln224_1_fu_472_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln230_fu_489_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln230_fu_489_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln230_fu_489_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln230_fu_489_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln224_1_fu_472_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__6\ : label is 35;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln230_fu_489_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln230_fu_489_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln230_fu_489_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln230_fu_489_p2_carry__2\ : label is 11;
begin
add_ln224_1_fu_472_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln224_1_fu_472_p2_carry_n_0,
      CO(2) => add_ln224_1_fu_472_p2_carry_n_1,
      CO(1) => add_ln224_1_fu_472_p2_carry_n_2,
      CO(0) => add_ln224_1_fu_472_p2_carry_n_3,
      CYINIT => dec12_i_in_fu_82_reg(0),
      DI(3 downto 0) => dec12_i_in_fu_82_reg(4 downto 1),
      O(3 downto 0) => add_ln224_1_fu_472_p2(4 downto 1),
      S(3) => add_ln224_1_fu_472_p2_carry_i_1_n_0,
      S(2) => add_ln224_1_fu_472_p2_carry_i_2_n_0,
      S(1) => add_ln224_1_fu_472_p2_carry_i_3_n_0,
      S(0) => add_ln224_1_fu_472_p2_carry_i_4_n_0
    );
\add_ln224_1_fu_472_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln224_1_fu_472_p2_carry_n_0,
      CO(3) => \add_ln224_1_fu_472_p2_carry__0_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__0_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__0_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(8 downto 5),
      O(3 downto 0) => add_ln224_1_fu_472_p2(8 downto 5),
      S(3) => \add_ln224_1_fu_472_p2_carry__0_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__0_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__0_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__0_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(8),
      O => \add_ln224_1_fu_472_p2_carry__0_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(7),
      O => \add_ln224_1_fu_472_p2_carry__0_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(6),
      O => \add_ln224_1_fu_472_p2_carry__0_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(5),
      O => \add_ln224_1_fu_472_p2_carry__0_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__0_n_0\,
      CO(3) => \add_ln224_1_fu_472_p2_carry__1_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__1_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__1_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(12 downto 9),
      O(3 downto 0) => add_ln224_1_fu_472_p2(12 downto 9),
      S(3) => \add_ln224_1_fu_472_p2_carry__1_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__1_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__1_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__1_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(12),
      O => \add_ln224_1_fu_472_p2_carry__1_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(11),
      O => \add_ln224_1_fu_472_p2_carry__1_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(10),
      O => \add_ln224_1_fu_472_p2_carry__1_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(9),
      O => \add_ln224_1_fu_472_p2_carry__1_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__1_n_0\,
      CO(3) => \add_ln224_1_fu_472_p2_carry__2_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__2_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__2_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(16 downto 13),
      O(3 downto 0) => add_ln224_1_fu_472_p2(16 downto 13),
      S(3) => \add_ln224_1_fu_472_p2_carry__2_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__2_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__2_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__2_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(16),
      O => \add_ln224_1_fu_472_p2_carry__2_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(15),
      O => \add_ln224_1_fu_472_p2_carry__2_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(14),
      O => \add_ln224_1_fu_472_p2_carry__2_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(13),
      O => \add_ln224_1_fu_472_p2_carry__2_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__2_n_0\,
      CO(3) => \add_ln224_1_fu_472_p2_carry__3_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__3_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__3_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(20 downto 17),
      O(3 downto 0) => add_ln224_1_fu_472_p2(20 downto 17),
      S(3) => \add_ln224_1_fu_472_p2_carry__3_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__3_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__3_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__3_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(20),
      O => \add_ln224_1_fu_472_p2_carry__3_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(19),
      O => \add_ln224_1_fu_472_p2_carry__3_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(18),
      O => \add_ln224_1_fu_472_p2_carry__3_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(17),
      O => \add_ln224_1_fu_472_p2_carry__3_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__3_n_0\,
      CO(3) => \add_ln224_1_fu_472_p2_carry__4_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__4_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__4_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(24 downto 21),
      O(3 downto 0) => add_ln224_1_fu_472_p2(24 downto 21),
      S(3) => \add_ln224_1_fu_472_p2_carry__4_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__4_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__4_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__4_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(24),
      O => \add_ln224_1_fu_472_p2_carry__4_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(23),
      O => \add_ln224_1_fu_472_p2_carry__4_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(22),
      O => \add_ln224_1_fu_472_p2_carry__4_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(21),
      O => \add_ln224_1_fu_472_p2_carry__4_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__4_n_0\,
      CO(3) => \add_ln224_1_fu_472_p2_carry__5_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__5_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__5_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(28 downto 25),
      O(3 downto 0) => add_ln224_1_fu_472_p2(28 downto 25),
      S(3) => \add_ln224_1_fu_472_p2_carry__5_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__5_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__5_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__5_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(28),
      O => \add_ln224_1_fu_472_p2_carry__5_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(27),
      O => \add_ln224_1_fu_472_p2_carry__5_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(26),
      O => \add_ln224_1_fu_472_p2_carry__5_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(25),
      O => \add_ln224_1_fu_472_p2_carry__5_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_add_ln224_1_fu_472_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln224_1_fu_472_p2_carry__6_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => dec12_i_in_fu_82_reg(30 downto 29),
      O(3) => \NLW_add_ln224_1_fu_472_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln224_1_fu_472_p2(31 downto 29),
      S(3) => '0',
      S(2) => \add_ln224_1_fu_472_p2_carry__6_i_1_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__6_i_2_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__6_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(31),
      O => \add_ln224_1_fu_472_p2_carry__6_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(30),
      O => \add_ln224_1_fu_472_p2_carry__6_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(29),
      O => \add_ln224_1_fu_472_p2_carry__6_i_3_n_0\
    );
add_ln224_1_fu_472_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(4),
      O => add_ln224_1_fu_472_p2_carry_i_1_n_0
    );
add_ln224_1_fu_472_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(3),
      O => add_ln224_1_fu_472_p2_carry_i_2_n_0
    );
add_ln224_1_fu_472_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(2),
      O => add_ln224_1_fu_472_p2_carry_i_3_n_0
    );
add_ln224_1_fu_472_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(1),
      O => add_ln224_1_fu_472_p2_carry_i_4_n_0
    );
\ap_CS_fsm[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001D0000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln230_reg_549,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_CS_fsm_pp0_stage26,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__6_n_0\,
      I1 => \ap_CS_fsm[1]_i_3__6_n_0\,
      I2 => \ap_CS_fsm[1]_i_4__4_n_0\,
      I3 => \ap_CS_fsm[1]_i_5__3_n_0\,
      I4 => \ap_CS_fsm[1]_i_6__3_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101110"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \ap_CS_fsm[1]_i_7__2_n_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_CS_fsm[1]_i_2__6_n_0\
    );
\ap_CS_fsm[1]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[5]\,
      I1 => \ap_CS_fsm_reg_n_0_[6]\,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => \ap_CS_fsm_reg_n_0_[4]\,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_CS_fsm_pp0_stage7,
      O => \ap_CS_fsm[1]_i_3__6_n_0\
    );
\ap_CS_fsm[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => \ap_CS_fsm_reg_n_0_[14]\,
      I5 => \ap_CS_fsm_reg_n_0_[13]\,
      O => \ap_CS_fsm[1]_i_4__4_n_0\
    );
\ap_CS_fsm[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage17,
      I1 => \ap_CS_fsm_reg_n_0_[18]\,
      I2 => \ap_CS_fsm_reg_n_0_[15]\,
      I3 => ap_CS_fsm_pp0_stage16,
      I4 => ap_CS_fsm_pp0_stage20,
      I5 => ap_CS_fsm_pp0_stage19,
      O => \ap_CS_fsm[1]_i_5__3_n_0\
    );
\ap_CS_fsm[1]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_CS_fsm_pp0_stage24,
      I2 => ap_CS_fsm_pp0_stage21,
      I3 => ap_CS_fsm_pp0_stage22,
      I4 => ap_CS_fsm_pp0_stage26,
      I5 => ap_CS_fsm_pp0_stage25,
      O => \ap_CS_fsm[1]_i_6__3_n_0\
    );
\ap_CS_fsm[1]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln230_reg_549,
      I3 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      O => \ap_CS_fsm[1]_i_7__2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => ap_CS_fsm_pp0_stage16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage16,
      Q => ap_CS_fsm_pp0_stage17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage17,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => ap_CS_fsm_pp0_stage19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => ap_CS_fsm_pp0_stage23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage23,
      Q => ap_CS_fsm_pp0_stage24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage24,
      Q => ap_CS_fsm_pp0_stage25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => ap_CS_fsm_pp0_stage26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088AAA0008800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage26,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__6_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__6_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030308888FC30"
    )
        port map (
      I0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage26,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => icmp_ln230_reg_549,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_1__22_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_1__22_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\dec12_i_in_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => dec12_i_in_fu_82_reg(0),
      R => '0'
    );
\dec12_i_in_fu_82_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => dec12_i_in_fu_82_reg(10),
      R => '0'
    );
\dec12_i_in_fu_82_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => dec12_i_in_fu_82_reg(11),
      R => '0'
    );
\dec12_i_in_fu_82_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => dec12_i_in_fu_82_reg(12),
      R => '0'
    );
\dec12_i_in_fu_82_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => dec12_i_in_fu_82_reg(13),
      R => '0'
    );
\dec12_i_in_fu_82_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => dec12_i_in_fu_82_reg(14),
      R => '0'
    );
\dec12_i_in_fu_82_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => dec12_i_in_fu_82_reg(15),
      R => '0'
    );
\dec12_i_in_fu_82_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => dec12_i_in_fu_82_reg(16),
      R => '0'
    );
\dec12_i_in_fu_82_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => dec12_i_in_fu_82_reg(17),
      R => '0'
    );
\dec12_i_in_fu_82_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => dec12_i_in_fu_82_reg(18),
      R => '0'
    );
\dec12_i_in_fu_82_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => dec12_i_in_fu_82_reg(19),
      R => '0'
    );
\dec12_i_in_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => dec12_i_in_fu_82_reg(1),
      R => '0'
    );
\dec12_i_in_fu_82_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => dec12_i_in_fu_82_reg(20),
      R => '0'
    );
\dec12_i_in_fu_82_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => dec12_i_in_fu_82_reg(21),
      R => '0'
    );
\dec12_i_in_fu_82_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => dec12_i_in_fu_82_reg(22),
      R => '0'
    );
\dec12_i_in_fu_82_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => dec12_i_in_fu_82_reg(23),
      R => '0'
    );
\dec12_i_in_fu_82_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => dec12_i_in_fu_82_reg(24),
      R => '0'
    );
\dec12_i_in_fu_82_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => dec12_i_in_fu_82_reg(25),
      R => '0'
    );
\dec12_i_in_fu_82_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => dec12_i_in_fu_82_reg(26),
      R => '0'
    );
\dec12_i_in_fu_82_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => dec12_i_in_fu_82_reg(27),
      R => '0'
    );
\dec12_i_in_fu_82_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => dec12_i_in_fu_82_reg(28),
      R => '0'
    );
\dec12_i_in_fu_82_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => dec12_i_in_fu_82_reg(29),
      R => '0'
    );
\dec12_i_in_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => dec12_i_in_fu_82_reg(2),
      R => '0'
    );
\dec12_i_in_fu_82_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => dec12_i_in_fu_82_reg(30),
      R => '0'
    );
\dec12_i_in_fu_82_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => dec12_i_in_fu_82_reg(31),
      R => '0'
    );
\dec12_i_in_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => dec12_i_in_fu_82_reg(3),
      R => '0'
    );
\dec12_i_in_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => dec12_i_in_fu_82_reg(4),
      R => '0'
    );
\dec12_i_in_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => dec12_i_in_fu_82_reg(5),
      R => '0'
    );
\dec12_i_in_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => dec12_i_in_fu_82_reg(6),
      R => '0'
    );
\dec12_i_in_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => dec12_i_in_fu_82_reg(7),
      R => '0'
    );
\dec12_i_in_fu_82_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => dec12_i_in_fu_82_reg(8),
      R => '0'
    );
\dec12_i_in_fu_82_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_35,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => dec12_i_in_fu_82_reg(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_34
     port map (
      CO(0) => icmp_ln230_fu_489_p2,
      D(0) => D(0),
      O(3) => flow_control_loop_pipe_sequential_init_U_n_0,
      O(2) => flow_control_loop_pipe_sequential_init_U_n_1,
      O(1) => flow_control_loop_pipe_sequential_init_U_n_2,
      O(0) => flow_control_loop_pipe_sequential_init_U_n_3,
      Q(2) => ap_CS_fsm_pp0_stage26,
      Q(1) => ap_CS_fsm_pp0_stage19,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[0]\(3) => flow_control_loop_pipe_sequential_init_U_n_4,
      \ap_CS_fsm_reg[0]\(2) => flow_control_loop_pipe_sequential_init_U_n_5,
      \ap_CS_fsm_reg[0]\(1) => flow_control_loop_pipe_sequential_init_U_n_6,
      \ap_CS_fsm_reg[0]\(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      \ap_CS_fsm_reg[0]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_8,
      \ap_CS_fsm_reg[0]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[0]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_10,
      \ap_CS_fsm_reg[0]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      \ap_CS_fsm_reg[0]_1\(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      \ap_CS_fsm_reg[0]_1\(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      \ap_CS_fsm_reg[0]_1\(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      \ap_CS_fsm_reg[0]_1\(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      \ap_CS_fsm_reg[0]_2\(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      \ap_CS_fsm_reg[0]_2\(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      \ap_CS_fsm_reg[0]_2\(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      \ap_CS_fsm_reg[0]_2\(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      \ap_CS_fsm_reg[0]_3\(3) => flow_control_loop_pipe_sequential_init_U_n_20,
      \ap_CS_fsm_reg[0]_3\(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      \ap_CS_fsm_reg[0]_3\(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      \ap_CS_fsm_reg[0]_3\(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      \ap_CS_fsm_reg[0]_4\(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      \ap_CS_fsm_reg[0]_4\(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      \ap_CS_fsm_reg[0]_4\(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      \ap_CS_fsm_reg[0]_4\(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      \ap_CS_fsm_reg[0]_5\(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      \ap_CS_fsm_reg[0]_5\(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      \ap_CS_fsm_reg[0]_5\(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      \ap_CS_fsm_reg[0]_5\(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]_0\,
      \ap_CS_fsm_reg[10]_0\(0) => Q(1),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_35,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dec12_i_in_fu_82_reg(31 downto 0) => dec12_i_in_fu_82_reg(31 downto 0),
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      r_1_reg_126(2 downto 0) => r_1_reg_126(2 downto 0)
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F010F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage26,
      I4 => icmp_ln230_reg_549,
      I5 => Q(0),
      O => ap_enable_reg_pp0_iter0_reg_reg_0
    );
icmp_ln230_fu_489_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln230_fu_489_p2_carry_n_0,
      CO(2) => icmp_ln230_fu_489_p2_carry_n_1,
      CO(1) => icmp_ln230_fu_489_p2_carry_n_2,
      CO(0) => icmp_ln230_fu_489_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln230_fu_489_p2_carry_i_1_n_0,
      DI(2) => icmp_ln230_fu_489_p2_carry_i_2_n_0,
      DI(1) => icmp_ln230_fu_489_p2_carry_i_3_n_0,
      DI(0) => icmp_ln230_fu_489_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln230_fu_489_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln230_fu_489_p2_carry_i_5_n_0,
      S(2) => icmp_ln230_fu_489_p2_carry_i_6_n_0,
      S(1) => icmp_ln230_fu_489_p2_carry_i_7_n_0,
      S(0) => icmp_ln230_fu_489_p2_carry_i_8_n_0
    );
\icmp_ln230_fu_489_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln230_fu_489_p2_carry_n_0,
      CO(3) => \icmp_ln230_fu_489_p2_carry__0_n_0\,
      CO(2) => \icmp_ln230_fu_489_p2_carry__0_n_1\,
      CO(1) => \icmp_ln230_fu_489_p2_carry__0_n_2\,
      CO(0) => \icmp_ln230_fu_489_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln230_fu_489_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln230_fu_489_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln230_fu_489_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln230_fu_489_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln230_fu_489_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln230_fu_489_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln230_fu_489_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln230_fu_489_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln230_fu_489_p2_carry__0_i_8_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(14),
      I1 => add_ln224_1_fu_472_p2(15),
      O => \icmp_ln230_fu_489_p2_carry__0_i_1_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(12),
      I1 => add_ln224_1_fu_472_p2(13),
      O => \icmp_ln230_fu_489_p2_carry__0_i_2_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(10),
      I1 => add_ln224_1_fu_472_p2(11),
      O => \icmp_ln230_fu_489_p2_carry__0_i_3_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(8),
      I1 => add_ln224_1_fu_472_p2(9),
      O => \icmp_ln230_fu_489_p2_carry__0_i_4_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(14),
      I1 => add_ln224_1_fu_472_p2(15),
      O => \icmp_ln230_fu_489_p2_carry__0_i_5_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(12),
      I1 => add_ln224_1_fu_472_p2(13),
      O => \icmp_ln230_fu_489_p2_carry__0_i_6_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(10),
      I1 => add_ln224_1_fu_472_p2(11),
      O => \icmp_ln230_fu_489_p2_carry__0_i_7_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(8),
      I1 => add_ln224_1_fu_472_p2(9),
      O => \icmp_ln230_fu_489_p2_carry__0_i_8_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln230_fu_489_p2_carry__0_n_0\,
      CO(3) => \icmp_ln230_fu_489_p2_carry__1_n_0\,
      CO(2) => \icmp_ln230_fu_489_p2_carry__1_n_1\,
      CO(1) => \icmp_ln230_fu_489_p2_carry__1_n_2\,
      CO(0) => \icmp_ln230_fu_489_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln230_fu_489_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln230_fu_489_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln230_fu_489_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln230_fu_489_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln230_fu_489_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln230_fu_489_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln230_fu_489_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln230_fu_489_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln230_fu_489_p2_carry__1_i_8_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(22),
      I1 => add_ln224_1_fu_472_p2(23),
      O => \icmp_ln230_fu_489_p2_carry__1_i_1_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(20),
      I1 => add_ln224_1_fu_472_p2(21),
      O => \icmp_ln230_fu_489_p2_carry__1_i_2_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(18),
      I1 => add_ln224_1_fu_472_p2(19),
      O => \icmp_ln230_fu_489_p2_carry__1_i_3_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(16),
      I1 => add_ln224_1_fu_472_p2(17),
      O => \icmp_ln230_fu_489_p2_carry__1_i_4_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(22),
      I1 => add_ln224_1_fu_472_p2(23),
      O => \icmp_ln230_fu_489_p2_carry__1_i_5_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(20),
      I1 => add_ln224_1_fu_472_p2(21),
      O => \icmp_ln230_fu_489_p2_carry__1_i_6_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(18),
      I1 => add_ln224_1_fu_472_p2(19),
      O => \icmp_ln230_fu_489_p2_carry__1_i_7_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(16),
      I1 => add_ln224_1_fu_472_p2(17),
      O => \icmp_ln230_fu_489_p2_carry__1_i_8_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln230_fu_489_p2_carry__1_n_0\,
      CO(3) => icmp_ln230_fu_489_p2,
      CO(2) => \icmp_ln230_fu_489_p2_carry__2_n_1\,
      CO(1) => \icmp_ln230_fu_489_p2_carry__2_n_2\,
      CO(0) => \icmp_ln230_fu_489_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln230_fu_489_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln230_fu_489_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln230_fu_489_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln230_fu_489_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln230_fu_489_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln230_fu_489_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln230_fu_489_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln230_fu_489_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln230_fu_489_p2_carry__2_i_8_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(30),
      I1 => add_ln224_1_fu_472_p2(31),
      O => \icmp_ln230_fu_489_p2_carry__2_i_1_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(28),
      I1 => add_ln224_1_fu_472_p2(29),
      O => \icmp_ln230_fu_489_p2_carry__2_i_2_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(26),
      I1 => add_ln224_1_fu_472_p2(27),
      O => \icmp_ln230_fu_489_p2_carry__2_i_3_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(24),
      I1 => add_ln224_1_fu_472_p2(25),
      O => \icmp_ln230_fu_489_p2_carry__2_i_4_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(30),
      I1 => add_ln224_1_fu_472_p2(31),
      O => \icmp_ln230_fu_489_p2_carry__2_i_5_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(28),
      I1 => add_ln224_1_fu_472_p2(29),
      O => \icmp_ln230_fu_489_p2_carry__2_i_6_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(26),
      I1 => add_ln224_1_fu_472_p2(27),
      O => \icmp_ln230_fu_489_p2_carry__2_i_7_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(24),
      I1 => add_ln224_1_fu_472_p2(25),
      O => \icmp_ln230_fu_489_p2_carry__2_i_8_n_0\
    );
icmp_ln230_fu_489_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(6),
      I1 => add_ln224_1_fu_472_p2(7),
      O => icmp_ln230_fu_489_p2_carry_i_1_n_0
    );
icmp_ln230_fu_489_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(4),
      I1 => add_ln224_1_fu_472_p2(5),
      O => icmp_ln230_fu_489_p2_carry_i_2_n_0
    );
icmp_ln230_fu_489_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(2),
      I1 => add_ln224_1_fu_472_p2(3),
      O => icmp_ln230_fu_489_p2_carry_i_3_n_0
    );
icmp_ln230_fu_489_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(0),
      I1 => add_ln224_1_fu_472_p2(1),
      O => icmp_ln230_fu_489_p2_carry_i_4_n_0
    );
icmp_ln230_fu_489_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(6),
      I1 => add_ln224_1_fu_472_p2(7),
      O => icmp_ln230_fu_489_p2_carry_i_5_n_0
    );
icmp_ln230_fu_489_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(4),
      I1 => add_ln224_1_fu_472_p2(5),
      O => icmp_ln230_fu_489_p2_carry_i_6_n_0
    );
icmp_ln230_fu_489_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(2),
      I1 => add_ln224_1_fu_472_p2(3),
      O => icmp_ln230_fu_489_p2_carry_i_7_n_0
    );
icmp_ln230_fu_489_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(0),
      I1 => add_ln224_1_fu_472_p2(1),
      O => icmp_ln230_fu_489_p2_carry_i_8_n_0
    );
\icmp_ln230_reg_549[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln230_fu_489_p2,
      I1 => ap_CS_fsm_pp0_stage19,
      I2 => icmp_ln230_reg_549,
      O => \icmp_ln230_reg_549[0]_i_1_n_0\
    );
\icmp_ln230_reg_549_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln230_reg_549[0]_i_1_n_0\,
      Q => icmp_ln230_reg_549,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 is
  port (
    grp_ClefiaEncrypt_1_fu_190_pt_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_88_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal src_assign_fu_440 : STD_LOGIC;
  signal \src_assign_fu_44_reg_n_0_[0]\ : STD_LOGIC;
  signal \src_assign_fu_44_reg_n_0_[1]\ : STD_LOGIC;
  signal \src_assign_fu_44_reg_n_0_[2]\ : STD_LOGIC;
  signal \src_assign_fu_44_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_88_p2(3 downto 0) => add_ln117_fu_88_p2(3 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg => \src_assign_fu_44_reg_n_0_[3]\,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_i_2_n_0,
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0),
      src_assign_fu_440 => src_assign_fu_440,
      \src_assign_fu_44_reg[3]\ => \src_assign_fu_44_reg_n_0_[2]\,
      \src_assign_fu_44_reg[3]_0\ => \src_assign_fu_44_reg_n_0_[0]\,
      \src_assign_fu_44_reg[3]_1\ => \src_assign_fu_44_reg_n_0_[1]\
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \src_assign_fu_44_reg_n_0_[1]\,
      I1 => \src_assign_fu_44_reg_n_0_[0]\,
      I2 => \src_assign_fu_44_reg_n_0_[2]\,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_i_2_n_0
    );
\src_assign_fu_44_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => add_ln117_fu_88_p2(0),
      Q => \src_assign_fu_44_reg_n_0_[0]\,
      R => '0'
    );
\src_assign_fu_44_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => add_ln117_fu_88_p2(1),
      Q => \src_assign_fu_44_reg_n_0_[1]\,
      R => '0'
    );
\src_assign_fu_44_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => add_ln117_fu_88_p2(2),
      Q => \src_assign_fu_44_reg_n_0_[2]\,
      R => '0'
    );
\src_assign_fu_44_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => add_ln117_fu_88_p2(3),
      Q => \src_assign_fu_44_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx105_fu_30_reg[3]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal idx105_fu_300 : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg => \idx105_fu_30_reg_n_0_[3]\,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_i_2_n_0,
      idx105_fu_300 => idx105_fu_300,
      \idx105_fu_30_reg[3]\ => \idx105_fu_30_reg[3]_0\,
      \idx105_fu_30_reg[3]_0\ => \idx105_fu_30_reg_n_0_[2]\,
      \idx105_fu_30_reg[3]_1\ => \idx105_fu_30_reg_n_0_[0]\,
      \idx105_fu_30_reg[3]_2\ => \idx105_fu_30_reg_n_0_[1]\
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \idx105_fu_30_reg_n_0_[1]\,
      I1 => \idx105_fu_30_reg_n_0_[0]\,
      I2 => \idx105_fu_30_reg_n_0_[2]\,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_i_2_n_0
    );
\idx105_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx105_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx105_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx105_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx105_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx105_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx105_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx105_fu_30_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx119_fu_30_reg[3]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal idx119_fu_300 : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_32
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg => \idx119_fu_30_reg_n_0_[3]\,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_i_2_n_0,
      idx119_fu_300 => idx119_fu_300,
      \idx119_fu_30_reg[3]\ => \idx119_fu_30_reg[3]_0\,
      \idx119_fu_30_reg[3]_0\ => \idx119_fu_30_reg_n_0_[2]\,
      \idx119_fu_30_reg[3]_1\ => \idx119_fu_30_reg_n_0_[0]\,
      \idx119_fu_30_reg[3]_2\ => \idx119_fu_30_reg_n_0_[1]\
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \idx119_fu_30_reg_n_0_[1]\,
      I1 => \idx119_fu_30_reg_n_0_[0]\,
      I2 => \idx119_fu_30_reg_n_0_[2]\,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_i_2_n_0
    );
\idx119_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx119_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx119_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx119_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx119_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx119_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx119_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx119_fu_30_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx123_fu_30_reg[3]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal idx123_fu_300 : STD_LOGIC;
  signal \idx123_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx123_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx123_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx123_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_31
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg => \idx123_fu_30_reg_n_0_[3]\,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_i_2_n_0,
      idx123_fu_300 => idx123_fu_300,
      \idx123_fu_30_reg[3]\ => \idx123_fu_30_reg[3]_0\,
      \idx123_fu_30_reg[3]_0\ => \idx123_fu_30_reg_n_0_[2]\,
      \idx123_fu_30_reg[3]_1\ => \idx123_fu_30_reg_n_0_[0]\,
      \idx123_fu_30_reg[3]_2\ => \idx123_fu_30_reg_n_0_[1]\
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \idx123_fu_30_reg_n_0_[1]\,
      I1 => \idx123_fu_30_reg_n_0_[0]\,
      I2 => \idx123_fu_30_reg_n_0_[2]\,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_i_2_n_0
    );
\idx123_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx123_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx123_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx123_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx123_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx123_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx123_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx123_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx123_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx123_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx123_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx123_fu_30_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_i_1 : label is "soft_lutpair79";
begin
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1),
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1),
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_26
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_2,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0),
      \idx97_fu_46_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_3
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\idx97_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      R => '0'
    );
\idx97_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__5_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter2_reg_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_i_1 : label is "soft_lutpair71";
begin
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(0),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1),
      O => \ap_enable_reg_pp0_iter1_i_1__5_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__5_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter2_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(0),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1),
      O => \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_2,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1 downto 0),
      \idx101_fu_46_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_3
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\idx101_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(0),
      R => '0'
    );
\idx101_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx127_fu_38_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 is
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal \idx127_fu_38_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx127_fu_38_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx127_fu_38_reg_n_0_[2]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_28
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      \idx127_fu_38_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \idx127_fu_38_reg[2]\ => \idx127_fu_38_reg[2]_0\,
      \idx127_fu_38_reg[2]_0\ => flow_control_loop_pipe_sequential_init_U_n_3,
      \idx127_fu_38_reg[2]_1\ => flow_control_loop_pipe_sequential_init_U_n_4,
      \idx127_fu_38_reg[2]_2\ => \idx127_fu_38_reg_n_0_[2]\,
      \idx127_fu_38_reg[2]_3\ => \idx127_fu_38_reg_n_0_[1]\,
      \idx127_fu_38_reg[2]_4\ => \idx127_fu_38_reg_n_0_[0]\
    );
\idx127_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \idx127_fu_38_reg_n_0_[0]\,
      R => '0'
    );
\idx127_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \idx127_fu_38_reg_n_0_[1]\,
      R => '0'
    );
\idx127_fu_38_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \idx127_fu_38_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx131_fu_34_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 is
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal \idx131_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx131_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx131_fu_34_reg_n_0_[2]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_27
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[16]\(1 downto 0) => \ap_CS_fsm_reg[16]\(1 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[4]\(2 downto 0) => \ap_CS_fsm_reg[4]\(2 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      \idx131_fu_34_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \idx131_fu_34_reg[2]\ => \idx131_fu_34_reg[2]_0\,
      \idx131_fu_34_reg[2]_0\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \idx131_fu_34_reg[2]_1\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \idx131_fu_34_reg[2]_2\ => \idx131_fu_34_reg_n_0_[2]\,
      \idx131_fu_34_reg[2]_3\ => \idx131_fu_34_reg_n_0_[1]\,
      \idx131_fu_34_reg[2]_4\ => \idx131_fu_34_reg_n_0_[0]\
    );
\idx131_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx131_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx131_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \idx131_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx131_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \idx131_fu_34_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dec12_i_in_fu_80_reg[3]_0\ : in STD_LOGIC;
    \dec12_i_in_fu_80_reg[3]_1\ : in STD_LOGIC;
    \dec12_i_in_fu_80_reg[3]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 is
  signal add_ln188_1_fu_465_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \add_ln188_1_fu_465_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__6_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__6_n_3\ : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_i_2_n_0 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_i_3_n_0 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_i_4_n_0 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_n_0 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_n_1 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_n_2 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_n_3 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_1__16_n_0\ : STD_LOGIC;
  signal dec12_i_in_fu_80_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2 : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln193_reg_536 : STD_LOGIC;
  signal \icmp_ln193_reg_536[0]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_add_ln188_1_fu_465_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln188_1_fu_465_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln193_fu_482_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln193_fu_482_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln193_fu_482_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln193_fu_482_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln188_1_fu_465_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__6\ : label is 35;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln193_fu_482_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln193_fu_482_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln193_fu_482_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln193_fu_482_p2_carry__2\ : label is 11;
begin
add_ln188_1_fu_465_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln188_1_fu_465_p2_carry_n_0,
      CO(2) => add_ln188_1_fu_465_p2_carry_n_1,
      CO(1) => add_ln188_1_fu_465_p2_carry_n_2,
      CO(0) => add_ln188_1_fu_465_p2_carry_n_3,
      CYINIT => dec12_i_in_fu_80_reg(0),
      DI(3 downto 0) => dec12_i_in_fu_80_reg(4 downto 1),
      O(3 downto 0) => add_ln188_1_fu_465_p2(4 downto 1),
      S(3) => add_ln188_1_fu_465_p2_carry_i_1_n_0,
      S(2) => add_ln188_1_fu_465_p2_carry_i_2_n_0,
      S(1) => add_ln188_1_fu_465_p2_carry_i_3_n_0,
      S(0) => add_ln188_1_fu_465_p2_carry_i_4_n_0
    );
\add_ln188_1_fu_465_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln188_1_fu_465_p2_carry_n_0,
      CO(3) => \add_ln188_1_fu_465_p2_carry__0_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__0_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__0_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(8 downto 5),
      O(3 downto 0) => add_ln188_1_fu_465_p2(8 downto 5),
      S(3) => \add_ln188_1_fu_465_p2_carry__0_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__0_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__0_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__0_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(8),
      O => \add_ln188_1_fu_465_p2_carry__0_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(7),
      O => \add_ln188_1_fu_465_p2_carry__0_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(6),
      O => \add_ln188_1_fu_465_p2_carry__0_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(5),
      O => \add_ln188_1_fu_465_p2_carry__0_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__0_n_0\,
      CO(3) => \add_ln188_1_fu_465_p2_carry__1_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__1_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__1_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(12 downto 9),
      O(3 downto 0) => add_ln188_1_fu_465_p2(12 downto 9),
      S(3) => \add_ln188_1_fu_465_p2_carry__1_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__1_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__1_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__1_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(12),
      O => \add_ln188_1_fu_465_p2_carry__1_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(11),
      O => \add_ln188_1_fu_465_p2_carry__1_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(10),
      O => \add_ln188_1_fu_465_p2_carry__1_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(9),
      O => \add_ln188_1_fu_465_p2_carry__1_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__1_n_0\,
      CO(3) => \add_ln188_1_fu_465_p2_carry__2_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__2_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__2_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(16 downto 13),
      O(3 downto 0) => add_ln188_1_fu_465_p2(16 downto 13),
      S(3) => \add_ln188_1_fu_465_p2_carry__2_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__2_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__2_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__2_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(16),
      O => \add_ln188_1_fu_465_p2_carry__2_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(15),
      O => \add_ln188_1_fu_465_p2_carry__2_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(14),
      O => \add_ln188_1_fu_465_p2_carry__2_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(13),
      O => \add_ln188_1_fu_465_p2_carry__2_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__2_n_0\,
      CO(3) => \add_ln188_1_fu_465_p2_carry__3_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__3_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__3_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(20 downto 17),
      O(3 downto 0) => add_ln188_1_fu_465_p2(20 downto 17),
      S(3) => \add_ln188_1_fu_465_p2_carry__3_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__3_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__3_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__3_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(20),
      O => \add_ln188_1_fu_465_p2_carry__3_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(19),
      O => \add_ln188_1_fu_465_p2_carry__3_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(18),
      O => \add_ln188_1_fu_465_p2_carry__3_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(17),
      O => \add_ln188_1_fu_465_p2_carry__3_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__3_n_0\,
      CO(3) => \add_ln188_1_fu_465_p2_carry__4_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__4_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__4_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(24 downto 21),
      O(3 downto 0) => add_ln188_1_fu_465_p2(24 downto 21),
      S(3) => \add_ln188_1_fu_465_p2_carry__4_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__4_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__4_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__4_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(24),
      O => \add_ln188_1_fu_465_p2_carry__4_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(23),
      O => \add_ln188_1_fu_465_p2_carry__4_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(22),
      O => \add_ln188_1_fu_465_p2_carry__4_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(21),
      O => \add_ln188_1_fu_465_p2_carry__4_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__4_n_0\,
      CO(3) => \add_ln188_1_fu_465_p2_carry__5_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__5_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__5_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(28 downto 25),
      O(3 downto 0) => add_ln188_1_fu_465_p2(28 downto 25),
      S(3) => \add_ln188_1_fu_465_p2_carry__5_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__5_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__5_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__5_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(28),
      O => \add_ln188_1_fu_465_p2_carry__5_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(27),
      O => \add_ln188_1_fu_465_p2_carry__5_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(26),
      O => \add_ln188_1_fu_465_p2_carry__5_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(25),
      O => \add_ln188_1_fu_465_p2_carry__5_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_add_ln188_1_fu_465_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln188_1_fu_465_p2_carry__6_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => dec12_i_in_fu_80_reg(30 downto 29),
      O(3) => \NLW_add_ln188_1_fu_465_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln188_1_fu_465_p2(31 downto 29),
      S(3) => '0',
      S(2) => \add_ln188_1_fu_465_p2_carry__6_i_1_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__6_i_2_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__6_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(31),
      O => \add_ln188_1_fu_465_p2_carry__6_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(30),
      O => \add_ln188_1_fu_465_p2_carry__6_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(29),
      O => \add_ln188_1_fu_465_p2_carry__6_i_3_n_0\
    );
add_ln188_1_fu_465_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(4),
      O => add_ln188_1_fu_465_p2_carry_i_1_n_0
    );
add_ln188_1_fu_465_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(3),
      O => add_ln188_1_fu_465_p2_carry_i_2_n_0
    );
add_ln188_1_fu_465_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(2),
      O => add_ln188_1_fu_465_p2_carry_i_3_n_0
    );
add_ln188_1_fu_465_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(1),
      O => add_ln188_1_fu_465_p2_carry_i_4_n_0
    );
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001D0000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln193_reg_536,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_CS_fsm_pp0_stage26,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__5_n_0\,
      I1 => \ap_CS_fsm[1]_i_3__5_n_0\,
      I2 => \ap_CS_fsm[1]_i_4__3_n_0\,
      I3 => \ap_CS_fsm[1]_i_5__2_n_0\,
      I4 => \ap_CS_fsm[1]_i_6__2_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101110"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \ap_CS_fsm[1]_i_7__1_n_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_CS_fsm[1]_i_2__5_n_0\
    );
\ap_CS_fsm[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[5]\,
      I1 => \ap_CS_fsm_reg_n_0_[6]\,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => \ap_CS_fsm_reg_n_0_[4]\,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_CS_fsm_pp0_stage7,
      O => \ap_CS_fsm[1]_i_3__5_n_0\
    );
\ap_CS_fsm[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => \ap_CS_fsm_reg_n_0_[14]\,
      I5 => \ap_CS_fsm_reg_n_0_[13]\,
      O => \ap_CS_fsm[1]_i_4__3_n_0\
    );
\ap_CS_fsm[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage17,
      I1 => \ap_CS_fsm_reg_n_0_[18]\,
      I2 => \ap_CS_fsm_reg_n_0_[15]\,
      I3 => ap_CS_fsm_pp0_stage16,
      I4 => ap_CS_fsm_pp0_stage20,
      I5 => ap_CS_fsm_pp0_stage19,
      O => \ap_CS_fsm[1]_i_5__2_n_0\
    );
\ap_CS_fsm[1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_CS_fsm_pp0_stage24,
      I2 => ap_CS_fsm_pp0_stage21,
      I3 => ap_CS_fsm_pp0_stage22,
      I4 => ap_CS_fsm_pp0_stage26,
      I5 => ap_CS_fsm_pp0_stage25,
      O => \ap_CS_fsm[1]_i_6__2_n_0\
    );
\ap_CS_fsm[1]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln193_reg_536,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \ap_CS_fsm[1]_i_7__1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => ap_CS_fsm_pp0_stage16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage16,
      Q => ap_CS_fsm_pp0_stage17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage17,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => ap_CS_fsm_pp0_stage19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => ap_CS_fsm_pp0_stage23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage23,
      Q => ap_CS_fsm_pp0_stage24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage24,
      Q => ap_CS_fsm_pp0_stage25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => ap_CS_fsm_pp0_stage26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088AAA0008800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage26,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000050508888FA50"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage26,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => icmp_ln193_reg_536,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_1__16_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_1__16_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\dec12_i_in_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => dec12_i_in_fu_80_reg(0),
      R => '0'
    );
\dec12_i_in_fu_80_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => dec12_i_in_fu_80_reg(10),
      R => '0'
    );
\dec12_i_in_fu_80_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => dec12_i_in_fu_80_reg(11),
      R => '0'
    );
\dec12_i_in_fu_80_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => dec12_i_in_fu_80_reg(12),
      R => '0'
    );
\dec12_i_in_fu_80_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => dec12_i_in_fu_80_reg(13),
      R => '0'
    );
\dec12_i_in_fu_80_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => dec12_i_in_fu_80_reg(14),
      R => '0'
    );
\dec12_i_in_fu_80_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => dec12_i_in_fu_80_reg(15),
      R => '0'
    );
\dec12_i_in_fu_80_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => dec12_i_in_fu_80_reg(16),
      R => '0'
    );
\dec12_i_in_fu_80_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => dec12_i_in_fu_80_reg(17),
      R => '0'
    );
\dec12_i_in_fu_80_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => dec12_i_in_fu_80_reg(18),
      R => '0'
    );
\dec12_i_in_fu_80_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => dec12_i_in_fu_80_reg(19),
      R => '0'
    );
\dec12_i_in_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => dec12_i_in_fu_80_reg(1),
      R => '0'
    );
\dec12_i_in_fu_80_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => dec12_i_in_fu_80_reg(20),
      R => '0'
    );
\dec12_i_in_fu_80_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => dec12_i_in_fu_80_reg(21),
      R => '0'
    );
\dec12_i_in_fu_80_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => dec12_i_in_fu_80_reg(22),
      R => '0'
    );
\dec12_i_in_fu_80_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => dec12_i_in_fu_80_reg(23),
      R => '0'
    );
\dec12_i_in_fu_80_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => dec12_i_in_fu_80_reg(24),
      R => '0'
    );
\dec12_i_in_fu_80_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => dec12_i_in_fu_80_reg(25),
      R => '0'
    );
\dec12_i_in_fu_80_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => dec12_i_in_fu_80_reg(26),
      R => '0'
    );
\dec12_i_in_fu_80_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => dec12_i_in_fu_80_reg(27),
      R => '0'
    );
\dec12_i_in_fu_80_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => dec12_i_in_fu_80_reg(28),
      R => '0'
    );
\dec12_i_in_fu_80_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => dec12_i_in_fu_80_reg(29),
      R => '0'
    );
\dec12_i_in_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => dec12_i_in_fu_80_reg(2),
      R => '0'
    );
\dec12_i_in_fu_80_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => dec12_i_in_fu_80_reg(30),
      R => '0'
    );
\dec12_i_in_fu_80_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => dec12_i_in_fu_80_reg(31),
      R => '0'
    );
\dec12_i_in_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => dec12_i_in_fu_80_reg(3),
      R => '0'
    );
\dec12_i_in_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => dec12_i_in_fu_80_reg(4),
      R => '0'
    );
\dec12_i_in_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => dec12_i_in_fu_80_reg(5),
      R => '0'
    );
\dec12_i_in_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => dec12_i_in_fu_80_reg(6),
      R => '0'
    );
\dec12_i_in_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => dec12_i_in_fu_80_reg(7),
      R => '0'
    );
\dec12_i_in_fu_80_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => dec12_i_in_fu_80_reg(8),
      R => '0'
    );
\dec12_i_in_fu_80_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => dec12_i_in_fu_80_reg(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25
     port map (
      CO(0) => icmp_ln193_fu_482_p2,
      D(0) => D(0),
      O(3) => flow_control_loop_pipe_sequential_init_U_n_4,
      O(2) => flow_control_loop_pipe_sequential_init_U_n_5,
      O(1) => flow_control_loop_pipe_sequential_init_U_n_6,
      O(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      Q(2) => ap_CS_fsm_pp0_stage26,
      Q(1) => ap_CS_fsm_pp0_stage19,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]_0\,
      \ap_CS_fsm_reg[10]_0\(0) => Q(1),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_3,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dec12_i_in_fu_80_reg(31 downto 0) => dec12_i_in_fu_80_reg(31 downto 0),
      \dec12_i_in_fu_80_reg[3]_0\ => \dec12_i_in_fu_80_reg[3]_1\,
      \dec12_i_in_fu_80_reg[3]_1\ => \dec12_i_in_fu_80_reg[3]_2\,
      dec12_i_in_fu_80_reg_3_sp_1 => \dec12_i_in_fu_80_reg[3]_0\,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg(3) => flow_control_loop_pipe_sequential_init_U_n_8,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg(2) => flow_control_loop_pipe_sequential_init_U_n_9,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_10,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_0(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_1(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_1(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_1(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_2(3) => flow_control_loop_pipe_sequential_init_U_n_20,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_2(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_2(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_3(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_3(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_3(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_3(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_4(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_4(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_4(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_4(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_5(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_5(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_5(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg_5(0) => flow_control_loop_pipe_sequential_init_U_n_35
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC04CC"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage26,
      I4 => icmp_ln193_reg_536,
      I5 => Q(0),
      O => ap_enable_reg_pp0_iter0_reg_reg_0
    );
icmp_ln193_fu_482_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln193_fu_482_p2_carry_n_0,
      CO(2) => icmp_ln193_fu_482_p2_carry_n_1,
      CO(1) => icmp_ln193_fu_482_p2_carry_n_2,
      CO(0) => icmp_ln193_fu_482_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln193_fu_482_p2_carry_i_1_n_0,
      DI(2) => icmp_ln193_fu_482_p2_carry_i_2_n_0,
      DI(1) => icmp_ln193_fu_482_p2_carry_i_3_n_0,
      DI(0) => icmp_ln193_fu_482_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln193_fu_482_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln193_fu_482_p2_carry_i_5_n_0,
      S(2) => icmp_ln193_fu_482_p2_carry_i_6_n_0,
      S(1) => icmp_ln193_fu_482_p2_carry_i_7_n_0,
      S(0) => icmp_ln193_fu_482_p2_carry_i_8_n_0
    );
\icmp_ln193_fu_482_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln193_fu_482_p2_carry_n_0,
      CO(3) => \icmp_ln193_fu_482_p2_carry__0_n_0\,
      CO(2) => \icmp_ln193_fu_482_p2_carry__0_n_1\,
      CO(1) => \icmp_ln193_fu_482_p2_carry__0_n_2\,
      CO(0) => \icmp_ln193_fu_482_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln193_fu_482_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln193_fu_482_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln193_fu_482_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln193_fu_482_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln193_fu_482_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln193_fu_482_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln193_fu_482_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln193_fu_482_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln193_fu_482_p2_carry__0_i_8_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(14),
      I1 => add_ln188_1_fu_465_p2(15),
      O => \icmp_ln193_fu_482_p2_carry__0_i_1_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(12),
      I1 => add_ln188_1_fu_465_p2(13),
      O => \icmp_ln193_fu_482_p2_carry__0_i_2_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(10),
      I1 => add_ln188_1_fu_465_p2(11),
      O => \icmp_ln193_fu_482_p2_carry__0_i_3_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(8),
      I1 => add_ln188_1_fu_465_p2(9),
      O => \icmp_ln193_fu_482_p2_carry__0_i_4_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(14),
      I1 => add_ln188_1_fu_465_p2(15),
      O => \icmp_ln193_fu_482_p2_carry__0_i_5_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(12),
      I1 => add_ln188_1_fu_465_p2(13),
      O => \icmp_ln193_fu_482_p2_carry__0_i_6_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(10),
      I1 => add_ln188_1_fu_465_p2(11),
      O => \icmp_ln193_fu_482_p2_carry__0_i_7_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(8),
      I1 => add_ln188_1_fu_465_p2(9),
      O => \icmp_ln193_fu_482_p2_carry__0_i_8_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln193_fu_482_p2_carry__0_n_0\,
      CO(3) => \icmp_ln193_fu_482_p2_carry__1_n_0\,
      CO(2) => \icmp_ln193_fu_482_p2_carry__1_n_1\,
      CO(1) => \icmp_ln193_fu_482_p2_carry__1_n_2\,
      CO(0) => \icmp_ln193_fu_482_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln193_fu_482_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln193_fu_482_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln193_fu_482_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln193_fu_482_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln193_fu_482_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln193_fu_482_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln193_fu_482_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln193_fu_482_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln193_fu_482_p2_carry__1_i_8_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(22),
      I1 => add_ln188_1_fu_465_p2(23),
      O => \icmp_ln193_fu_482_p2_carry__1_i_1_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(20),
      I1 => add_ln188_1_fu_465_p2(21),
      O => \icmp_ln193_fu_482_p2_carry__1_i_2_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(18),
      I1 => add_ln188_1_fu_465_p2(19),
      O => \icmp_ln193_fu_482_p2_carry__1_i_3_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(16),
      I1 => add_ln188_1_fu_465_p2(17),
      O => \icmp_ln193_fu_482_p2_carry__1_i_4_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(22),
      I1 => add_ln188_1_fu_465_p2(23),
      O => \icmp_ln193_fu_482_p2_carry__1_i_5_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(20),
      I1 => add_ln188_1_fu_465_p2(21),
      O => \icmp_ln193_fu_482_p2_carry__1_i_6_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(18),
      I1 => add_ln188_1_fu_465_p2(19),
      O => \icmp_ln193_fu_482_p2_carry__1_i_7_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(16),
      I1 => add_ln188_1_fu_465_p2(17),
      O => \icmp_ln193_fu_482_p2_carry__1_i_8_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln193_fu_482_p2_carry__1_n_0\,
      CO(3) => icmp_ln193_fu_482_p2,
      CO(2) => \icmp_ln193_fu_482_p2_carry__2_n_1\,
      CO(1) => \icmp_ln193_fu_482_p2_carry__2_n_2\,
      CO(0) => \icmp_ln193_fu_482_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln193_fu_482_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln193_fu_482_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln193_fu_482_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln193_fu_482_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln193_fu_482_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln193_fu_482_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln193_fu_482_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln193_fu_482_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln193_fu_482_p2_carry__2_i_8_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(30),
      I1 => add_ln188_1_fu_465_p2(31),
      O => \icmp_ln193_fu_482_p2_carry__2_i_1_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(28),
      I1 => add_ln188_1_fu_465_p2(29),
      O => \icmp_ln193_fu_482_p2_carry__2_i_2_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(26),
      I1 => add_ln188_1_fu_465_p2(27),
      O => \icmp_ln193_fu_482_p2_carry__2_i_3_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(24),
      I1 => add_ln188_1_fu_465_p2(25),
      O => \icmp_ln193_fu_482_p2_carry__2_i_4_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(30),
      I1 => add_ln188_1_fu_465_p2(31),
      O => \icmp_ln193_fu_482_p2_carry__2_i_5_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(28),
      I1 => add_ln188_1_fu_465_p2(29),
      O => \icmp_ln193_fu_482_p2_carry__2_i_6_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(26),
      I1 => add_ln188_1_fu_465_p2(27),
      O => \icmp_ln193_fu_482_p2_carry__2_i_7_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(24),
      I1 => add_ln188_1_fu_465_p2(25),
      O => \icmp_ln193_fu_482_p2_carry__2_i_8_n_0\
    );
icmp_ln193_fu_482_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(6),
      I1 => add_ln188_1_fu_465_p2(7),
      O => icmp_ln193_fu_482_p2_carry_i_1_n_0
    );
icmp_ln193_fu_482_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(4),
      I1 => add_ln188_1_fu_465_p2(5),
      O => icmp_ln193_fu_482_p2_carry_i_2_n_0
    );
icmp_ln193_fu_482_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(2),
      I1 => add_ln188_1_fu_465_p2(3),
      O => icmp_ln193_fu_482_p2_carry_i_3_n_0
    );
icmp_ln193_fu_482_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(0),
      I1 => add_ln188_1_fu_465_p2(1),
      O => icmp_ln193_fu_482_p2_carry_i_4_n_0
    );
icmp_ln193_fu_482_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(6),
      I1 => add_ln188_1_fu_465_p2(7),
      O => icmp_ln193_fu_482_p2_carry_i_5_n_0
    );
icmp_ln193_fu_482_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(4),
      I1 => add_ln188_1_fu_465_p2(5),
      O => icmp_ln193_fu_482_p2_carry_i_6_n_0
    );
icmp_ln193_fu_482_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(2),
      I1 => add_ln188_1_fu_465_p2(3),
      O => icmp_ln193_fu_482_p2_carry_i_7_n_0
    );
icmp_ln193_fu_482_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(0),
      I1 => add_ln188_1_fu_465_p2(1),
      O => icmp_ln193_fu_482_p2_carry_i_8_n_0
    );
\icmp_ln193_reg_536[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln193_fu_482_p2,
      I1 => ap_CS_fsm_pp0_stage19,
      I2 => icmp_ln193_reg_536,
      O => \icmp_ln193_reg_536[0]_i_1_n_0\
    );
\icmp_ln193_reg_536_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln193_reg_536[0]_i_1_n_0\,
      Q => icmp_ln193_reg_536,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal idx_fu_300 : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg => \idx_fu_30_reg_n_0_[3]\,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg_0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_i_2_n_0,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_start_reg_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg_reg,
      idx_fu_300 => idx_fu_300,
      \idx_fu_30_reg[3]\ => \idx_fu_30_reg_n_0_[2]\,
      \idx_fu_30_reg[3]_0\ => \idx_fu_30_reg_n_0_[0]\,
      \idx_fu_30_reg[3]_1\ => \idx_fu_30_reg_n_0_[1]\
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \idx_fu_30_reg_n_0_[1]\,
      I1 => \idx_fu_30_reg_n_0_[0]\,
      I2 => \idx_fu_30_reg_n_0_[2]\,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_i_2_n_0
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx_fu_30_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx66_fu_30_reg[3]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 is
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal idx66_fu_300 : STD_LOGIC;
  signal \idx66_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx66_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx66_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx66_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_6,
      ap_loop_init_int_reg_2 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg => \idx66_fu_30_reg_n_0_[3]\,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2_n_0,
      idx66_fu_300 => idx66_fu_300,
      \idx66_fu_30_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \idx66_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_4,
      \idx66_fu_30_reg[3]\ => \idx66_fu_30_reg[3]_0\,
      \idx66_fu_30_reg[3]_0\ => \idx66_fu_30_reg_n_0_[2]\,
      \idx66_fu_30_reg[3]_1\ => \idx66_fu_30_reg_n_0_[0]\,
      \idx66_fu_30_reg[3]_2\ => \idx66_fu_30_reg_n_0_[1]\
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \idx66_fu_30_reg_n_0_[1]\,
      I1 => \idx66_fu_30_reg_n_0_[0]\,
      I2 => \idx66_fu_30_reg_n_0_[2]\,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2_n_0
    );
\idx66_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx66_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx66_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx66_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx66_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \idx66_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx66_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx66_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \idx66_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx66_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx66_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \idx66_fu_30_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 is
  signal add_ln117_fu_75_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx70_fu_300 : STD_LOGIC;
  signal \idx70_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx70_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx70_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx70_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23
     port map (
      D(0) => D(0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_75_p2(3 downto 0) => add_ln117_fu_75_p2(3 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_loop_init_int_reg_0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      idx70_fu_300 => idx70_fu_300,
      \idx70_fu_30_reg[3]\ => \idx70_fu_30_reg_n_0_[1]\,
      \idx70_fu_30_reg[3]_0\ => \idx70_fu_30_reg_n_0_[0]\,
      \idx70_fu_30_reg[3]_1\ => \idx70_fu_30_reg_n_0_[3]\,
      \idx70_fu_30_reg[3]_2\ => \idx70_fu_30_reg_n_0_[2]\
    );
\idx70_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_300,
      D => add_ln117_fu_75_p2(0),
      Q => \idx70_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx70_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_300,
      D => add_ln117_fu_75_p2(1),
      Q => \idx70_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx70_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_300,
      D => add_ln117_fu_75_p2(2),
      Q => \idx70_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx70_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_300,
      D => add_ln117_fu_75_p2(3),
      Q => \idx70_fu_30_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 is
  port (
    \icmp_ln395_reg_247_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln395_reg_247 : in STD_LOGIC;
    icmp_ln398_reg_251 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_done : in STD_LOGIC;
    \r_reg_104_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 is
  signal add_ln117_fu_77_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx86_fu_320 : STD_LOGIC;
  signal \idx86_fu_32_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx86_fu_32_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx86_fu_32_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx86_fu_32_reg_n_0_[3]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(0) => Q(0),
      add_ln117_fu_77_p2(3 downto 0) => add_ln117_fu_77_p2(3 downto 0),
      \ap_CS_fsm_reg[0]\(2 downto 0) => \ap_CS_fsm_reg[0]\(2 downto 0),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_ready => grp_ClefiaKeySet128_fu_176_ap_ready,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      grp_ClefiaKeySet192_fu_162_ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
      icmp_ln395_reg_247 => icmp_ln395_reg_247,
      \icmp_ln395_reg_247_reg[0]\ => \icmp_ln395_reg_247_reg[0]\,
      icmp_ln398_reg_251 => icmp_ln398_reg_251,
      idx86_fu_320 => idx86_fu_320,
      \idx86_fu_32_reg[3]\ => \idx86_fu_32_reg_n_0_[2]\,
      \idx86_fu_32_reg[3]_0\ => \idx86_fu_32_reg_n_0_[3]\,
      \idx86_fu_32_reg[3]_1\ => \idx86_fu_32_reg_n_0_[0]\,
      \idx86_fu_32_reg[3]_2\ => \idx86_fu_32_reg_n_0_[1]\,
      \r_reg_104_reg[1]\ => \r_reg_104_reg[1]\
    );
\idx86_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx86_fu_320,
      D => add_ln117_fu_77_p2(0),
      Q => \idx86_fu_32_reg_n_0_[0]\,
      R => '0'
    );
\idx86_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx86_fu_320,
      D => add_ln117_fu_77_p2(1),
      Q => \idx86_fu_32_reg_n_0_[1]\,
      R => '0'
    );
\idx86_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx86_fu_320,
      D => add_ln117_fu_77_p2(2),
      Q => \idx86_fu_32_reg_n_0_[2]\,
      R => '0'
    );
\idx86_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx86_fu_320,
      D => add_ln117_fu_77_p2(3),
      Q => \idx86_fu_32_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 is
  port (
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 is
  signal add_ln193_fu_439_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_1__13_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal icmp_ln197_reg_485 : STD_LOGIC;
  signal r_assign_fu_78 : STD_LOGIC;
  signal \r_assign_fu_78[3]_i_3_n_0\ : STD_LOGIC;
  signal r_assign_fu_78_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFABAAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage26,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => icmp_ln197_reg_485,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__4_n_0\,
      I1 => \ap_CS_fsm[1]_i_3__4_n_0\,
      I2 => \ap_CS_fsm[1]_i_4__2_n_0\,
      I3 => \ap_CS_fsm[1]_i_5__1_n_0\,
      I4 => \ap_CS_fsm[1]_i_6__1_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011111110101010"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => icmp_ln197_reg_485,
      I5 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm[1]_i_2__4_n_0\
    );
\ap_CS_fsm[1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => \ap_CS_fsm_reg_n_0_[6]\,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => \ap_CS_fsm_reg_n_0_[4]\,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_CS_fsm_pp0_stage7,
      O => \ap_CS_fsm[1]_i_3__4_n_0\
    );
\ap_CS_fsm[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => \ap_CS_fsm_reg_n_0_[14]\,
      I5 => ap_CS_fsm_pp0_stage13,
      O => \ap_CS_fsm[1]_i_4__2_n_0\
    );
\ap_CS_fsm[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage17,
      I1 => \ap_CS_fsm_reg_n_0_[18]\,
      I2 => \ap_CS_fsm_reg_n_0_[15]\,
      I3 => ap_CS_fsm_pp0_stage16,
      I4 => ap_CS_fsm_pp0_stage20,
      I5 => ap_CS_fsm_pp0_stage19,
      O => \ap_CS_fsm[1]_i_5__1_n_0\
    );
\ap_CS_fsm[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_CS_fsm_pp0_stage24,
      I2 => ap_CS_fsm_pp0_stage21,
      I3 => ap_CS_fsm_pp0_stage22,
      I4 => ap_CS_fsm_pp0_stage26,
      I5 => ap_CS_fsm_pp0_stage25,
      O => \ap_CS_fsm[1]_i_6__1_n_0\
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_done_reg1
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => ap_CS_fsm_pp0_stage16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage16,
      Q => ap_CS_fsm_pp0_stage17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage17,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => ap_CS_fsm_pp0_stage19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => ap_CS_fsm_pp0_stage23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage23,
      Q => ap_CS_fsm_pp0_stage24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage24,
      Q => ap_CS_fsm_pp0_stage25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => ap_CS_fsm_pp0_stage26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088AAA0008800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage26,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FA5000005050"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage26,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => icmp_ln197_reg_485,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_1__13_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_1__13_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20
     port map (
      D(0) => D(0),
      Q(1) => ap_CS_fsm_pp0_stage26,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      add_ln193_fu_439_p2(3 downto 0) => add_ln193_fu_439_p2(3 downto 0),
      \ap_CS_fsm_reg[4]\(0) => Q(1),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      icmp_ln197_reg_485 => icmp_ln197_reg_485,
      r_assign_fu_78 => r_assign_fu_78,
      r_assign_fu_78_reg(3 downto 0) => r_assign_fu_78_reg(3 downto 0),
      r_assign_fu_78_reg_0_sp_1 => \r_assign_fu_78[3]_i_3_n_0\
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F7F0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage26,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => icmp_ln197_reg_485,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I5 => Q(0),
      O => \ap_CS_fsm_reg[26]_0\
    );
\icmp_ln197_reg_485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => icmp_ln197_reg_485,
      R => '0'
    );
\r_assign_fu_78[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_assign_fu_78_reg(2),
      I1 => r_assign_fu_78_reg(0),
      I2 => r_assign_fu_78_reg(1),
      I3 => r_assign_fu_78_reg(3),
      O => \r_assign_fu_78[3]_i_3_n_0\
    );
\r_assign_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_78,
      D => add_ln193_fu_439_p2(0),
      Q => r_assign_fu_78_reg(0),
      R => '0'
    );
\r_assign_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_78,
      D => add_ln193_fu_439_p2(1),
      Q => r_assign_fu_78_reg(1),
      R => '0'
    );
\r_assign_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_78,
      D => add_ln193_fu_439_p2(2),
      Q => r_assign_fu_78_reg(2),
      R => '0'
    );
\r_assign_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_78,
      D => add_ln193_fu_439_p2(3),
      Q => r_assign_fu_78_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 is
  signal add_ln309_fu_617_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln309_reg_1504 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_reg_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_ready : STD_LOGIC;
  signal i_fu_156 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_1560 : STD_LOGIC;
  signal i_fu_156026_out : STD_LOGIC;
  signal icmp_ln309_fu_611_p2 : STD_LOGIC;
  signal \icmp_ln309_reg_1500_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__1\ : label is "soft_lutpair103";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
\add_ln309_reg_1504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_ln309_fu_617_p2(0),
      Q => add_ln309_reg_1504(0),
      R => '0'
    );
\add_ln309_reg_1504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_ln309_fu_617_p2(1),
      Q => add_ln309_reg_1504(1),
      R => '0'
    );
\add_ln309_reg_1504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_ln309_fu_617_p2(2),
      Q => add_ln309_reg_1504(2),
      R => '0'
    );
\add_ln309_reg_1504_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_ln309_fu_617_p2(3),
      Q => add_ln309_reg_1504(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAE"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_ready,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage15,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_ready
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__3_n_0\,
      I1 => \ap_CS_fsm[1]_i_3__3_n_0\,
      I2 => \ap_CS_fsm[1]_i_4__1_n_0\,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_CS_fsm_pp0_stage7,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage5,
      I4 => ap_CS_fsm_pp0_stage13,
      I5 => ap_CS_fsm_pp0_stage14,
      O => \ap_CS_fsm[1]_i_2__3_n_0\
    );
\ap_CS_fsm[1]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage6,
      I1 => ap_CS_fsm_pp0_stage8,
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => ap_CS_fsm_pp0_stage4,
      O => \ap_CS_fsm[1]_i_3__3_n_0\
    );
\ap_CS_fsm[1]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => ap_CS_fsm_pp0_stage9,
      O => \ap_CS_fsm[1]_i_4__1_n_0\
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => ap_CS_fsm_pp0_stage14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage14,
      Q => ap_CS_fsm_pp0_stage15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => ap_CS_fsm_pp0_stage6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage6,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20222000A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_pp0_stage7,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => \ap_enable_reg_pp0_iter0_reg_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_reg_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45C00000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage15,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => i_fu_1560,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_init_int_reg_0(2) => ap_CS_fsm_pp0_stage15,
      ap_loop_init_int_reg_0(1) => ap_CS_fsm_pp0_stage7,
      ap_loop_init_int_reg_0(0) => ap_CS_fsm_pp0_stage0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_ready,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      \i_fu_156_reg[3]\(3 downto 0) => add_ln309_fu_617_p2(3 downto 0),
      icmp_ln309_fu_611_p2 => icmp_ln309_fu_611_p2,
      \icmp_ln309_reg_1500_reg[0]\(3 downto 0) => i_fu_156(3 downto 0)
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFAAAAFFFFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage7,
      O => \ap_CS_fsm_reg[6]_0\
    );
\i_fu_156[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => i_fu_156026_out
    );
\i_fu_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_156026_out,
      D => add_ln309_reg_1504(0),
      Q => i_fu_156(0),
      R => i_fu_1560
    );
\i_fu_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_156026_out,
      D => add_ln309_reg_1504(1),
      Q => i_fu_156(1),
      R => i_fu_1560
    );
\i_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_156026_out,
      D => add_ln309_reg_1504(2),
      Q => i_fu_156(2),
      R => i_fu_1560
    );
\i_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_156026_out,
      D => add_ln309_reg_1504(3),
      Q => i_fu_156(3),
      R => i_fu_1560
    );
\icmp_ln309_reg_1500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln309_fu_611_p2,
      Q => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal idx37_fu_300 : STD_LOGIC;
  signal \idx37_fu_30[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx37_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx37_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx37_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx37_fu_30_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx37_fu_30_reg_n_0_[4]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_17
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(4 downto 0) => add_ln117_fu_74_p2(4 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_6,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg => \idx37_fu_30_reg_n_0_[4]\,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0 => \idx37_fu_30[4]_i_3_n_0\,
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      idx37_fu_300 => idx37_fu_300,
      \idx37_fu_30_reg[4]\ => \idx37_fu_30_reg_n_0_[2]\,
      \idx37_fu_30_reg[4]_0\ => \idx37_fu_30_reg_n_0_[0]\,
      \idx37_fu_30_reg[4]_1\ => \idx37_fu_30_reg_n_0_[1]\,
      \idx37_fu_30_reg[4]_2\ => \idx37_fu_30_reg_n_0_[3]\
    );
\idx37_fu_30[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \idx37_fu_30_reg_n_0_[2]\,
      I1 => \idx37_fu_30_reg_n_0_[0]\,
      I2 => \idx37_fu_30_reg_n_0_[1]\,
      I3 => \idx37_fu_30_reg_n_0_[3]\,
      O => \idx37_fu_30[4]_i_3_n_0\
    );
\idx37_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx37_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx37_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx37_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx37_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx37_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx37_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx37_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx37_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx37_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx37_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx37_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\idx37_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx37_fu_300,
      D => add_ln117_fu_74_p2(4),
      Q => \idx37_fu_30_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx51_fu_30_reg[4]_0\ : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 is
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal idx51_fu_300 : STD_LOGIC;
  signal \idx51_fu_30[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx51_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx51_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx51_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx51_fu_30_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx51_fu_30_reg_n_0_[4]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_2,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_loop_init_int_reg_2 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg => \idx51_fu_30_reg_n_0_[4]\,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0 => \idx51_fu_30[4]_i_3_n_0\,
      idx51_fu_300 => idx51_fu_300,
      \idx51_fu_30_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \idx51_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \idx51_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_0,
      \idx51_fu_30_reg[4]\ => \idx51_fu_30_reg[4]_0\,
      \idx51_fu_30_reg[4]_0\ => \idx51_fu_30_reg_n_0_[2]\,
      \idx51_fu_30_reg[4]_1\ => \idx51_fu_30_reg_n_0_[0]\,
      \idx51_fu_30_reg[4]_2\ => \idx51_fu_30_reg_n_0_[1]\,
      \idx51_fu_30_reg[4]_3\ => \idx51_fu_30_reg_n_0_[3]\
    );
\idx51_fu_30[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \idx51_fu_30_reg_n_0_[2]\,
      I1 => \idx51_fu_30_reg_n_0_[0]\,
      I2 => \idx51_fu_30_reg_n_0_[1]\,
      I3 => \idx51_fu_30_reg_n_0_[3]\,
      O => \idx51_fu_30[4]_i_3_n_0\
    );
\idx51_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx51_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \idx51_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx51_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx51_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx51_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx51_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx51_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \idx51_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx51_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx51_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \idx51_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\idx51_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx51_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => \idx51_fu_30_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 is
  signal add_ln124_fu_90_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx_i_fu_340 : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[3]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_11
     port map (
      D(0) => D(0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln124_fu_90_p2(3 downto 0) => add_ln124_fu_90_p2(3 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_init_int_reg_0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      idx_i_fu_340 => idx_i_fu_340,
      \idx_i_fu_34_reg[3]\ => \idx_i_fu_34_reg_n_0_[1]\,
      \idx_i_fu_34_reg[3]_0\ => \idx_i_fu_34_reg_n_0_[0]\,
      \idx_i_fu_34_reg[3]_1\ => \idx_i_fu_34_reg_n_0_[3]\,
      \idx_i_fu_34_reg[3]_2\ => \idx_i_fu_34_reg_n_0_[2]\
    );
\idx_i_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(0),
      Q => \idx_i_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(1),
      Q => \idx_i_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(2),
      Q => \idx_i_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(3),
      Q => \idx_i_fu_34_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg : in STD_LOGIC;
    ap_NS_fsm112_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    trunc_ln341_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 is
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready : STD_LOGIC;
  signal idx_i6_fu_400 : STD_LOGIC;
  signal \idx_i6_fu_40[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[4]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_16
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]\,
      ap_NS_fsm112_out => ap_NS_fsm112_out,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_9,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg_0 => \idx_i6_fu_40[4]_i_3__0_n_0\,
      idx_i6_fu_400 => idx_i6_fu_400,
      \idx_i6_fu_40_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \idx_i6_fu_40_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \idx_i6_fu_40_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_0,
      \idx_i6_fu_40_reg[4]\ => \idx_i6_fu_40_reg_n_0_[3]\,
      \idx_i6_fu_40_reg[4]_0\ => \idx_i6_fu_40_reg_n_0_[1]\,
      \idx_i6_fu_40_reg[4]_1\ => \idx_i6_fu_40_reg_n_0_[0]\,
      \idx_i6_fu_40_reg[4]_2\ => \idx_i6_fu_40_reg_n_0_[2]\,
      \idx_i6_fu_40_reg[4]_3\ => \idx_i6_fu_40_reg_n_0_[4]\,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
\idx_i6_fu_40[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \idx_i6_fu_40_reg_n_0_[0]\,
      I1 => \idx_i6_fu_40_reg_n_0_[3]\,
      I2 => \idx_i6_fu_40_reg_n_0_[4]\,
      I3 => \idx_i6_fu_40_reg_n_0_[2]\,
      I4 => \idx_i6_fu_40_reg_n_0_[1]\,
      O => \idx_i6_fu_40[4]_i_3__0_n_0\
    );
\idx_i6_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \idx_i6_fu_40_reg_n_0_[0]\,
      R => '0'
    );
\idx_i6_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \idx_i6_fu_40_reg_n_0_[1]\,
      R => '0'
    );
\idx_i6_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx_i6_fu_40_reg_n_0_[2]\,
      R => '0'
    );
\idx_i6_fu_40_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \idx_i6_fu_40_reg_n_0_[3]\,
      R => '0'
    );
\idx_i6_fu_40_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => \idx_i6_fu_40_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 is
  port (
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg : in STD_LOGIC;
    trunc_ln341_reg_287 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 is
  signal ap_loop_exit_ready_pp0_iter1_reg_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready : STD_LOGIC;
  signal idx_i19_fu_340 : STD_LOGIC;
  signal \idx_i19_fu_34[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[4]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg_0,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_0 => ap_loop_exit_ready_pp0_iter1_reg_0,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_rst_n => ap_rst_n,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg_0 => \idx_i19_fu_34[4]_i_3__0_n_0\,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      idx_i19_fu_340 => idx_i19_fu_340,
      \idx_i19_fu_34_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \idx_i19_fu_34_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \idx_i19_fu_34_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_0,
      \idx_i19_fu_34_reg[4]\ => \idx_i19_fu_34_reg_n_0_[3]\,
      \idx_i19_fu_34_reg[4]_0\ => \idx_i19_fu_34_reg_n_0_[1]\,
      \idx_i19_fu_34_reg[4]_1\ => \idx_i19_fu_34_reg_n_0_[0]\,
      \idx_i19_fu_34_reg[4]_2\ => \idx_i19_fu_34_reg_n_0_[2]\,
      \idx_i19_fu_34_reg[4]_3\ => \idx_i19_fu_34_reg_n_0_[4]\,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
\idx_i19_fu_34[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \idx_i19_fu_34_reg_n_0_[0]\,
      I1 => \idx_i19_fu_34_reg_n_0_[3]\,
      I2 => \idx_i19_fu_34_reg_n_0_[4]\,
      I3 => \idx_i19_fu_34_reg_n_0_[2]\,
      I4 => \idx_i19_fu_34_reg_n_0_[1]\,
      O => \idx_i19_fu_34[4]_i_3__0_n_0\
    );
\idx_i19_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \idx_i19_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i19_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx_i19_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i19_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \idx_i19_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i19_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \idx_i19_fu_34_reg_n_0_[3]\,
      R => '0'
    );
\idx_i19_fu_34_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => \idx_i19_fu_34_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln341_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 is
  signal add_ln124_fu_109_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready : STD_LOGIC;
  signal idx_i29_fu_400 : STD_LOGIC;
  signal \idx_i29_fu_40[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[4]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_14
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      add_ln124_fu_109_p2(4 downto 0) => add_ln124_fu_109_p2(4 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg_0 => \idx_i29_fu_40[4]_i_3__0_n_0\,
      idx_i29_fu_400 => idx_i29_fu_400,
      \idx_i29_fu_40_reg[4]\ => \idx_i29_fu_40_reg_n_0_[3]\,
      \idx_i29_fu_40_reg[4]_0\ => \idx_i29_fu_40_reg_n_0_[1]\,
      \idx_i29_fu_40_reg[4]_1\ => \idx_i29_fu_40_reg_n_0_[0]\,
      \idx_i29_fu_40_reg[4]_2\ => \idx_i29_fu_40_reg_n_0_[2]\,
      \idx_i29_fu_40_reg[4]_3\ => \idx_i29_fu_40_reg_n_0_[4]\,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
\idx_i29_fu_40[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \idx_i29_fu_40_reg_n_0_[0]\,
      I1 => \idx_i29_fu_40_reg_n_0_[3]\,
      I2 => \idx_i29_fu_40_reg_n_0_[4]\,
      I3 => \idx_i29_fu_40_reg_n_0_[2]\,
      I4 => \idx_i29_fu_40_reg_n_0_[1]\,
      O => \idx_i29_fu_40[4]_i_3__0_n_0\
    );
\idx_i29_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(0),
      Q => \idx_i29_fu_40_reg_n_0_[0]\,
      R => '0'
    );
\idx_i29_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(1),
      Q => \idx_i29_fu_40_reg_n_0_[1]\,
      R => '0'
    );
\idx_i29_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(2),
      Q => \idx_i29_fu_40_reg_n_0_[2]\,
      R => '0'
    );
\idx_i29_fu_40_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(3),
      Q => \idx_i29_fu_40_reg_n_0_[3]\,
      R => '0'
    );
\idx_i29_fu_40_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(4),
      Q => \idx_i29_fu_40_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg : in STD_LOGIC;
    trunc_ln341_reg_287 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 is
  signal \^ap_loop_exit_ready_pp0_iter1_reg\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready : STD_LOGIC;
  signal idx_i44_fu_340 : STD_LOGIC;
  signal \idx_i44_fu_34[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[4]\ : STD_LOGIC;
begin
  ap_loop_exit_ready_pp0_iter1_reg <= \^ap_loop_exit_ready_pp0_iter1_reg\;
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready,
      Q => \^ap_loop_exit_ready_pp0_iter1_reg\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_13
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_loop_init_int_reg_2 => \^ap_loop_exit_ready_pp0_iter1_reg\,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg_0 => \idx_i44_fu_34[4]_i_3__0_n_0\,
      idx_i44_fu_340 => idx_i44_fu_340,
      \idx_i44_fu_34_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \idx_i44_fu_34_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \idx_i44_fu_34_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_1,
      \idx_i44_fu_34_reg[4]\ => \idx_i44_fu_34_reg_n_0_[3]\,
      \idx_i44_fu_34_reg[4]_0\ => \idx_i44_fu_34_reg_n_0_[1]\,
      \idx_i44_fu_34_reg[4]_1\ => \idx_i44_fu_34_reg_n_0_[0]\,
      \idx_i44_fu_34_reg[4]_2\ => \idx_i44_fu_34_reg_n_0_[2]\,
      \idx_i44_fu_34_reg[4]_3\ => \idx_i44_fu_34_reg_n_0_[4]\,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
\idx_i44_fu_34[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \idx_i44_fu_34_reg_n_0_[0]\,
      I1 => \idx_i44_fu_34_reg_n_0_[3]\,
      I2 => \idx_i44_fu_34_reg_n_0_[4]\,
      I3 => \idx_i44_fu_34_reg_n_0_[2]\,
      I4 => \idx_i44_fu_34_reg_n_0_[1]\,
      O => \idx_i44_fu_34[4]_i_3__0_n_0\
    );
\idx_i44_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \idx_i44_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i44_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx_i44_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i44_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \idx_i44_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i44_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \idx_i44_fu_34_reg_n_0_[3]\,
      R => '0'
    );
\idx_i44_fu_34_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => \idx_i44_fu_34_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 is
  port (
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet192_fu_162_ap_ready : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    \r_reg_104[2]_i_3\ : in STD_LOGIC;
    \r_1_reg_126_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : in STD_LOGIC;
    grp_fu_223_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 is
  signal add_ln124_fu_88_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx_i58_fu_320 : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[3]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12
     port map (
      D(0) => D(1),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln124_fu_88_p2(3 downto 0) => add_ln124_fu_88_p2(3 downto 0),
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]_0\,
      \ap_CS_fsm_reg[7]_1\(0) => \ap_CS_fsm_reg[7]_1\(0),
      \ap_CS_fsm_reg[7]_2\ => \ap_CS_fsm_reg[7]_2\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg,
      grp_ClefiaKeySet192_fu_162_ap_ready => grp_ClefiaKeySet192_fu_162_ap_ready,
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      grp_ClefiaKeySet192_fu_162_ap_start_reg_reg => D(0),
      grp_fu_223_p2 => grp_fu_223_p2,
      idx_i58_fu_320 => idx_i58_fu_320,
      \idx_i58_fu_32_reg[3]\ => \idx_i58_fu_32_reg_n_0_[2]\,
      \idx_i58_fu_32_reg[3]_0\ => \idx_i58_fu_32_reg_n_0_[3]\,
      \idx_i58_fu_32_reg[3]_1\ => \idx_i58_fu_32_reg_n_0_[0]\,
      \idx_i58_fu_32_reg[3]_2\ => \idx_i58_fu_32_reg_n_0_[1]\,
      \r_1_reg_126_reg[1]\(1 downto 0) => \r_1_reg_126_reg[1]\(1 downto 0),
      \r_reg_104[2]_i_3\ => \r_reg_104[2]_i_3\
    );
\idx_i58_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(0),
      Q => \idx_i58_fu_32_reg_n_0_[0]\,
      R => '0'
    );
\idx_i58_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(1),
      Q => \idx_i58_fu_32_reg_n_0_[1]\,
      R => '0'
    );
\idx_i58_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(2),
      Q => \idx_i58_fu_32_reg_n_0_[2]\,
      R => '0'
    );
\idx_i58_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(3),
      Q => \idx_i58_fu_32_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[52]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 is
  signal add_ln210_fu_783_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage31 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage32 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage35 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage36 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage37 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage38 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage39 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage40 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage41 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage42 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage43 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage44 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage45 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage46 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage47 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage48 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage49 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage50 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage51 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage52 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_1__6_n_0\ : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln216_reg_841 : STD_LOGIC;
  signal r_assign_fu_122 : STD_LOGIC;
  signal \r_assign_fu_122[3]_i_3__0_n_0\ : STD_LOGIC;
  signal r_assign_fu_122_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_5__0\ : label is "soft_lutpair151";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFABAAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => icmp_ln216_reg_841,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage37,
      I1 => ap_CS_fsm_pp0_stage38,
      I2 => ap_CS_fsm_pp0_stage35,
      I3 => ap_CS_fsm_pp0_stage36,
      I4 => ap_CS_fsm_pp0_stage40,
      I5 => ap_CS_fsm_pp0_stage39,
      O => \ap_CS_fsm[1]_i_10__0_n_0\
    );
\ap_CS_fsm[1]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => \ap_CS_fsm_reg_n_0_[14]\,
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => \ap_CS_fsm_reg_n_0_[12]\,
      I4 => ap_CS_fsm_pp0_stage16,
      I5 => \ap_CS_fsm_reg_n_0_[15]\,
      O => \ap_CS_fsm[1]_i_11__0_n_0\
    );
\ap_CS_fsm[1]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage19,
      I1 => ap_CS_fsm_pp0_stage20,
      I2 => \ap_CS_fsm_reg_n_0_[17]\,
      I3 => ap_CS_fsm_pp0_stage18,
      I4 => ap_CS_fsm_pp0_stage22,
      I5 => ap_CS_fsm_pp0_stage21,
      O => \ap_CS_fsm[1]_i_12__0_n_0\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__1_n_0\,
      I1 => \ap_CS_fsm[1]_i_3__1_n_0\,
      I2 => \ap_CS_fsm[1]_i_4__0_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage49,
      I1 => ap_CS_fsm_pp0_stage50,
      I2 => ap_CS_fsm_pp0_stage47,
      I3 => ap_CS_fsm_pp0_stage48,
      I4 => ap_CS_fsm_pp0_stage52,
      I5 => ap_CS_fsm_pp0_stage51,
      O => \ap_CS_fsm[1]_i_2__1_n_0\
    );
\ap_CS_fsm[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_5__0_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => \ap_CS_fsm_reg_n_0_[3]\,
      I5 => \ap_CS_fsm[1]_i_6__0_n_0\,
      O => \ap_CS_fsm[1]_i_3__1_n_0\
    );
\ap_CS_fsm[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_7__0_n_0\,
      I1 => \ap_CS_fsm[1]_i_8__0_n_0\,
      I2 => \ap_CS_fsm[1]_i_9__0_n_0\,
      I3 => \ap_CS_fsm[1]_i_10__0_n_0\,
      I4 => \ap_CS_fsm[1]_i_11__0_n_0\,
      I5 => \ap_CS_fsm[1]_i_12__0_n_0\,
      O => \ap_CS_fsm[1]_i_4__0_n_0\
    );
\ap_CS_fsm[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln216_reg_841,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ap_CS_fsm[1]_i_5__0_n_0\
    );
\ap_CS_fsm[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[7]\,
      I1 => ap_CS_fsm_pp0_stage8,
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => \ap_CS_fsm_reg_n_0_[6]\,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ap_CS_fsm[1]_i_6__0_n_0\
    );
\ap_CS_fsm[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage31,
      I1 => ap_CS_fsm_pp0_stage32,
      I2 => ap_CS_fsm_pp0_stage29,
      I3 => \ap_CS_fsm_reg_n_0_[30]\,
      I4 => \ap_CS_fsm_reg_n_0_[34]\,
      I5 => \ap_CS_fsm_reg_n_0_[33]\,
      O => \ap_CS_fsm[1]_i_7__0_n_0\
    );
\ap_CS_fsm[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage25,
      I1 => \ap_CS_fsm_reg_n_0_[26]\,
      I2 => \ap_CS_fsm_reg_n_0_[23]\,
      I3 => \ap_CS_fsm_reg_n_0_[24]\,
      I4 => ap_CS_fsm_pp0_stage28,
      I5 => ap_CS_fsm_pp0_stage27,
      O => \ap_CS_fsm[1]_i_8__0_n_0\
    );
\ap_CS_fsm[1]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage43,
      I1 => ap_CS_fsm_pp0_stage44,
      I2 => ap_CS_fsm_pp0_stage41,
      I3 => ap_CS_fsm_pp0_stage42,
      I4 => ap_CS_fsm_pp0_stage46,
      I5 => ap_CS_fsm_pp0_stage45,
      O => \ap_CS_fsm[1]_i_9__0_n_0\
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_done_reg1
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => ap_CS_fsm_pp0_stage13,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => ap_CS_fsm_pp0_stage16,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage16,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => ap_CS_fsm_pp0_stage18,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage18,
      Q => ap_CS_fsm_pp0_stage19,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => \ap_CS_fsm_reg_n_0_[23]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[23]\,
      Q => \ap_CS_fsm_reg_n_0_[24]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[24]\,
      Q => ap_CS_fsm_pp0_stage25,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => \ap_CS_fsm_reg_n_0_[26]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[26]\,
      Q => ap_CS_fsm_pp0_stage27,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage27,
      Q => ap_CS_fsm_pp0_stage28,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage28,
      Q => ap_CS_fsm_pp0_stage29,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage29,
      Q => \ap_CS_fsm_reg_n_0_[30]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[30]\,
      Q => ap_CS_fsm_pp0_stage31,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage31,
      Q => ap_CS_fsm_pp0_stage32,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage32,
      Q => \ap_CS_fsm_reg_n_0_[33]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[33]\,
      Q => \ap_CS_fsm_reg_n_0_[34]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[34]\,
      Q => ap_CS_fsm_pp0_stage35,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage35,
      Q => ap_CS_fsm_pp0_stage36,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage36,
      Q => ap_CS_fsm_pp0_stage37,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage37,
      Q => ap_CS_fsm_pp0_stage38,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage38,
      Q => ap_CS_fsm_pp0_stage39,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage39,
      Q => ap_CS_fsm_pp0_stage40,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage40,
      Q => ap_CS_fsm_pp0_stage41,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage41,
      Q => ap_CS_fsm_pp0_stage42,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage42,
      Q => ap_CS_fsm_pp0_stage43,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage43,
      Q => ap_CS_fsm_pp0_stage44,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage44,
      Q => ap_CS_fsm_pp0_stage45,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage45,
      Q => ap_CS_fsm_pp0_stage46,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage46,
      Q => ap_CS_fsm_pp0_stage47,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage47,
      Q => ap_CS_fsm_pp0_stage48,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage48,
      Q => ap_CS_fsm_pp0_stage49,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => ap_CS_fsm_pp0_stage4,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage49,
      Q => ap_CS_fsm_pp0_stage50,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage50,
      Q => ap_CS_fsm_pp0_stage51,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage51,
      Q => ap_CS_fsm_pp0_stage52,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => ap_CS_fsm_pp0_stage8,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => \^ap_rst_n_0\
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00088AA8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage52,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FA5000005050"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => icmp_ln216_reg_841,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_1__6_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_1__6_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10
     port map (
      D(0) => D(0),
      Q(1) => ap_CS_fsm_pp0_stage52,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => \^ap_rst_n_0\,
      add_ln210_fu_783_p2(3 downto 0) => add_ln210_fu_783_p2(3 downto 0),
      \ap_CS_fsm_reg[4]\(0) => Q(1),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_9,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      icmp_ln216_reg_841 => icmp_ln216_reg_841,
      r_assign_fu_122 => r_assign_fu_122,
      r_assign_fu_122_reg(3 downto 0) => r_assign_fu_122_reg(3 downto 0),
      r_assign_fu_122_reg_0_sp_1 => \r_assign_fu_122[3]_i_3__0_n_0\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F7F0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => icmp_ln216_reg_841,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => Q(0),
      O => \ap_CS_fsm_reg[52]_0\
    );
\icmp_ln216_reg_841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => icmp_ln216_reg_841,
      R => '0'
    );
\r_assign_fu_122[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_assign_fu_122_reg(2),
      I1 => r_assign_fu_122_reg(0),
      I2 => r_assign_fu_122_reg(1),
      I3 => r_assign_fu_122_reg(3),
      O => \r_assign_fu_122[3]_i_3__0_n_0\
    );
\r_assign_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_122,
      D => add_ln210_fu_783_p2(0),
      Q => r_assign_fu_122_reg(0),
      R => '0'
    );
\r_assign_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_122,
      D => add_ln210_fu_783_p2(1),
      Q => r_assign_fu_122_reg(1),
      R => '0'
    );
\r_assign_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_122,
      D => add_ln210_fu_783_p2(2),
      Q => r_assign_fu_122_reg(2),
      R => '0'
    );
\r_assign_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_122,
      D => add_ln210_fu_783_p2(3),
      Q => r_assign_fu_122_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet256_fu_148_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal idx_fu_300 : STD_LOGIC;
  signal \idx_fu_30[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[4]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(4 downto 0) => add_ln117_fu_74_p2(4 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_6,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg => \idx_fu_30_reg_n_0_[4]\,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0 => \idx_fu_30[4]_i_3_n_0\,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_ap_start_reg_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg,
      idx_fu_300 => idx_fu_300,
      \idx_fu_30_reg[4]\ => \idx_fu_30_reg_n_0_[2]\,
      \idx_fu_30_reg[4]_0\ => \idx_fu_30_reg_n_0_[0]\,
      \idx_fu_30_reg[4]_1\ => \idx_fu_30_reg_n_0_[1]\,
      \idx_fu_30_reg[4]_2\ => \idx_fu_30_reg_n_0_[3]\
    );
\idx_fu_30[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \idx_fu_30_reg_n_0_[2]\,
      I1 => \idx_fu_30_reg_n_0_[0]\,
      I2 => \idx_fu_30_reg_n_0_[1]\,
      I3 => \idx_fu_30_reg_n_0_[3]\,
      O => \idx_fu_30[4]_i_3_n_0\
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\idx_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(4),
      Q => \idx_fu_30_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx31_fu_30_reg[4]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 is
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal idx31_fu_300 : STD_LOGIC;
  signal \idx31_fu_30[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx31_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx31_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx31_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx31_fu_30_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx31_fu_30_reg_n_0_[4]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_8
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_2,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_loop_init_int_reg_2 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg => \idx31_fu_30_reg_n_0_[4]\,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0 => \idx31_fu_30[4]_i_3_n_0\,
      idx31_fu_300 => idx31_fu_300,
      \idx31_fu_30_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \idx31_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \idx31_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_0,
      \idx31_fu_30_reg[4]\ => \idx31_fu_30_reg[4]_0\,
      \idx31_fu_30_reg[4]_0\ => \idx31_fu_30_reg_n_0_[2]\,
      \idx31_fu_30_reg[4]_1\ => \idx31_fu_30_reg_n_0_[0]\,
      \idx31_fu_30_reg[4]_2\ => \idx31_fu_30_reg_n_0_[1]\,
      \idx31_fu_30_reg[4]_3\ => \idx31_fu_30_reg_n_0_[3]\
    );
\idx31_fu_30[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \idx31_fu_30_reg_n_0_[2]\,
      I1 => \idx31_fu_30_reg_n_0_[0]\,
      I2 => \idx31_fu_30_reg_n_0_[1]\,
      I3 => \idx31_fu_30_reg_n_0_[3]\,
      O => \idx31_fu_30[4]_i_3_n_0\
    );
\idx31_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx31_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \idx31_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx31_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx31_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx31_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx31_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx31_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \idx31_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx31_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx31_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \idx31_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\idx31_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx31_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => \idx31_fu_30_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 is
  signal add_ln124_fu_90_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx_i_fu_340 : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[3]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1
     port map (
      D(0) => D(0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln124_fu_90_p2(3 downto 0) => add_ln124_fu_90_p2(3 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_loop_init_int_reg_0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      idx_i_fu_340 => idx_i_fu_340,
      \idx_i_fu_34_reg[3]\ => \idx_i_fu_34_reg_n_0_[1]\,
      \idx_i_fu_34_reg[3]_0\ => \idx_i_fu_34_reg_n_0_[0]\,
      \idx_i_fu_34_reg[3]_1\ => \idx_i_fu_34_reg_n_0_[3]\,
      \idx_i_fu_34_reg[3]_2\ => \idx_i_fu_34_reg_n_0_[2]\
    );
\idx_i_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(0),
      Q => \idx_i_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(1),
      Q => \idx_i_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(2),
      Q => \idx_i_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(3),
      Q => \idx_i_fu_34_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln374_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 is
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready : STD_LOGIC;
  signal idx_i6_fu_400 : STD_LOGIC;
  signal \idx_i6_fu_40[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[4]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[11]\(0) => \ap_CS_fsm_reg[11]\(0),
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg_0 => \idx_i6_fu_40[4]_i_3_n_0\,
      idx_i6_fu_400 => idx_i6_fu_400,
      \idx_i6_fu_40_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \idx_i6_fu_40_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \idx_i6_fu_40_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_0,
      \idx_i6_fu_40_reg[4]\ => \idx_i6_fu_40_reg_n_0_[3]\,
      \idx_i6_fu_40_reg[4]_0\ => \idx_i6_fu_40_reg_n_0_[1]\,
      \idx_i6_fu_40_reg[4]_1\ => \idx_i6_fu_40_reg_n_0_[0]\,
      \idx_i6_fu_40_reg[4]_2\ => \idx_i6_fu_40_reg_n_0_[2]\,
      \idx_i6_fu_40_reg[4]_3\ => \idx_i6_fu_40_reg_n_0_[4]\,
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
\idx_i6_fu_40[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \idx_i6_fu_40_reg_n_0_[0]\,
      I1 => \idx_i6_fu_40_reg_n_0_[3]\,
      I2 => \idx_i6_fu_40_reg_n_0_[4]\,
      I3 => \idx_i6_fu_40_reg_n_0_[2]\,
      I4 => \idx_i6_fu_40_reg_n_0_[1]\,
      O => \idx_i6_fu_40[4]_i_3_n_0\
    );
\idx_i6_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \idx_i6_fu_40_reg_n_0_[0]\,
      R => '0'
    );
\idx_i6_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \idx_i6_fu_40_reg_n_0_[1]\,
      R => '0'
    );
\idx_i6_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx_i6_fu_40_reg_n_0_[2]\,
      R => '0'
    );
\idx_i6_fu_40_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \idx_i6_fu_40_reg_n_0_[3]\,
      R => '0'
    );
\idx_i6_fu_40_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => \idx_i6_fu_40_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 is
  port (
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 is
  signal ap_loop_exit_ready_pp0_iter1_reg_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready : STD_LOGIC;
  signal idx_i19_fu_340 : STD_LOGIC;
  signal \idx_i19_fu_34[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[4]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg_0,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_0 => ap_loop_exit_ready_pp0_iter1_reg_0,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg_0 => \idx_i19_fu_34[4]_i_3_n_0\,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      idx_i19_fu_340 => idx_i19_fu_340,
      \idx_i19_fu_34_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \idx_i19_fu_34_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \idx_i19_fu_34_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_0,
      \idx_i19_fu_34_reg[4]\ => \idx_i19_fu_34_reg_n_0_[3]\,
      \idx_i19_fu_34_reg[4]_0\ => \idx_i19_fu_34_reg_n_0_[1]\,
      \idx_i19_fu_34_reg[4]_1\ => \idx_i19_fu_34_reg_n_0_[0]\,
      \idx_i19_fu_34_reg[4]_2\ => \idx_i19_fu_34_reg_n_0_[2]\,
      \idx_i19_fu_34_reg[4]_3\ => \idx_i19_fu_34_reg_n_0_[4]\,
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
\idx_i19_fu_34[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \idx_i19_fu_34_reg_n_0_[0]\,
      I1 => \idx_i19_fu_34_reg_n_0_[3]\,
      I2 => \idx_i19_fu_34_reg_n_0_[4]\,
      I3 => \idx_i19_fu_34_reg_n_0_[2]\,
      I4 => \idx_i19_fu_34_reg_n_0_[1]\,
      O => \idx_i19_fu_34[4]_i_3_n_0\
    );
\idx_i19_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \idx_i19_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i19_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx_i19_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i19_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \idx_i19_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i19_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \idx_i19_fu_34_reg_n_0_[3]\,
      R => '0'
    );
\idx_i19_fu_34_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => \idx_i19_fu_34_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg : in STD_LOGIC;
    ap_NS_fsm111_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    trunc_ln374_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 is
  signal add_ln124_fu_109_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready : STD_LOGIC;
  signal idx_i29_fu_400 : STD_LOGIC;
  signal \idx_i29_fu_40[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[4]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_4
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln124_fu_109_p2(4 downto 0) => add_ln124_fu_109_p2(4 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_NS_fsm111_out => ap_NS_fsm111_out,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg_0 => \idx_i29_fu_40[4]_i_3_n_0\,
      idx_i29_fu_400 => idx_i29_fu_400,
      \idx_i29_fu_40_reg[4]\ => \idx_i29_fu_40_reg_n_0_[3]\,
      \idx_i29_fu_40_reg[4]_0\ => \idx_i29_fu_40_reg_n_0_[1]\,
      \idx_i29_fu_40_reg[4]_1\ => \idx_i29_fu_40_reg_n_0_[0]\,
      \idx_i29_fu_40_reg[4]_2\ => \idx_i29_fu_40_reg_n_0_[2]\,
      \idx_i29_fu_40_reg[4]_3\ => \idx_i29_fu_40_reg_n_0_[4]\,
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
\idx_i29_fu_40[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \idx_i29_fu_40_reg_n_0_[0]\,
      I1 => \idx_i29_fu_40_reg_n_0_[3]\,
      I2 => \idx_i29_fu_40_reg_n_0_[4]\,
      I3 => \idx_i29_fu_40_reg_n_0_[2]\,
      I4 => \idx_i29_fu_40_reg_n_0_[1]\,
      O => \idx_i29_fu_40[4]_i_3_n_0\
    );
\idx_i29_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(0),
      Q => \idx_i29_fu_40_reg_n_0_[0]\,
      R => '0'
    );
\idx_i29_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(1),
      Q => \idx_i29_fu_40_reg_n_0_[1]\,
      R => '0'
    );
\idx_i29_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(2),
      Q => \idx_i29_fu_40_reg_n_0_[2]\,
      R => '0'
    );
\idx_i29_fu_40_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(3),
      Q => \idx_i29_fu_40_reg_n_0_[3]\,
      R => '0'
    );
\idx_i29_fu_40_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(4),
      Q => \idx_i29_fu_40_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 is
  signal \^ap_loop_exit_ready_pp0_iter1_reg\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready : STD_LOGIC;
  signal idx_i44_fu_340 : STD_LOGIC;
  signal \idx_i44_fu_34[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[4]\ : STD_LOGIC;
begin
  ap_loop_exit_ready_pp0_iter1_reg <= \^ap_loop_exit_ready_pp0_iter1_reg\;
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready,
      Q => \^ap_loop_exit_ready_pp0_iter1_reg\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_loop_init_int_reg_2 => \^ap_loop_exit_ready_pp0_iter1_reg\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0 => \idx_i44_fu_34[4]_i_3_n_0\,
      idx_i44_fu_340 => idx_i44_fu_340,
      \idx_i44_fu_34_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \idx_i44_fu_34_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \idx_i44_fu_34_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_1,
      \idx_i44_fu_34_reg[4]\ => \idx_i44_fu_34_reg_n_0_[3]\,
      \idx_i44_fu_34_reg[4]_0\ => \idx_i44_fu_34_reg_n_0_[1]\,
      \idx_i44_fu_34_reg[4]_1\ => \idx_i44_fu_34_reg_n_0_[0]\,
      \idx_i44_fu_34_reg[4]_2\ => \idx_i44_fu_34_reg_n_0_[2]\,
      \idx_i44_fu_34_reg[4]_3\ => \idx_i44_fu_34_reg_n_0_[4]\,
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
\idx_i44_fu_34[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \idx_i44_fu_34_reg_n_0_[0]\,
      I1 => \idx_i44_fu_34_reg_n_0_[3]\,
      I2 => \idx_i44_fu_34_reg_n_0_[4]\,
      I3 => \idx_i44_fu_34_reg_n_0_[2]\,
      I4 => \idx_i44_fu_34_reg_n_0_[1]\,
      O => \idx_i44_fu_34[4]_i_3_n_0\
    );
\idx_i44_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \idx_i44_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i44_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx_i44_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i44_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \idx_i44_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i44_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \idx_i44_fu_34_reg_n_0_[3]\,
      R => '0'
    );
\idx_i44_fu_34_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => \idx_i44_fu_34_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 is
  port (
    \r_reg_104_reg[2]\ : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln401_reg_255_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_ready : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_reg_104_reg[2]_0\ : in STD_LOGIC;
    \r_reg_104_reg[2]_1\ : in STD_LOGIC;
    \r_reg_104_reg[2]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_fu_162_ap_done : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    icmp_ln398_reg_251 : in STD_LOGIC;
    icmp_ln395_reg_247 : in STD_LOGIC;
    \r_reg_104_reg[2]_3\ : in STD_LOGIC;
    \r_reg_104_reg[2]_4\ : in STD_LOGIC;
    icmp_ln401_reg_255 : in STD_LOGIC;
    \r_reg_104[3]_i_5\ : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]_1\ : in STD_LOGIC;
    grp_fu_229_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 is
  signal add_ln124_fu_88_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx_i58_fu_320 : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[3]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2
     port map (
      D(0) => D(1),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln124_fu_88_p2(3 downto 0) => add_ln124_fu_88_p2(3 downto 0),
      \ap_CS_fsm_reg[0]\(1 downto 0) => \ap_CS_fsm_reg[0]\(1 downto 0),
      \ap_CS_fsm_reg[14]\ => D(0),
      \ap_CS_fsm_reg[6]\(1 downto 0) => \ap_CS_fsm_reg[6]\(1 downto 0),
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[6]_1\ => \ap_CS_fsm_reg[6]_1\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet192_fu_162_ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg,
      grp_ClefiaKeySet256_fu_148_ap_ready => grp_ClefiaKeySet256_fu_148_ap_ready,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      grp_fu_229_p2 => grp_fu_229_p2,
      icmp_ln395_reg_247 => icmp_ln395_reg_247,
      icmp_ln398_reg_251 => icmp_ln398_reg_251,
      icmp_ln401_reg_255 => icmp_ln401_reg_255,
      \icmp_ln401_reg_255_reg[0]\ => \icmp_ln401_reg_255_reg[0]\,
      idx_i58_fu_320 => idx_i58_fu_320,
      \idx_i58_fu_32_reg[3]\ => \idx_i58_fu_32_reg_n_0_[2]\,
      \idx_i58_fu_32_reg[3]_0\ => \idx_i58_fu_32_reg_n_0_[3]\,
      \idx_i58_fu_32_reg[3]_1\ => \idx_i58_fu_32_reg_n_0_[0]\,
      \idx_i58_fu_32_reg[3]_2\ => \idx_i58_fu_32_reg_n_0_[1]\,
      \r_reg_104[3]_i_5\ => \r_reg_104[3]_i_5\,
      \r_reg_104_reg[2]\ => \r_reg_104_reg[2]\,
      \r_reg_104_reg[2]_0\ => \r_reg_104_reg[2]_0\,
      \r_reg_104_reg[2]_1\ => \r_reg_104_reg[2]_1\,
      \r_reg_104_reg[2]_2\ => \r_reg_104_reg[2]_2\,
      \r_reg_104_reg[2]_3\ => \r_reg_104_reg[2]_3\,
      \r_reg_104_reg[2]_4\ => \r_reg_104_reg[2]_4\
    );
\idx_i58_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(0),
      Q => \idx_i58_fu_32_reg_n_0_[0]\,
      R => '0'
    );
\idx_i58_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(1),
      Q => \idx_i58_fu_32_reg_n_0_[1]\,
      R => '0'
    );
\idx_i58_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(2),
      Q => \idx_i58_fu_32_reg_n_0_[2]\,
      R => '0'
    );
\idx_i58_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(3),
      Q => \idx_i58_fu_32_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 is
  port (
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[52]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 is
  signal add_ln210_fu_783_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[1]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage31 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage32 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage35 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage36 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage37 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage38 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage39 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage40 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage41 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage42 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage43 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage44 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage45 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage46 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage47 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage48 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage49 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage50 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage51 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage52 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal icmp_ln216_reg_841 : STD_LOGIC;
  signal r_assign_fu_122 : STD_LOGIC;
  signal \r_assign_fu_122[3]_i_3_n_0\ : STD_LOGIC;
  signal r_assign_fu_122_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_5\ : label is "soft_lutpair201";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFABAAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => icmp_ln216_reg_841,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => \ap_CS_fsm[1]_i_3_n_0\,
      I2 => \ap_CS_fsm[1]_i_4_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage37,
      I1 => ap_CS_fsm_pp0_stage38,
      I2 => ap_CS_fsm_pp0_stage35,
      I3 => ap_CS_fsm_pp0_stage36,
      I4 => ap_CS_fsm_pp0_stage40,
      I5 => ap_CS_fsm_pp0_stage39,
      O => \ap_CS_fsm[1]_i_10_n_0\
    );
\ap_CS_fsm[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => \ap_CS_fsm_reg_n_0_[14]\,
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => \ap_CS_fsm_reg_n_0_[12]\,
      I4 => ap_CS_fsm_pp0_stage16,
      I5 => \ap_CS_fsm_reg_n_0_[15]\,
      O => \ap_CS_fsm[1]_i_11_n_0\
    );
\ap_CS_fsm[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage19,
      I1 => ap_CS_fsm_pp0_stage20,
      I2 => \ap_CS_fsm_reg_n_0_[17]\,
      I3 => ap_CS_fsm_pp0_stage18,
      I4 => ap_CS_fsm_pp0_stage22,
      I5 => ap_CS_fsm_pp0_stage21,
      O => \ap_CS_fsm[1]_i_12_n_0\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage49,
      I1 => ap_CS_fsm_pp0_stage50,
      I2 => ap_CS_fsm_pp0_stage47,
      I3 => ap_CS_fsm_pp0_stage48,
      I4 => ap_CS_fsm_pp0_stage52,
      I5 => ap_CS_fsm_pp0_stage51,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_5_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => \ap_CS_fsm_reg_n_0_[3]\,
      I5 => \ap_CS_fsm[1]_i_6_n_0\,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_7_n_0\,
      I1 => \ap_CS_fsm[1]_i_8_n_0\,
      I2 => \ap_CS_fsm[1]_i_9_n_0\,
      I3 => \ap_CS_fsm[1]_i_10_n_0\,
      I4 => \ap_CS_fsm[1]_i_11_n_0\,
      I5 => \ap_CS_fsm[1]_i_12_n_0\,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln216_reg_841,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ap_CS_fsm[1]_i_5_n_0\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[7]\,
      I1 => ap_CS_fsm_pp0_stage8,
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => \ap_CS_fsm_reg_n_0_[6]\,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ap_CS_fsm[1]_i_6_n_0\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage31,
      I1 => ap_CS_fsm_pp0_stage32,
      I2 => ap_CS_fsm_pp0_stage29,
      I3 => \ap_CS_fsm_reg_n_0_[30]\,
      I4 => \ap_CS_fsm_reg_n_0_[34]\,
      I5 => \ap_CS_fsm_reg_n_0_[33]\,
      O => \ap_CS_fsm[1]_i_7_n_0\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage25,
      I1 => \ap_CS_fsm_reg_n_0_[26]\,
      I2 => \ap_CS_fsm_reg_n_0_[23]\,
      I3 => \ap_CS_fsm_reg_n_0_[24]\,
      I4 => ap_CS_fsm_pp0_stage28,
      I5 => ap_CS_fsm_pp0_stage27,
      O => \ap_CS_fsm[1]_i_8_n_0\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage43,
      I1 => ap_CS_fsm_pp0_stage44,
      I2 => ap_CS_fsm_pp0_stage41,
      I3 => ap_CS_fsm_pp0_stage42,
      I4 => ap_CS_fsm_pp0_stage46,
      I5 => ap_CS_fsm_pp0_stage45,
      O => \ap_CS_fsm[1]_i_9_n_0\
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_done_reg1
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => ap_CS_fsm_pp0_stage16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage16,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => ap_CS_fsm_pp0_stage18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage18,
      Q => ap_CS_fsm_pp0_stage19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => \ap_CS_fsm_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[23]\,
      Q => \ap_CS_fsm_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[24]\,
      Q => ap_CS_fsm_pp0_stage25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => \ap_CS_fsm_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[26]\,
      Q => ap_CS_fsm_pp0_stage27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage27,
      Q => ap_CS_fsm_pp0_stage28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage28,
      Q => ap_CS_fsm_pp0_stage29,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage29,
      Q => \ap_CS_fsm_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[30]\,
      Q => ap_CS_fsm_pp0_stage31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage31,
      Q => ap_CS_fsm_pp0_stage32,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage32,
      Q => \ap_CS_fsm_reg_n_0_[33]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[33]\,
      Q => \ap_CS_fsm_reg_n_0_[34]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[34]\,
      Q => ap_CS_fsm_pp0_stage35,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage35,
      Q => ap_CS_fsm_pp0_stage36,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage36,
      Q => ap_CS_fsm_pp0_stage37,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage37,
      Q => ap_CS_fsm_pp0_stage38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage38,
      Q => ap_CS_fsm_pp0_stage39,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage39,
      Q => ap_CS_fsm_pp0_stage40,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage40,
      Q => ap_CS_fsm_pp0_stage41,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage41,
      Q => ap_CS_fsm_pp0_stage42,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage42,
      Q => ap_CS_fsm_pp0_stage43,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage43,
      Q => ap_CS_fsm_pp0_stage44,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage44,
      Q => ap_CS_fsm_pp0_stage45,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage45,
      Q => ap_CS_fsm_pp0_stage46,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage46,
      Q => ap_CS_fsm_pp0_stage47,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage47,
      Q => ap_CS_fsm_pp0_stage48,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage48,
      Q => ap_CS_fsm_pp0_stage49,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage49,
      Q => ap_CS_fsm_pp0_stage50,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage50,
      Q => ap_CS_fsm_pp0_stage51,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage51,
      Q => ap_CS_fsm_pp0_stage52,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A00088AA8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage52,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FA5000005050"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => icmp_ln216_reg_841,
      O => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_0
     port map (
      D(0) => D(0),
      Q(1) => ap_CS_fsm_pp0_stage52,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      add_ln210_fu_783_p2(3 downto 0) => add_ln210_fu_783_p2(3 downto 0),
      \ap_CS_fsm_reg[4]\(0) => Q(1),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      icmp_ln216_reg_841 => icmp_ln216_reg_841,
      r_assign_fu_122 => r_assign_fu_122,
      r_assign_fu_122_reg(3 downto 0) => r_assign_fu_122_reg(3 downto 0),
      r_assign_fu_122_reg_0_sp_1 => \r_assign_fu_122[3]_i_3_n_0\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F7F0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => icmp_ln216_reg_841,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => Q(0),
      O => \ap_CS_fsm_reg[52]_0\
    );
\icmp_ln216_reg_841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => icmp_ln216_reg_841,
      R => '0'
    );
\r_assign_fu_122[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_assign_fu_122_reg(2),
      I1 => r_assign_fu_122_reg(0),
      I2 => r_assign_fu_122_reg(1),
      I3 => r_assign_fu_122_reg(3),
      O => \r_assign_fu_122[3]_i_3_n_0\
    );
\r_assign_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_122,
      D => add_ln210_fu_783_p2(0),
      Q => r_assign_fu_122_reg(0),
      R => '0'
    );
\r_assign_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_122,
      D => add_ln210_fu_783_p2(1),
      Q => r_assign_fu_122_reg(1),
      R => '0'
    );
\r_assign_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_122,
      D => add_ln210_fu_783_p2(2),
      Q => r_assign_fu_122_reg(2),
      R => '0'
    );
\r_assign_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_122,
      D => add_ln210_fu_783_p2(3),
      Q => r_assign_fu_122_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_clefia_Pipeline_VITIS_LOOP_116_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln395_reg_247_reg[0]\ : out STD_LOGIC;
    \icmp_ln395_reg_247_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln395_reg_247 : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_clefia_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_clefia_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_ready : STD_LOGIC;
  signal idx_fu_300 : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      add_ln117_fu_74_p2(2) => add_ln117_fu_74_p2(3),
      add_ln117_fu_74_p2(1 downto 0) => add_ln117_fu_74_p2(1 downto 0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \idx_fu_30_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \idx_fu_30_reg_n_0_[0]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_ready => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_ready,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg => \idx_fu_30_reg_n_0_[2]\,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg_0 => \idx_fu_30_reg_n_0_[3]\,
      icmp_ln395_reg_247 => icmp_ln395_reg_247,
      \icmp_ln395_reg_247_reg[0]\ => \icmp_ln395_reg_247_reg[0]\,
      \icmp_ln395_reg_247_reg[0]_0\ => \icmp_ln395_reg_247_reg[0]_0\,
      idx_fu_300 => idx_fu_300,
      \idx_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_5
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \idx_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx_fu_30_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi is
  port (
    \r_1_reg_126_reg[1]\ : out STD_LOGIC;
    grp_fu_229_p2 : out STD_LOGIC;
    grp_fu_223_p2 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \r_1_reg_126_reg[3]\ : out STD_LOGIC;
    \icmp_ln401_reg_255_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \key_bitlen_read_reg_241_reg[6]\ : out STD_LOGIC;
    \icmp_ln401_reg_255_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_start : out STD_LOGIC;
    key_bitlen : out STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln395_fu_235_p2 : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_2\ : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_start_reg_reg_0 : in STD_LOGIC;
    \r_1_reg_126_reg[1]_0\ : in STD_LOGIC;
    \r_1_reg_126_reg[1]_1\ : in STD_LOGIC;
    r_1_reg_126 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \r_1_reg_126_reg[2]\ : in STD_LOGIC;
    icmp_ln401_reg_255 : in STD_LOGIC;
    \r_reg_104_reg[1]\ : in STD_LOGIC;
    \r_reg_104_reg[1]_0\ : in STD_LOGIC;
    \r_reg_104_reg[1]_1\ : in STD_LOGIC;
    \r_reg_104_reg[3]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_done : in STD_LOGIC;
    \r_reg_104[3]_i_3_0\ : in STD_LOGIC;
    \r_reg_104[3]_i_3_1\ : in STD_LOGIC;
    \r_1_reg_126[2]_i_2_0\ : in STD_LOGIC;
    \r_1_reg_126[2]_i_2_1\ : in STD_LOGIC;
    \ap_CS_fsm[9]_i_3__3_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \r_1_reg_126[2]_i_2_2\ : in STD_LOGIC;
    \r_1_reg_126[2]_i_2_3\ : in STD_LOGIC;
    \r_1_reg_126[2]_i_2_4\ : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_ready : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_ready : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_ready : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln398_reg_251 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_done : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_pt_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi is
  signal \ap_CS_fsm[9]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_23_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_9_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaKeySet192_fu_162_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal \^grp_fu_223_p2\ : STD_LOGIC;
  signal \^grp_fu_229_p2\ : STD_LOGIC;
  signal \^icmp_ln395_fu_235_p2\ : STD_LOGIC;
  signal \icmp_ln395_reg_247[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_247[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_247[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_247[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_247[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_247[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_247[0]_i_8_n_0\ : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_2_n_0 : STD_LOGIC;
  signal int_auto_restart_reg_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_3_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[1]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[10]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[11]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[12]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[13]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[14]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[15]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[16]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[17]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[18]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[19]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[20]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[21]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[22]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[23]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[24]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[25]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[26]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[27]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[28]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[29]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[30]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[31]_i_2_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[5]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[6]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[8]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[9]_i_1_n_0\ : STD_LOGIC;
  signal int_pt_n_32 : STD_LOGIC;
  signal int_pt_read : STD_LOGIC;
  signal int_pt_read0 : STD_LOGIC;
  signal int_pt_write_i_1_n_0 : STD_LOGIC;
  signal int_pt_write_i_2_n_0 : STD_LOGIC;
  signal int_pt_write_reg_n_0 : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal \^key_bitlen\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^key_bitlen_read_reg_241_reg[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \r_1_reg_126[2]_i_10_n_0\ : STD_LOGIC;
  signal \r_1_reg_126[2]_i_11_n_0\ : STD_LOGIC;
  signal \r_1_reg_126[2]_i_12_n_0\ : STD_LOGIC;
  signal \r_1_reg_126[2]_i_2_n_0\ : STD_LOGIC;
  signal \r_1_reg_126[2]_i_4_n_0\ : STD_LOGIC;
  signal \r_1_reg_126[2]_i_5_n_0\ : STD_LOGIC;
  signal \r_1_reg_126[2]_i_6_n_0\ : STD_LOGIC;
  signal \r_1_reg_126[2]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__12\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_13\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_14\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_20\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_fu_162_ap_start_reg_i_3 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \icmp_ln395_reg_247[0]_i_6\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \icmp_ln398_reg_251[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_ap_start_i_3 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_ier[1]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_key_bitlen[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_key_bitlen[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_key_bitlen[11]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_key_bitlen[12]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_key_bitlen[13]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_key_bitlen[14]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_key_bitlen[15]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_key_bitlen[16]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_key_bitlen[17]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_key_bitlen[18]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_key_bitlen[19]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_key_bitlen[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_key_bitlen[20]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_key_bitlen[21]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_key_bitlen[22]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_key_bitlen[23]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_key_bitlen[24]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_key_bitlen[25]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_key_bitlen[26]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_key_bitlen[27]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_key_bitlen[28]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_key_bitlen[29]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_key_bitlen[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_key_bitlen[30]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_key_bitlen[31]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_key_bitlen[31]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_key_bitlen[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_key_bitlen[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_key_bitlen[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_key_bitlen[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_key_bitlen[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_key_bitlen[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_key_bitlen[9]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of int_pt_read_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \r_1_reg_126[2]_i_10\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r_1_reg_126[2]_i_8\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of s_axi_control_ARREADY_INST_0 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of s_axi_control_AWREADY_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of s_axi_control_BVALID_INST_0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of s_axi_control_RVALID_INST_0 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair4";
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  ap_start <= \^ap_start\;
  grp_fu_223_p2 <= \^grp_fu_223_p2\;
  grp_fu_229_p2 <= \^grp_fu_229_p2\;
  icmp_ln395_fu_235_p2 <= \^icmp_ln395_fu_235_p2\;
  interrupt <= \^interrupt\;
  key_bitlen(31 downto 0) <= \^key_bitlen\(31 downto 0);
  \key_bitlen_read_reg_241_reg[6]\ <= \^key_bitlen_read_reg_241_reg[6]\;
\ap_CS_fsm[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[1]\,
      O => D(0)
    );
\ap_CS_fsm[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF77CF47"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__3_0\(3),
      I1 => Q(2),
      I2 => \^key_bitlen\(8),
      I3 => \ap_CS_fsm[9]_i_3__3_0\(0),
      I4 => \^key_bitlen\(1),
      I5 => \ap_CS_fsm[9]_i_19_n_0\,
      O => \ap_CS_fsm[9]_i_10_n_0\
    );
\ap_CS_fsm[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_20_n_0\,
      I1 => Q(2),
      I2 => \^key_bitlen\(27),
      I3 => \icmp_ln395_reg_247[0]_i_5_n_0\,
      I4 => \r_reg_104[3]_i_3_1\,
      I5 => \r_reg_104[3]_i_3_0\,
      O => \ap_CS_fsm[9]_i_11_n_0\
    );
\ap_CS_fsm[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF77CF47"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__3_0\(1),
      I1 => Q(2),
      I2 => \^key_bitlen\(6),
      I3 => \ap_CS_fsm[9]_i_3__3_0\(3),
      I4 => \^key_bitlen\(8),
      I5 => \ap_CS_fsm[9]_i_23_n_0\,
      O => \ap_CS_fsm[9]_i_12_n_0\
    );
\ap_CS_fsm[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^key_bitlen\(11),
      I1 => \^key_bitlen\(10),
      O => \ap_CS_fsm[9]_i_13_n_0\
    );
\ap_CS_fsm[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^key_bitlen\(13),
      I1 => \^key_bitlen\(12),
      O => \ap_CS_fsm[9]_i_14_n_0\
    );
\ap_CS_fsm[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^key_bitlen\(0),
      I1 => \^key_bitlen\(15),
      I2 => \^key_bitlen\(26),
      I3 => Q(2),
      I4 => \^key_bitlen\(25),
      I5 => \^key_bitlen\(24),
      O => \ap_CS_fsm[9]_i_15_n_0\
    );
\ap_CS_fsm[9]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^key_bitlen\(6),
      I1 => \ap_CS_fsm[9]_i_3__3_0\(1),
      I2 => \^key_bitlen\(7),
      I3 => Q(2),
      I4 => \ap_CS_fsm[9]_i_3__3_0\(2),
      O => \ap_CS_fsm[9]_i_19_n_0\
    );
\ap_CS_fsm[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF010101"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg_0,
      I1 => \^grp_fu_229_p2\,
      I2 => \^grp_fu_223_p2\,
      I3 => grp_ClefiaKeySet256_fu_148_ap_done,
      I4 => Q(3),
      I5 => \r_1_reg_126_reg[1]_1\,
      O => D(1)
    );
\ap_CS_fsm[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^key_bitlen\(30),
      I1 => \^key_bitlen\(31),
      O => \ap_CS_fsm[9]_i_20_n_0\
    );
\ap_CS_fsm[9]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \^key_bitlen\(1),
      I1 => \ap_CS_fsm[9]_i_3__3_0\(0),
      I2 => \^key_bitlen\(7),
      I3 => Q(2),
      I4 => \ap_CS_fsm[9]_i_3__3_0\(2),
      O => \ap_CS_fsm[9]_i_23_n_0\
    );
\ap_CS_fsm[9]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_6_n_0\,
      I1 => \ap_CS_fsm[9]_i_7_n_0\,
      I2 => \ap_CS_fsm[9]_i_8_n_0\,
      I3 => \ap_CS_fsm[9]_i_9_n_0\,
      I4 => \ap_CS_fsm[9]_i_10_n_0\,
      I5 => \ap_CS_fsm[9]_i_11_n_0\,
      O => \^grp_fu_229_p2\
    );
\ap_CS_fsm[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_6_n_0\,
      I1 => \ap_CS_fsm[9]_i_7_n_0\,
      I2 => \ap_CS_fsm[9]_i_8_n_0\,
      I3 => \ap_CS_fsm[9]_i_9_n_0\,
      I4 => \ap_CS_fsm[9]_i_12_n_0\,
      I5 => \ap_CS_fsm[9]_i_11_n_0\,
      O => \^grp_fu_223_p2\
    );
\ap_CS_fsm[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_247[0]_i_8_n_0\,
      I1 => \^key_bitlen\(22),
      I2 => \^key_bitlen\(20),
      I3 => \^key_bitlen\(19),
      I4 => \^key_bitlen\(18),
      I5 => Q(2),
      O => \ap_CS_fsm[9]_i_6_n_0\
    );
\ap_CS_fsm[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFFFF00"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__3_0\(4),
      I1 => \ap_CS_fsm[9]_i_3__3_0\(6),
      I2 => \ap_CS_fsm[9]_i_3__3_0\(5),
      I3 => \ap_CS_fsm[9]_i_13_n_0\,
      I4 => \^key_bitlen\(9),
      I5 => Q(2),
      O => \ap_CS_fsm[9]_i_7_n_0\
    );
\ap_CS_fsm[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFF00FEFEFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_3__3_0\(8),
      I1 => \ap_CS_fsm[9]_i_3__3_0\(7),
      I2 => \ap_CS_fsm[9]_i_3__3_0\(9),
      I3 => \^key_bitlen\(14),
      I4 => Q(2),
      I5 => \ap_CS_fsm[9]_i_14_n_0\,
      O => \ap_CS_fsm[9]_i_8_n_0\
    );
\ap_CS_fsm[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_15_n_0\,
      I1 => \r_1_reg_126[2]_i_2_2\,
      I2 => \r_1_reg_126[2]_i_2_3\,
      I3 => \r_1_reg_126[2]_i_2_4\,
      O => \ap_CS_fsm[9]_i_9_n_0\
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_fu_176_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD555FFFFC000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_fu_176_ap_ready,
      I1 => \^icmp_ln395_fu_235_p2\,
      I2 => Q(0),
      I3 => \^ap_start\,
      I4 => grp_ClefiaKeySet128_fu_176_ap_start_reg_reg,
      I5 => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      O => \ap_CS_fsm_reg[0]_0\
    );
grp_ClefiaKeySet192_fu_162_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFF55550CFF0000"
    )
        port map (
      I0 => grp_ClefiaKeySet192_fu_162_ap_ready,
      I1 => grp_ClefiaKeySet192_fu_162_ap_start_reg_i_3_n_0,
      I2 => \^icmp_ln395_fu_235_p2\,
      I3 => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg_0,
      I4 => \^grp_fu_223_p2\,
      I5 => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      O => grp_ClefiaKeySet192_fu_162_ap_start_reg_reg
    );
grp_ClefiaKeySet192_fu_162_ap_start_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      O => grp_ClefiaKeySet192_fu_162_ap_start_reg_i_3_n_0
    );
grp_ClefiaKeySet256_fu_148_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFF55550CFF0000"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_ap_ready,
      I1 => grp_ClefiaKeySet192_fu_162_ap_start_reg_i_3_n_0,
      I2 => \^icmp_ln395_fu_235_p2\,
      I3 => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg_0,
      I4 => \^grp_fu_229_p2\,
      I5 => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      O => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg
    );
\icmp_ln395_reg_247[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \icmp_ln395_reg_247[0]_i_2_n_0\,
      I1 => \icmp_ln395_reg_247[0]_i_3_n_0\,
      I2 => \icmp_ln395_reg_247[0]_i_4_n_0\,
      I3 => \icmp_ln395_reg_247[0]_i_5_n_0\,
      O => \^icmp_ln395_fu_235_p2\
    );
\icmp_ln395_reg_247[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^key_bitlen\(26),
      I1 => \^key_bitlen\(8),
      I2 => \^key_bitlen\(9),
      I3 => \^key_bitlen\(14),
      I4 => \icmp_ln395_reg_247[0]_i_6_n_0\,
      I5 => \icmp_ln395_reg_247[0]_i_7_n_0\,
      O => \icmp_ln395_reg_247[0]_i_2_n_0\
    );
\icmp_ln395_reg_247[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^key_bitlen\(18),
      I1 => \^key_bitlen\(19),
      I2 => \^key_bitlen\(20),
      I3 => \^key_bitlen\(22),
      I4 => \icmp_ln395_reg_247[0]_i_8_n_0\,
      O => \icmp_ln395_reg_247[0]_i_3_n_0\
    );
\icmp_ln395_reg_247[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^key_bitlen\(24),
      I1 => \^key_bitlen\(25),
      I2 => \^key_bitlen\(30),
      I3 => \^key_bitlen\(31),
      I4 => \^key_bitlen\(11),
      I5 => \^key_bitlen\(10),
      O => \icmp_ln395_reg_247[0]_i_4_n_0\
    );
\icmp_ln395_reg_247[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^key_bitlen\(4),
      I1 => \^key_bitlen\(5),
      I2 => \^key_bitlen\(29),
      I3 => \^key_bitlen\(28),
      I4 => \^key_bitlen\(3),
      I5 => \^key_bitlen\(2),
      O => \icmp_ln395_reg_247[0]_i_5_n_0\
    );
\icmp_ln395_reg_247[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^key_bitlen\(0),
      I1 => \^key_bitlen\(15),
      I2 => \^key_bitlen\(12),
      I3 => \^key_bitlen\(13),
      O => \icmp_ln395_reg_247[0]_i_6_n_0\
    );
\icmp_ln395_reg_247[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^key_bitlen\(7),
      I1 => \^key_bitlen\(6),
      I2 => \^key_bitlen\(1),
      I3 => \^key_bitlen\(27),
      O => \icmp_ln395_reg_247[0]_i_7_n_0\
    );
\icmp_ln395_reg_247[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^key_bitlen\(16),
      I1 => \^key_bitlen\(17),
      I2 => \^key_bitlen\(23),
      I3 => \^key_bitlen\(21),
      O => \icmp_ln395_reg_247[0]_i_8_n_0\
    );
\icmp_ln398_reg_251[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^grp_fu_223_p2\,
      I1 => Q(0),
      I2 => \^icmp_ln395_fu_235_p2\,
      I3 => icmp_ln398_reg_251,
      O => \ap_CS_fsm_reg[0]_1\
    );
\icmp_ln401_reg_255[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^grp_fu_229_p2\,
      I1 => \^icmp_ln395_fu_235_p2\,
      I2 => Q(0),
      I3 => \^grp_fu_223_p2\,
      I4 => icmp_ln401_reg_255,
      O => \ap_CS_fsm_reg[0]_2\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE0F00"
    )
        port map (
      I0 => \rdata[9]_i_3_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => int_auto_restart_reg_n_0,
      I3 => ap_done,
      I4 => int_ap_ready,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_auto_restart_i_2_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => s_axi_control_WSTRB(0),
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => int_auto_restart_i_2_n_0,
      I4 => int_auto_restart_reg_n_0,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => int_pt_write_i_2_n_0,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[1]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => int_auto_restart_i_2_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart_reg_n_0,
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_auto_restart_i_2_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => s_axi_control_WSTRB(0),
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_ier,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_ier,
      I2 => \int_ier_reg_n_0_[1]\,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \int_ier[1]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => s_axi_control_WSTRB(0),
      O => int_ier
    );
\int_ier[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => int_pt_write_i_2_n_0,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[4]\,
      O => \int_ier[1]_i_3_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
int_interrupt_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => data3(1),
      I2 => data3(0),
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => \int_ier_reg_n_0_[0]\,
      I1 => ap_done,
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata[1]_i_3_n_0\,
      I5 => data3(0),
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(2),
      I2 => \rdata[1]_i_3_n_0\,
      I3 => \int_ier_reg_n_0_[1]\,
      I4 => ap_done,
      I5 => data3(1),
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => data3(0),
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => data3(1),
      R => ap_rst_n_inv
    );
\int_key_bitlen[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^key_bitlen\(0),
      O => \int_key_bitlen[0]_i_1_n_0\
    );
\int_key_bitlen[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^key_bitlen\(10),
      O => \int_key_bitlen[10]_i_1_n_0\
    );
\int_key_bitlen[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^key_bitlen\(11),
      O => \int_key_bitlen[11]_i_1_n_0\
    );
\int_key_bitlen[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^key_bitlen\(12),
      O => \int_key_bitlen[12]_i_1_n_0\
    );
\int_key_bitlen[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^key_bitlen\(13),
      O => \int_key_bitlen[13]_i_1_n_0\
    );
\int_key_bitlen[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^key_bitlen\(14),
      O => \int_key_bitlen[14]_i_1_n_0\
    );
\int_key_bitlen[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^key_bitlen\(15),
      O => \int_key_bitlen[15]_i_1_n_0\
    );
\int_key_bitlen[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^key_bitlen\(16),
      O => \int_key_bitlen[16]_i_1_n_0\
    );
\int_key_bitlen[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^key_bitlen\(17),
      O => \int_key_bitlen[17]_i_1_n_0\
    );
\int_key_bitlen[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^key_bitlen\(18),
      O => \int_key_bitlen[18]_i_1_n_0\
    );
\int_key_bitlen[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^key_bitlen\(19),
      O => \int_key_bitlen[19]_i_1_n_0\
    );
\int_key_bitlen[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^key_bitlen\(1),
      O => \int_key_bitlen[1]_i_1_n_0\
    );
\int_key_bitlen[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^key_bitlen\(20),
      O => \int_key_bitlen[20]_i_1_n_0\
    );
\int_key_bitlen[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^key_bitlen\(21),
      O => \int_key_bitlen[21]_i_1_n_0\
    );
\int_key_bitlen[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^key_bitlen\(22),
      O => \int_key_bitlen[22]_i_1_n_0\
    );
\int_key_bitlen[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^key_bitlen\(23),
      O => \int_key_bitlen[23]_i_1_n_0\
    );
\int_key_bitlen[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^key_bitlen\(24),
      O => \int_key_bitlen[24]_i_1_n_0\
    );
\int_key_bitlen[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^key_bitlen\(25),
      O => \int_key_bitlen[25]_i_1_n_0\
    );
\int_key_bitlen[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^key_bitlen\(26),
      O => \int_key_bitlen[26]_i_1_n_0\
    );
\int_key_bitlen[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^key_bitlen\(27),
      O => \int_key_bitlen[27]_i_1_n_0\
    );
\int_key_bitlen[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^key_bitlen\(28),
      O => \int_key_bitlen[28]_i_1_n_0\
    );
\int_key_bitlen[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^key_bitlen\(29),
      O => \int_key_bitlen[29]_i_1_n_0\
    );
\int_key_bitlen[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^key_bitlen\(2),
      O => \int_key_bitlen[2]_i_1_n_0\
    );
\int_key_bitlen[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^key_bitlen\(30),
      O => \int_key_bitlen[30]_i_1_n_0\
    );
\int_key_bitlen[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \int_key_bitlen[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[2]\,
      O => \int_key_bitlen[31]_i_1_n_0\
    );
\int_key_bitlen[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^key_bitlen\(31),
      O => \int_key_bitlen[31]_i_2_n_0\
    );
\int_key_bitlen[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => int_pt_write_i_2_n_0,
      I4 => \waddr_reg_n_0_[3]\,
      O => \int_key_bitlen[31]_i_3_n_0\
    );
\int_key_bitlen[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^key_bitlen\(3),
      O => \int_key_bitlen[3]_i_1_n_0\
    );
\int_key_bitlen[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^key_bitlen\(4),
      O => \int_key_bitlen[4]_i_1_n_0\
    );
\int_key_bitlen[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^key_bitlen\(5),
      O => \int_key_bitlen[5]_i_1_n_0\
    );
\int_key_bitlen[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^key_bitlen\(6),
      O => \int_key_bitlen[6]_i_1_n_0\
    );
\int_key_bitlen[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^key_bitlen\(7),
      O => \int_key_bitlen[7]_i_1_n_0\
    );
\int_key_bitlen[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^key_bitlen\(8),
      O => \int_key_bitlen[8]_i_1_n_0\
    );
\int_key_bitlen[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^key_bitlen\(9),
      O => \int_key_bitlen[9]_i_1_n_0\
    );
\int_key_bitlen_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[0]_i_1_n_0\,
      Q => \^key_bitlen\(0),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[10]_i_1_n_0\,
      Q => \^key_bitlen\(10),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[11]_i_1_n_0\,
      Q => \^key_bitlen\(11),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[12]_i_1_n_0\,
      Q => \^key_bitlen\(12),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[13]_i_1_n_0\,
      Q => \^key_bitlen\(13),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[14]_i_1_n_0\,
      Q => \^key_bitlen\(14),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[15]_i_1_n_0\,
      Q => \^key_bitlen\(15),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[16]_i_1_n_0\,
      Q => \^key_bitlen\(16),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[17]_i_1_n_0\,
      Q => \^key_bitlen\(17),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[18]_i_1_n_0\,
      Q => \^key_bitlen\(18),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[19]_i_1_n_0\,
      Q => \^key_bitlen\(19),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[1]_i_1_n_0\,
      Q => \^key_bitlen\(1),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[20]_i_1_n_0\,
      Q => \^key_bitlen\(20),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[21]_i_1_n_0\,
      Q => \^key_bitlen\(21),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[22]_i_1_n_0\,
      Q => \^key_bitlen\(22),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[23]_i_1_n_0\,
      Q => \^key_bitlen\(23),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[24]_i_1_n_0\,
      Q => \^key_bitlen\(24),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[25]_i_1_n_0\,
      Q => \^key_bitlen\(25),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[26]_i_1_n_0\,
      Q => \^key_bitlen\(26),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[27]_i_1_n_0\,
      Q => \^key_bitlen\(27),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[28]_i_1_n_0\,
      Q => \^key_bitlen\(28),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[29]_i_1_n_0\,
      Q => \^key_bitlen\(29),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[2]_i_1_n_0\,
      Q => \^key_bitlen\(2),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[30]_i_1_n_0\,
      Q => \^key_bitlen\(30),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[31]_i_2_n_0\,
      Q => \^key_bitlen\(31),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[3]_i_1_n_0\,
      Q => \^key_bitlen\(3),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[4]_i_1_n_0\,
      Q => \^key_bitlen\(4),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[5]_i_1_n_0\,
      Q => \^key_bitlen\(5),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[6]_i_1_n_0\,
      Q => \^key_bitlen\(6),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[7]_i_1_n_0\,
      Q => \^key_bitlen\(7),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[8]_i_1_n_0\,
      Q => \^key_bitlen\(8),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[9]_i_1_n_0\,
      Q => \^key_bitlen\(9),
      R => ap_rst_n_inv
    );
int_pt: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram
     port map (
      D(31 downto 0) => p_0_in(31 downto 0),
      Q(1) => \waddr_reg_n_0_[3]\,
      Q(0) => \waddr_reg_n_0_[2]\,
      ap_clk => ap_clk,
      grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0),
      int_ap_idle => int_ap_idle,
      int_ap_ready => int_ap_ready,
      interrupt => \^interrupt\,
      key_bitlen(30 downto 0) => \^key_bitlen\(31 downto 1),
      \q1_reg[0]_0\ => int_pt_write_reg_n_0,
      \rdata_reg[0]\ => \rdata[0]_i_2_n_0\,
      \rdata_reg[1]\ => \rdata[1]_i_2_n_0\,
      \rdata_reg[1]_0\ => \rdata[1]_i_3_n_0\,
      \rdata_reg[1]_1\ => \rdata[9]_i_3_n_0\,
      \rdata_reg[4]\ => \rdata[31]_i_3_n_0\,
      \rdata_reg[7]\ => int_auto_restart_reg_n_0,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARADDR(2) => s_axi_control_ARADDR(5),
      s_axi_control_ARADDR(1 downto 0) => s_axi_control_ARADDR(3 downto 2),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_ARVALID_0 => int_pt_n_32,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_pt_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_control_ARVALID,
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      O => int_pt_read0
    );
int_pt_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_pt_read0,
      Q => int_pt_read,
      R => ap_rst_n_inv
    );
int_pt_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => int_pt_write_i_2_n_0,
      I1 => s_axi_control_AWADDR(5),
      I2 => s_axi_control_AWADDR(4),
      I3 => aw_hs,
      I4 => int_pt_write_reg_n_0,
      O => int_pt_write_i_1_n_0
    );
int_pt_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020200020"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => rstate(1),
      O => int_pt_write_i_2_n_0
    );
int_pt_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_pt_write_i_1_n_0,
      Q => int_pt_write_reg_n_0,
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFD5D5D0CFC0C0C"
    )
        port map (
      I0 => int_task_ap_done_i_2_n_0,
      I1 => ap_done,
      I2 => auto_restart_status_reg_n_0,
      I3 => int_ap_idle,
      I4 => ap_idle,
      I5 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => \rdata[9]_i_3_n_0\,
      O => int_task_ap_done_i_2_n_0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => int_task_ap_done,
      R => ap_rst_n_inv
    );
\r_1_reg_126[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFE00"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg_0,
      I1 => \^grp_fu_229_p2\,
      I2 => \^grp_fu_223_p2\,
      I3 => \r_1_reg_126_reg[1]_0\,
      I4 => \r_1_reg_126_reg[1]_1\,
      I5 => r_1_reg_126(0),
      O => \r_1_reg_126_reg[1]\
    );
\r_1_reg_126[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222022222220000"
    )
        port map (
      I0 => \r_1_reg_126[2]_i_2_n_0\,
      I1 => \r_1_reg_126_reg[1]_0\,
      I2 => grp_ClefiaKeySet128_fu_176_ap_done,
      I3 => Q(4),
      I4 => \r_1_reg_126_reg[2]\,
      I5 => r_1_reg_126(1),
      O => \ap_CS_fsm_reg[8]\
    );
\r_1_reg_126[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^key_bitlen\(31),
      I1 => \^key_bitlen\(30),
      I2 => Q(2),
      I3 => \^key_bitlen\(27),
      O => \r_1_reg_126[2]_i_10_n_0\
    );
\r_1_reg_126[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \^key_bitlen\(1),
      I1 => \ap_CS_fsm[9]_i_3__3_0\(0),
      I2 => \^key_bitlen\(8),
      I3 => Q(2),
      I4 => \ap_CS_fsm[9]_i_3__3_0\(3),
      O => \r_1_reg_126[2]_i_11_n_0\
    );
\r_1_reg_126[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \^key_bitlen\(8),
      I1 => \ap_CS_fsm[9]_i_3__3_0\(3),
      I2 => \^key_bitlen\(6),
      I3 => Q(2),
      I4 => \ap_CS_fsm[9]_i_3__3_0\(1),
      O => \r_1_reg_126[2]_i_12_n_0\
    );
\r_1_reg_126[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAABAAABAA"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg_0,
      I1 => \ap_CS_fsm[9]_i_6_n_0\,
      I2 => \r_1_reg_126[2]_i_4_n_0\,
      I3 => \ap_CS_fsm[9]_i_9_n_0\,
      I4 => \r_1_reg_126[2]_i_5_n_0\,
      I5 => \r_1_reg_126[2]_i_6_n_0\,
      O => \r_1_reg_126[2]_i_2_n_0\
    );
\r_1_reg_126[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FFFFFD00FD00"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_14_n_0\,
      I1 => Q(2),
      I2 => \^key_bitlen\(14),
      I3 => \r_1_reg_126[2]_i_2_0\,
      I4 => \r_1_reg_126[2]_i_8_n_0\,
      I5 => \r_1_reg_126[2]_i_2_1\,
      O => \r_1_reg_126[2]_i_4_n_0\
    );
\r_1_reg_126[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDDD0"
    )
        port map (
      I0 => \r_reg_104[3]_i_3_0\,
      I1 => \r_reg_104[3]_i_3_1\,
      I2 => \icmp_ln395_reg_247[0]_i_5_n_0\,
      I3 => \r_1_reg_126[2]_i_10_n_0\,
      I4 => \ap_CS_fsm[9]_i_19_n_0\,
      I5 => \r_1_reg_126[2]_i_11_n_0\,
      O => \r_1_reg_126[2]_i_5_n_0\
    );
\r_1_reg_126[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDDD0"
    )
        port map (
      I0 => \r_reg_104[3]_i_3_0\,
      I1 => \r_reg_104[3]_i_3_1\,
      I2 => \icmp_ln395_reg_247[0]_i_5_n_0\,
      I3 => \r_1_reg_126[2]_i_10_n_0\,
      I4 => \ap_CS_fsm[9]_i_23_n_0\,
      I5 => \r_1_reg_126[2]_i_12_n_0\,
      O => \r_1_reg_126[2]_i_6_n_0\
    );
\r_1_reg_126[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(2),
      I1 => \^key_bitlen\(9),
      I2 => \^key_bitlen\(10),
      I3 => \^key_bitlen\(11),
      O => \r_1_reg_126[2]_i_8_n_0\
    );
\r_1_reg_126[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FEFEFE00FE00"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg_0,
      I1 => \^grp_fu_229_p2\,
      I2 => \^grp_fu_223_p2\,
      I3 => \r_1_reg_126_reg[1]_0\,
      I4 => \r_1_reg_126_reg[1]_1\,
      I5 => r_1_reg_126(2),
      O => \r_1_reg_126_reg[3]\
    );
\r_reg_104[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEE0000EEE0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]\,
      I1 => \^key_bitlen_read_reg_241_reg[6]\,
      I2 => icmp_ln401_reg_255,
      I3 => \r_reg_104_reg[1]\,
      I4 => \r_reg_104_reg[1]_0\,
      I5 => \r_reg_104_reg[1]_1\,
      O => \icmp_ln401_reg_255_reg[0]\
    );
\r_reg_104[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE00EE000000E0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]\,
      I1 => \^key_bitlen_read_reg_241_reg[6]\,
      I2 => icmp_ln401_reg_255,
      I3 => \r_reg_104_reg[1]\,
      I4 => \r_reg_104_reg[1]_0\,
      I5 => \r_reg_104_reg[3]\,
      O => \icmp_ln401_reg_255_reg[0]_0\
    );
\r_reg_104[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFFFFFFFFFF"
    )
        port map (
      I0 => \icmp_ln395_reg_247[0]_i_5_n_0\,
      I1 => \icmp_ln395_reg_247[0]_i_4_n_0\,
      I2 => \icmp_ln395_reg_247[0]_i_3_n_0\,
      I3 => \icmp_ln395_reg_247[0]_i_2_n_0\,
      I4 => Q(0),
      I5 => \^ap_start\,
      O => \^ap_cs_fsm_reg[0]\
    );
\r_reg_104[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001300"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_12_n_0\,
      I1 => \ap_CS_fsm[9]_i_11_n_0\,
      I2 => \ap_CS_fsm[9]_i_10_n_0\,
      I3 => \ap_CS_fsm[9]_i_9_n_0\,
      I4 => \r_1_reg_126[2]_i_4_n_0\,
      I5 => \ap_CS_fsm[9]_i_6_n_0\,
      O => \^key_bitlen_read_reg_241_reg[6]\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008CCCC0000"
    )
        port map (
      I0 => \^key_bitlen\(0),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => \rdata[0]_i_3_n_0\,
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(0),
      I1 => \int_ier_reg_n_0_[0]\,
      I2 => s_axi_control_ARADDR(3),
      I3 => int_gie_reg_n_0,
      I4 => s_axi_control_ARADDR(2),
      I5 => \^ap_start\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFFFF11FF11"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => int_task_ap_done,
      I2 => data3(1),
      I3 => s_axi_control_ARADDR(2),
      I4 => \int_ier_reg_n_0_[1]\,
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => int_pt_n_32,
      I4 => s_axi_control_ARADDR(5),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => int_pt_read,
      I1 => rstate(1),
      I2 => rstate(0),
      I3 => s_axi_control_ARVALID,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[31]_i_4_n_0\,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => s_axi_control_ARVALID,
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(0),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(1),
      I5 => int_pt_n_32,
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F3AA"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => s_axi_control_RREADY,
      I2 => int_pt_read,
      I3 => rstate(0),
      I4 => rstate(1),
      O => \rstate[0]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      R => ap_rst_n_inv
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => ap_rst_n_inv
    );
s_axi_control_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      O => s_axi_control_ARREADY
    );
s_axi_control_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_control_AWREADY
    );
s_axi_control_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_control_BVALID
    );
s_axi_control_RVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => int_pt_read,
      O => s_axi_control_RVALID
    );
s_axi_control_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444404"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => s_axi_control_ARVALID,
      I3 => rstate(0),
      I4 => rstate(1),
      O => s_axi_control_WREADY
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CA00FA"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => int_pt_n_32,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F00"
    )
        port map (
      I0 => int_pt_n_32,
      I1 => s_axi_control_WVALID,
      I2 => s_axi_control_BREADY,
      I3 => wstate(1),
      I4 => wstate(0),
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      S => ap_rst_n_inv
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaDecrypt_fu_210_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    r_1_reg_126 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt is
  signal \ap_CS_fsm[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_n_3 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_n_2 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_n_2 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg_n_0 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_n_2 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_n_2 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_n_2 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_n_6 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_n_2 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_n_1 : STD_LOGIC;
  signal grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_n_2 : STD_LOGIC;
  signal grp_ClefiaDecrypt_fu_210_ap_done : STD_LOGIC;
  signal \icmp_ln230_reg_162[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln230_reg_162_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_3__2\ : label is "soft_lutpair55";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \icmp_ln230_reg_162[0]_i_1\ : label is "soft_lutpair55";
begin
\ap_CS_fsm[9]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => r_1_reg_126(2),
      I1 => r_1_reg_126(1),
      I2 => r_1_reg_126(0),
      O => \ap_CS_fsm[9]_i_3__2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_fu_210_ap_done,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg0,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125
     port map (
      D(2 downto 0) => \ap_NS_fsm__0\(9 downto 7),
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm[9]_i_3__2_n_0\,
      \ap_CS_fsm_reg[9]\ => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg,
      \idx105_fu_30_reg[3]_0\ => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_n_3
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_n_3,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_125_fu_86_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(12 downto 11),
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg,
      \idx119_fu_30_reg[3]_0\ => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_n_2
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_n_2,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_126_fu_106_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(14 downto 13),
      Q(1) => ap_CS_fsm_state14,
      Q(0) => ap_CS_fsm_state13,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg,
      \idx123_fu_30_reg[3]_0\ => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_n_2
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_n_2,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_127_fu_112_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(2 downto 1),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[0]\ => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_n_2,
      \ap_CS_fsm_reg[2]\ => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg_n_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_fu_210_ap_start_reg => grp_ClefiaDecrypt_fu_210_ap_start_reg
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_n_2,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_116_1_fu_62_ap_start_reg_reg_n_0,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(6 downto 5),
      Q(1) => ap_CS_fsm_state6,
      Q(0) => \ap_CS_fsm_reg_n_0_[4]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg_reg(0) => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg0
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_n_2,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(16 downto 15),
      Q(1) => ap_CS_fsm_state16,
      Q(0) => ap_CS_fsm_state15,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      \idx127_fu_30_reg[2]_0\ => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_n_2
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_n_2,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_128_fu_119_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[0]\(2) => ap_CS_fsm_state18,
      \ap_CS_fsm_reg[0]\(1) => ap_CS_fsm_state17,
      \ap_CS_fsm_reg[0]\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[16]\(1) => \ap_NS_fsm__0\(17),
      \ap_CS_fsm_reg[16]\(0) => grp_ClefiaDecrypt_fu_210_ap_done,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]_0\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      grp_ClefiaDecrypt_fu_210_ap_start_reg => grp_ClefiaDecrypt_fu_210_ap_start_reg,
      \idx131_fu_30_reg[2]_0\ => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_n_6
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_n_6,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_129_fu_127_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1
     port map (
      D(1) => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_124_fu_78_ap_start_reg0,
      D(0) => \ap_NS_fsm__0\(3),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\ => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_n_2,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_123_1_fu_70_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1
     port map (
      D(0) => \ap_NS_fsm__0\(10),
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      \ap_CS_fsm_reg[10]_0\ => \icmp_ln230_reg_162_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_reg_0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_n_2,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      r_1_reg_126(2 downto 0) => r_1_reg_126(2 downto 0)
    );
grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_n_2,
      Q => grp_ClefiaDecrypt_Pipeline_VITIS_LOOP_230_1_fu_92_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln230_reg_162[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => r_1_reg_126(0),
      I1 => r_1_reg_126(1),
      I2 => r_1_reg_126(2),
      I3 => ap_CS_fsm_state8,
      I4 => \icmp_ln230_reg_162_reg_n_0_[0]\,
      O => \icmp_ln230_reg_162[0]_i_1_n_0\
    );
\icmp_ln230_reg_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln230_reg_162[0]_i_1_n_0\,
      Q => \icmp_ln230_reg_162_reg_n_0_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1 is
  port (
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_pt_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \icmp_ln193_reg_172_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln193_reg_172_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln193_reg_172_reg[0]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1 is
  signal \ap_CS_fsm[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_n_3 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_2 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_n_2 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg_n_0 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_4 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_2 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_2 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_5 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_2 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_1 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_2 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_ap_done : STD_LOGIC;
  signal \icmp_ln193_reg_172[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln193_reg_172_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_3__1\ : label is "soft_lutpair81";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \icmp_ln193_reg_172[0]_i_1\ : label is "soft_lutpair81";
begin
\ap_CS_fsm[9]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \icmp_ln193_reg_172_reg[0]_0\,
      I1 => \icmp_ln193_reg_172_reg[0]_1\,
      I2 => \icmp_ln193_reg_172_reg[0]_2\,
      O => \ap_CS_fsm[9]_i_3__1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_fu_190_ap_done,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg0,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119
     port map (
      D(2 downto 0) => \ap_NS_fsm__0\(9 downto 7),
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm[9]_i_3__1_n_0\,
      \ap_CS_fsm_reg[9]\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      \idx105_fu_30_reg[3]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_n_3
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_n_3,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(12 downto 11),
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      \idx119_fu_30_reg[3]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_2
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_2,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(14 downto 13),
      Q(1) => ap_CS_fsm_state14,
      Q(0) => ap_CS_fsm_state13,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      \idx123_fu_30_reg[3]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_n_2
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_n_2,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1
     port map (
      D(1) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg0,
      D(0) => \ap_NS_fsm__0\(1),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[0]\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_4,
      \ap_CS_fsm_reg[2]\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg_n_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0)
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_4,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg_n_0,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(6 downto 5),
      Q(1) => ap_CS_fsm_state6,
      Q(0) => \ap_CS_fsm_reg_n_0_[4]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_2,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(16 downto 15),
      Q(1) => ap_CS_fsm_state16,
      Q(0) => ap_CS_fsm_state15,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      \idx127_fu_38_reg[2]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_2
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_2,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[16]\(1) => \ap_NS_fsm__0\(17),
      \ap_CS_fsm_reg[16]\(0) => grp_ClefiaEncrypt_1_fu_190_ap_done,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[4]\(2) => ap_CS_fsm_state18,
      \ap_CS_fsm_reg[4]\(1) => ap_CS_fsm_state17,
      \ap_CS_fsm_reg[4]\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      \idx131_fu_34_reg[2]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_5
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_5,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1
     port map (
      D(1) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0,
      D(0) => \ap_NS_fsm__0\(3),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => \ap_CS_fsm_reg_n_0_[2]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg0
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_2,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1
     port map (
      D(0) => \ap_NS_fsm__0\(10),
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      \ap_CS_fsm_reg[10]_0\ => \icmp_ln193_reg_172_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_reg_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_2,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \dec12_i_in_fu_80_reg[3]_0\ => \icmp_ln193_reg_172_reg[0]_2\,
      \dec12_i_in_fu_80_reg[3]_1\ => \icmp_ln193_reg_172_reg[0]_1\,
      \dec12_i_in_fu_80_reg[3]_2\ => \icmp_ln193_reg_172_reg[0]_0\,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_2,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln193_reg_172[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \icmp_ln193_reg_172_reg[0]_2\,
      I1 => \icmp_ln193_reg_172_reg[0]_1\,
      I2 => \icmp_ln193_reg_172_reg[0]_0\,
      I3 => ap_CS_fsm_state8,
      I4 => \icmp_ln193_reg_172_reg_n_0_[0]\,
      O => \icmp_ln193_reg_172[0]_i_1_n_0\
    );
\icmp_ln193_reg_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln193_reg_172[0]_i_1_n_0\,
      Q => \icmp_ln193_reg_172_reg_n_0_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128 is
  port (
    \icmp_ln395_reg_247_reg[0]\ : out STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : out STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_ready : out STD_LOGIC;
    icmp_ln395_reg_247 : in STD_LOGIC;
    icmp_ln398_reg_251 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_done : in STD_LOGIC;
    \r_reg_104_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128 is
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_4 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_0 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_2 : STD_LOGIC;
  signal \^grp_clefiakeyset128_fu_176_ap_done\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  grp_ClefiaKeySet128_fu_176_ap_done <= \^grp_clefiakeyset128_fu_176_ap_done\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset128_fu_176_ap_done\,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      \idx66_fu_30_reg[3]_0\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_n_2
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_n_2,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116
     port map (
      D(0) => ap_NS_fsm(3),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_3,
      \ap_CS_fsm_reg[3]\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_0,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_3,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117
     port map (
      D(1) => ap_NS_fsm(9),
      D(0) => \^grp_clefiakeyset128_fu_176_ap_done\,
      Q(0) => Q(0),
      \ap_CS_fsm_reg[0]\(2) => ap_CS_fsm_state10,
      \ap_CS_fsm_reg[0]\(1) => ap_CS_fsm_state9,
      \ap_CS_fsm_reg[0]\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[8]\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_ready => grp_ClefiaKeySet128_fu_176_ap_ready,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      grp_ClefiaKeySet192_fu_162_ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
      icmp_ln395_reg_247 => icmp_ln395_reg_247,
      \icmp_ln395_reg_247_reg[0]\ => \icmp_ln395_reg_247_reg[0]\,
      icmp_ln398_reg_251 => icmp_ln398_reg_251,
      \r_reg_104_reg[1]\ => \r_reg_104_reg[1]\
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_4,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_start_reg_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_2
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_2,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1
     port map (
      D(0) => ap_NS_fsm(4),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[26]_0\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_2,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_2,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1
     port map (
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[6]_0\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_2,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192 is
  port (
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_ready : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    \r_reg_104[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : in STD_LOGIC;
    grp_fu_223_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192 is
  signal add_ln340_fu_196_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln340_reg_274 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal ap_NS_fsm112_out : STD_LOGIC;
  signal ap_NS_fsm117_out : STD_LOGIC;
  signal ap_NS_fsm17_out : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache_0\ : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_7 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_3 : STD_LOGIC;
  signal \^grp_clefiakeyset192_fu_162_ap_done\ : STD_LOGIC;
  signal tmp_fu_214_p3 : STD_LOGIC;
  signal trunc_ln341_reg_287 : STD_LOGIC;
  signal \trunc_ln341_reg_287[0]_i_1_n_0\ : STD_LOGIC;
  signal zext_ln348_fu_230_p1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln340_reg_274[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \add_ln340_reg_274[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \add_ln340_reg_274[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \add_ln340_reg_274[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_2__0\ : label is "soft_lutpair152";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  grp_ClefiaKeySet192_fu_162_ap_done <= \^grp_clefiakeyset192_fu_162_ap_done\;
\add_ln340_reg_274[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln348_fu_230_p1(4),
      O => add_ln340_fu_196_p2(0)
    );
\add_ln340_reg_274[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln348_fu_230_p1(4),
      I1 => tmp_fu_214_p3,
      O => add_ln340_fu_196_p2(1)
    );
\add_ln340_reg_274[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_fu_214_p3,
      I1 => zext_ln348_fu_230_p1(4),
      I2 => zext_ln348_fu_230_p1(6),
      O => add_ln340_fu_196_p2(2)
    );
\add_ln340_reg_274[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => zext_ln348_fu_230_p1(6),
      I1 => zext_ln348_fu_230_p1(7),
      I2 => zext_ln348_fu_230_p1(4),
      I3 => tmp_fu_214_p3,
      O => add_ln340_fu_196_p2(3)
    );
\add_ln340_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln340_fu_196_p2(0),
      Q => add_ln340_reg_274(0),
      R => '0'
    );
\add_ln340_reg_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln340_fu_196_p2(1),
      Q => add_ln340_reg_274(1),
      R => '0'
    );
\add_ln340_reg_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln340_fu_196_p2(2),
      Q => add_ln340_reg_274(2),
      R => '0'
    );
\add_ln340_reg_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln340_fu_196_p2(3),
      Q => add_ln340_reg_274(3),
      R => '0'
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88088888"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => tmp_fu_214_p3,
      I2 => zext_ln348_fu_230_p1(4),
      I3 => zext_ln348_fu_230_p1(6),
      I4 => zext_ln348_fu_230_p1(7),
      O => ap_NS_fsm112_out
    );
\ap_CS_fsm[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => tmp_fu_214_p3,
      I2 => zext_ln348_fu_230_p1(4),
      I3 => zext_ln348_fu_230_p1(6),
      I4 => zext_ln348_fu_230_p1(7),
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset192_fu_162_ap_done\,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaDoubleSwap_1_fu_157: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_9
     port map (
      D(0) => ap_NS_fsm(10),
      E(0) => ap_NS_fsm17_out,
      Q(0) => ap_CS_fsm_state11,
      \ap_CS_fsm_reg[1]_0\ => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      \idx_fu_94_reg[3]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_1
    );
grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_3,
      Q => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => ap_NS_fsm17_out,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      \idx51_fu_30_reg[4]_0\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_n_2
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_n_2,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[0]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_n_2,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_n_2,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110
     port map (
      D(2 downto 0) => ap_NS_fsm(13 downto 11),
      Q(1) => ap_CS_fsm_state13,
      Q(0) => ap_CS_fsm_state12,
      \ap_CS_fsm_reg[13]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_1,
      ap_NS_fsm112_out => ap_NS_fsm112_out,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_3,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_3,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111
     port map (
      Q(2) => ap_CS_fsm_state14,
      Q(1) => ap_CS_fsm_state13,
      Q(0) => ap_CS_fsm_state10,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_1,
      ap_rst_n => ap_rst_n,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_3,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 => grp_ClefiaDoubleSwap_1_fu_157_n_1,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_2,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_2,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112
     port map (
      D(2 downto 0) => ap_NS_fsm(9 downto 7),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[7]\(0) => tmp_fu_214_p3,
      \ap_CS_fsm_reg[9]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_2,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_3,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_3,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113
     port map (
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_2,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_3,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_3,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114
     port map (
      D(1) => ap_NS_fsm(14),
      D(0) => \^grp_clefiakeyset192_fu_162_ap_done\,
      Q(1) => ap_CS_fsm_state15,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]_0\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]_0\,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]_1\,
      \ap_CS_fsm_reg[7]_1\(0) => D(0),
      \ap_CS_fsm_reg[7]_2\ => \ap_CS_fsm_reg[7]_2\,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_7,
      grp_ClefiaKeySet192_fu_162_ap_ready => grp_ClefiaKeySet192_fu_162_ap_ready,
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      grp_fu_223_p2 => grp_fu_223_p2,
      \r_1_reg_126_reg[1]\(1 downto 0) => Q(1 downto 0),
      \r_reg_104[2]_i_3\ => \r_reg_104[2]_i_3\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_7,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1
     port map (
      D(0) => ap_NS_fsm(3),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_n_3,
      \ap_CS_fsm_reg[3]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_1,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache_0\,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_n_3,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1
     port map (
      D(0) => ap_NS_fsm(4),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[52]_0\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_3,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache_0\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_inv\,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_3,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
\i_fu_68[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm117_out
    );
\i_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => add_ln340_reg_274(0),
      Q => zext_ln348_fu_230_p1(4),
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => add_ln340_reg_274(1),
      Q => tmp_fu_214_p3,
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => add_ln340_reg_274(2),
      Q => zext_ln348_fu_230_p1(6),
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => add_ln340_reg_274(3),
      Q => zext_ln348_fu_230_p1(7),
      R => ap_NS_fsm117_out
    );
\trunc_ln341_reg_287[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFFFD0F00000"
    )
        port map (
      I0 => zext_ln348_fu_230_p1(7),
      I1 => zext_ln348_fu_230_p1(6),
      I2 => zext_ln348_fu_230_p1(4),
      I3 => tmp_fu_214_p3,
      I4 => ap_CS_fsm_state7,
      I5 => trunc_ln341_reg_287,
      O => \trunc_ln341_reg_287[0]_i_1_n_0\
    );
\trunc_ln341_reg_287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln341_reg_287[0]_i_1_n_0\,
      Q => trunc_ln341_reg_287,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256 is
  port (
    \r_reg_104_reg[2]\ : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln401_reg_255_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_ready : out STD_LOGIC;
    \r_reg_104_reg[2]_0\ : in STD_LOGIC;
    \r_reg_104_reg[2]_1\ : in STD_LOGIC;
    \r_reg_104_reg[2]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_fu_162_ap_done : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    icmp_ln398_reg_251 : in STD_LOGIC;
    icmp_ln395_reg_247 : in STD_LOGIC;
    \r_reg_104_reg[2]_3\ : in STD_LOGIC;
    \r_reg_104_reg[2]_4\ : in STD_LOGIC;
    icmp_ln401_reg_255 : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : in STD_LOGIC;
    grp_fu_229_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256 is
  signal add_ln373_fu_196_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln373_reg_274 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal ap_NS_fsm111_out : STD_LOGIC;
  signal ap_NS_fsm117_out : STD_LOGIC;
  signal ap_NS_fsm17_out : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache_0\ : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_0 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_2 : STD_LOGIC;
  signal \^grp_clefiakeyset256_fu_148_ap_done\ : STD_LOGIC;
  signal \r_reg_104[3]_i_7_n_0\ : STD_LOGIC;
  signal tmp_fu_214_p3 : STD_LOGIC;
  signal trunc_ln374_reg_287 : STD_LOGIC;
  signal \trunc_ln374_reg_287[0]_i_1_n_0\ : STD_LOGIC;
  signal zext_ln381_fu_230_p1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln373_reg_274[0]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \add_ln373_reg_274[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \add_ln373_reg_274[2]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \add_ln373_reg_274[3]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2\ : label is "soft_lutpair202";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  grp_ClefiaKeySet256_fu_148_ap_done <= \^grp_clefiakeyset256_fu_148_ap_done\;
\add_ln373_reg_274[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln381_fu_230_p1(4),
      O => add_ln373_fu_196_p2(0)
    );
\add_ln373_reg_274[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln381_fu_230_p1(4),
      I1 => tmp_fu_214_p3,
      O => add_ln373_fu_196_p2(1)
    );
\add_ln373_reg_274[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_fu_214_p3,
      I1 => zext_ln381_fu_230_p1(4),
      I2 => zext_ln381_fu_230_p1(6),
      O => add_ln373_fu_196_p2(2)
    );
\add_ln373_reg_274[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_fu_214_p3,
      I1 => zext_ln381_fu_230_p1(4),
      I2 => zext_ln381_fu_230_p1(6),
      I3 => zext_ln381_fu_230_p1(7),
      O => add_ln373_fu_196_p2(3)
    );
\add_ln373_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln373_fu_196_p2(0),
      Q => add_ln373_reg_274(0),
      R => '0'
    );
\add_ln373_reg_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln373_fu_196_p2(1),
      Q => add_ln373_reg_274(1),
      R => '0'
    );
\add_ln373_reg_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln373_fu_196_p2(2),
      Q => add_ln373_reg_274(2),
      R => '0'
    );
\add_ln373_reg_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln373_fu_196_p2(3),
      Q => add_ln373_reg_274(3),
      R => '0'
    );
\ap_CS_fsm[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => tmp_fu_214_p3,
      I1 => ap_CS_fsm_state7,
      I2 => zext_ln381_fu_230_p1(7),
      I3 => zext_ln381_fu_230_p1(4),
      I4 => zext_ln381_fu_230_p1(6),
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => tmp_fu_214_p3,
      I1 => ap_CS_fsm_state7,
      I2 => zext_ln381_fu_230_p1(7),
      I3 => zext_ln381_fu_230_p1(4),
      I4 => zext_ln381_fu_230_p1(6),
      O => ap_NS_fsm111_out
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset256_fu_148_ap_done\,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
grp_ClefiaDoubleSwap_1_fu_157: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1
     port map (
      D(0) => ap_NS_fsm(10),
      E(0) => ap_NS_fsm17_out,
      Q(0) => ap_CS_fsm_state11,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      \idx_fu_94_reg[3]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_1
    );
grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_3,
      Q => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => ap_NS_fsm17_out,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      \idx31_fu_30_reg[4]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_n_2
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_n_2,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_2
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_2,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14
     port map (
      D(2 downto 0) => ap_NS_fsm(13 downto 11),
      Q(2) => ap_CS_fsm_state13,
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[11]\(0) => tmp_fu_214_p3,
      \ap_CS_fsm_reg[13]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_3,
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_3,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15
     port map (
      Q(2) => ap_CS_fsm_state14,
      Q(1) => ap_CS_fsm_state13,
      Q(0) => ap_CS_fsm_state10,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_3,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 => grp_ClefiaDoubleSwap_1_fu_157_n_1,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_2,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_2,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16
     port map (
      D(2 downto 0) => ap_NS_fsm(9 downto 7),
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[9]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_2,
      ap_NS_fsm111_out => ap_NS_fsm111_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_3,
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_3,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17
     port map (
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_3,
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_3,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18
     port map (
      D(1) => ap_NS_fsm(14),
      D(0) => \^grp_clefiakeyset256_fu_148_ap_done\,
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[0]\(1) => ap_CS_fsm_state15,
      \ap_CS_fsm_reg[0]\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[6]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[6]_1\ => \ap_CS_fsm_reg[6]_1\,
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet192_fu_162_ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_9,
      grp_ClefiaKeySet256_fu_148_ap_ready => grp_ClefiaKeySet256_fu_148_ap_ready,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      grp_fu_229_p2 => grp_fu_229_p2,
      icmp_ln395_reg_247 => icmp_ln395_reg_247,
      icmp_ln398_reg_251 => icmp_ln398_reg_251,
      icmp_ln401_reg_255 => icmp_ln401_reg_255,
      \icmp_ln401_reg_255_reg[0]\ => \icmp_ln401_reg_255_reg[0]\,
      \r_reg_104[3]_i_5\ => \r_reg_104[3]_i_7_n_0\,
      \r_reg_104_reg[2]\ => \r_reg_104_reg[2]\,
      \r_reg_104_reg[2]_0\ => \r_reg_104_reg[2]_0\,
      \r_reg_104_reg[2]_1\ => \r_reg_104_reg[2]_1\,
      \r_reg_104_reg[2]_2\ => \r_reg_104_reg[2]_2\,
      \r_reg_104_reg[2]_3\ => \r_reg_104_reg[2]_3\,
      \r_reg_104_reg[2]_4\ => \r_reg_104_reg[2]_4\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_9,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1
     port map (
      D(0) => ap_NS_fsm(3),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_3,
      \ap_CS_fsm_reg[3]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_0,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache_0\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_3,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1
     port map (
      D(0) => ap_NS_fsm(4),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[52]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_2,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache_0\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_2,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_fu_68[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      O => ap_NS_fsm117_out
    );
\i_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => add_ln373_reg_274(0),
      Q => zext_ln381_fu_230_p1(4),
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => add_ln373_reg_274(1),
      Q => tmp_fu_214_p3,
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => add_ln373_reg_274(2),
      Q => zext_ln381_fu_230_p1(6),
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => add_ln373_reg_274(3),
      Q => zext_ln381_fu_230_p1(7),
      R => ap_NS_fsm117_out
    );
\r_reg_104[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      O => \r_reg_104[3]_i_7_n_0\
    );
\trunc_ln374_reg_287[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCC004C00"
    )
        port map (
      I0 => zext_ln381_fu_230_p1(6),
      I1 => zext_ln381_fu_230_p1(4),
      I2 => zext_ln381_fu_230_p1(7),
      I3 => ap_CS_fsm_state7,
      I4 => tmp_fu_214_p3,
      I5 => trunc_ln374_reg_287,
      O => \trunc_ln374_reg_287[0]_i_1_n_0\
    );
\trunc_ln374_reg_287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln374_reg_287[0]_i_1_n_0\,
      Q => trunc_ln374_reg_287,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b01000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b10000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia is
  signal \<const0>\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_21_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_22_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_done : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal control_s_axi_U_n_0 : STD_LOGIC;
  signal control_s_axi_U_n_3 : STD_LOGIC;
  signal control_s_axi_U_n_4 : STD_LOGIC;
  signal control_s_axi_U_n_45 : STD_LOGIC;
  signal control_s_axi_U_n_46 : STD_LOGIC;
  signal control_s_axi_U_n_47 : STD_LOGIC;
  signal control_s_axi_U_n_48 : STD_LOGIC;
  signal control_s_axi_U_n_49 : STD_LOGIC;
  signal control_s_axi_U_n_5 : STD_LOGIC;
  signal control_s_axi_U_n_6 : STD_LOGIC;
  signal control_s_axi_U_n_7 : STD_LOGIC;
  signal control_s_axi_U_n_8 : STD_LOGIC;
  signal grp_ClefiaDecrypt_fu_210_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_fu_210_n_3 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_0 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_pt_address0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal grp_ClefiaKeySet128_fu_176_ap_done : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_0 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_ap_done : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_0 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_ap_done : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_0 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_5 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_6 : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_n_2 : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_n_3 : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_n_4 : STD_LOGIC;
  signal grp_fu_223_p2 : STD_LOGIC;
  signal grp_fu_229_p2 : STD_LOGIC;
  signal icmp_ln395_fu_235_p2 : STD_LOGIC;
  signal icmp_ln395_reg_247 : STD_LOGIC;
  signal icmp_ln398_reg_251 : STD_LOGIC;
  signal icmp_ln401_reg_255 : STD_LOGIC;
  signal key_bitlen : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal key_bitlen_read_reg_241 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r_1_reg_126 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \r_1_reg_126[2]_i_7_n_0\ : STD_LOGIC;
  signal \r_1_reg_126[2]_i_9_n_0\ : STD_LOGIC;
  signal \r_reg_104[2]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg_104[2]_i_8_n_0\ : STD_LOGIC;
  signal \r_reg_104[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_104_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_reg_104_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_reg_104_reg_n_0_[3]\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_reg_104[2]_i_5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \r_reg_104[2]_i_8\ : label is "soft_lutpair210";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => key_bitlen_read_reg_241(26),
      I2 => key_bitlen_read_reg_241(22),
      I3 => key_bitlen_read_reg_241(20),
      O => \ap_CS_fsm[9]_i_16_n_0\
    );
\ap_CS_fsm[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => key_bitlen_read_reg_241(25),
      I1 => key_bitlen_read_reg_241(24),
      I2 => key_bitlen_read_reg_241(0),
      I3 => key_bitlen_read_reg_241(19),
      O => \ap_CS_fsm[9]_i_17_n_0\
    );
\ap_CS_fsm[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => key_bitlen_read_reg_241(17),
      I1 => key_bitlen_read_reg_241(16),
      I2 => key_bitlen_read_reg_241(23),
      I3 => key_bitlen_read_reg_241(15),
      I4 => key_bitlen_read_reg_241(18),
      I5 => key_bitlen_read_reg_241(21),
      O => \ap_CS_fsm[9]_i_18_n_0\
    );
\ap_CS_fsm[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => key_bitlen_read_reg_241(4),
      I1 => key_bitlen_read_reg_241(28),
      I2 => key_bitlen_read_reg_241(29),
      I3 => key_bitlen_read_reg_241(27),
      I4 => key_bitlen_read_reg_241(31),
      I5 => key_bitlen_read_reg_241(5),
      O => \ap_CS_fsm[9]_i_21_n_0\
    );
\ap_CS_fsm[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => key_bitlen_read_reg_241(2),
      I1 => key_bitlen_read_reg_241(30),
      I2 => ap_CS_fsm_state6,
      I3 => key_bitlen_read_reg_241(3),
      O => \ap_CS_fsm[9]_i_22_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi
     port map (
      D(1) => ap_NS_fsm(9),
      D(0) => ap_NS_fsm(1),
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm[9]_i_3__3_0\(9 downto 1) => key_bitlen_read_reg_241(14 downto 6),
      \ap_CS_fsm[9]_i_3__3_0\(0) => key_bitlen_read_reg_241(1),
      \ap_CS_fsm_reg[0]\ => control_s_axi_U_n_6,
      \ap_CS_fsm_reg[0]_0\ => control_s_axi_U_n_47,
      \ap_CS_fsm_reg[0]_1\ => control_s_axi_U_n_48,
      \ap_CS_fsm_reg[0]_2\ => control_s_axi_U_n_49,
      \ap_CS_fsm_reg[1]\ => grp_ClefiaKeySet256_fu_148_n_5,
      \ap_CS_fsm_reg[8]\ => control_s_axi_U_n_3,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_pt_address0(3 downto 2),
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet128_fu_176_ap_ready => grp_ClefiaKeySet128_fu_176_ap_ready,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_start_reg_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_n_2,
      grp_ClefiaKeySet192_fu_162_ap_ready => grp_ClefiaKeySet192_fu_162_ap_ready,
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      grp_ClefiaKeySet192_fu_162_ap_start_reg_reg => control_s_axi_U_n_46,
      grp_ClefiaKeySet256_fu_148_ap_done => grp_ClefiaKeySet256_fu_148_ap_done,
      grp_ClefiaKeySet256_fu_148_ap_ready => grp_ClefiaKeySet256_fu_148_ap_ready,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_ap_start_reg_reg => control_s_axi_U_n_45,
      grp_ClefiaKeySet256_fu_148_ap_start_reg_reg_0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_n_3,
      grp_fu_223_p2 => grp_fu_223_p2,
      grp_fu_229_p2 => grp_fu_229_p2,
      icmp_ln395_fu_235_p2 => icmp_ln395_fu_235_p2,
      icmp_ln398_reg_251 => icmp_ln398_reg_251,
      icmp_ln401_reg_255 => icmp_ln401_reg_255,
      \icmp_ln401_reg_255_reg[0]\ => control_s_axi_U_n_5,
      \icmp_ln401_reg_255_reg[0]_0\ => control_s_axi_U_n_8,
      interrupt => interrupt,
      key_bitlen(31 downto 0) => key_bitlen(31 downto 0),
      \key_bitlen_read_reg_241_reg[6]\ => control_s_axi_U_n_7,
      r_1_reg_126(2 downto 0) => r_1_reg_126(3 downto 1),
      \r_1_reg_126[2]_i_2_0\ => \r_1_reg_126[2]_i_7_n_0\,
      \r_1_reg_126[2]_i_2_1\ => \r_1_reg_126[2]_i_9_n_0\,
      \r_1_reg_126[2]_i_2_2\ => \ap_CS_fsm[9]_i_16_n_0\,
      \r_1_reg_126[2]_i_2_3\ => \ap_CS_fsm[9]_i_17_n_0\,
      \r_1_reg_126[2]_i_2_4\ => \ap_CS_fsm[9]_i_18_n_0\,
      \r_1_reg_126_reg[1]\ => control_s_axi_U_n_0,
      \r_1_reg_126_reg[1]_0\ => grp_ClefiaKeySet256_fu_148_n_6,
      \r_1_reg_126_reg[1]_1\ => grp_ClefiaKeySet192_fu_162_n_1,
      \r_1_reg_126_reg[2]\ => grp_ClefiaKeySet192_fu_162_n_3,
      \r_1_reg_126_reg[3]\ => control_s_axi_U_n_4,
      \r_reg_104[3]_i_3_0\ => \ap_CS_fsm[9]_i_22_n_0\,
      \r_reg_104[3]_i_3_1\ => \ap_CS_fsm[9]_i_21_n_0\,
      \r_reg_104_reg[1]\ => \r_reg_104[3]_i_4_n_0\,
      \r_reg_104_reg[1]_0\ => grp_ClefiaKeySet128_fu_176_n_0,
      \r_reg_104_reg[1]_1\ => \r_reg_104_reg_n_0_[1]\,
      \r_reg_104_reg[3]\ => \r_reg_104_reg_n_0_[3]\,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
grp_ClefiaDecrypt_fu_210: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt
     port map (
      D(1) => ap_NS_fsm(10),
      D(0) => ap_NS_fsm(0),
      Q(2) => ap_CS_fsm_state11,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[9]_0\ => grp_ClefiaDecrypt_fu_210_n_3,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_ClefiaDecrypt_fu_210_ap_start_reg => grp_ClefiaDecrypt_fu_210_ap_start_reg,
      r_1_reg_126(2 downto 0) => r_1_reg_126(3 downto 1)
    );
grp_ClefiaDecrypt_fu_210_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_fu_210_n_3,
      Q => grp_ClefiaDecrypt_fu_210_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_fu_190: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaEncrypt_1_fu_190_n_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_pt_address0(3 downto 2),
      \icmp_ln193_reg_172_reg[0]_0\ => \r_reg_104_reg_n_0_[3]\,
      \icmp_ln193_reg_172_reg[0]_1\ => \r_reg_104_reg_n_0_[2]\,
      \icmp_ln193_reg_172_reg[0]_2\ => \r_reg_104_reg_n_0_[1]\
    );
grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_fu_190_n_0,
      Q => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_fu_176: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128
     port map (
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet128_fu_176_ap_ready => grp_ClefiaKeySet128_fu_176_ap_ready,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      grp_ClefiaKeySet192_fu_162_ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
      icmp_ln395_reg_247 => icmp_ln395_reg_247,
      \icmp_ln395_reg_247_reg[0]\ => grp_ClefiaKeySet128_fu_176_n_0,
      icmp_ln398_reg_251 => icmp_ln398_reg_251,
      \r_reg_104_reg[1]\ => grp_ClefiaKeySet256_fu_148_n_1
    );
grp_ClefiaKeySet128_fu_176_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_47,
      Q => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_fu_162: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192
     port map (
      D(0) => ap_NS_fsm(7),
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[14]_0\ => grp_ClefiaKeySet192_fu_162_n_0,
      \ap_CS_fsm_reg[7]_0\ => grp_ClefiaKeySet192_fu_162_n_1,
      \ap_CS_fsm_reg[7]_1\ => grp_ClefiaKeySet192_fu_162_n_3,
      \ap_CS_fsm_reg[7]_2\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_n_3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet192_fu_162_ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
      grp_ClefiaKeySet192_fu_162_ap_ready => grp_ClefiaKeySet192_fu_162_ap_ready,
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      grp_fu_223_p2 => grp_fu_223_p2,
      \r_reg_104[2]_i_3\ => \r_reg_104[2]_i_8_n_0\
    );
grp_ClefiaKeySet192_fu_162_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_46,
      Q => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet256_fu_148: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256
     port map (
      D(1) => ap_NS_fsm(6),
      D(0) => ap_NS_fsm(2),
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[6]_0\ => grp_ClefiaKeySet256_fu_148_n_6,
      \ap_CS_fsm_reg[6]_1\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_n_3,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_ClefiaKeySet256_fu_148_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet192_fu_162_ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
      grp_ClefiaKeySet256_fu_148_ap_done => grp_ClefiaKeySet256_fu_148_ap_done,
      grp_ClefiaKeySet256_fu_148_ap_ready => grp_ClefiaKeySet256_fu_148_ap_ready,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      grp_fu_229_p2 => grp_fu_229_p2,
      icmp_ln395_reg_247 => icmp_ln395_reg_247,
      icmp_ln398_reg_251 => icmp_ln398_reg_251,
      icmp_ln401_reg_255 => icmp_ln401_reg_255,
      \icmp_ln401_reg_255_reg[0]\ => grp_ClefiaKeySet256_fu_148_n_5,
      \r_reg_104_reg[2]\ => grp_ClefiaKeySet256_fu_148_n_0,
      \r_reg_104_reg[2]_0\ => control_s_axi_U_n_6,
      \r_reg_104_reg[2]_1\ => control_s_axi_U_n_7,
      \r_reg_104_reg[2]_2\ => \r_reg_104_reg_n_0_[2]\,
      \r_reg_104_reg[2]_3\ => \r_reg_104[2]_i_5_n_0\,
      \r_reg_104_reg[2]_4\ => grp_ClefiaKeySet192_fu_162_n_0
    );
grp_ClefiaKeySet256_fu_148_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_45,
      Q => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_clefia_Pipeline_VITIS_LOOP_116_1
     port map (
      D(1) => ap_NS_fsm(8),
      D(0) => ap_NS_fsm(5),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[4]\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      icmp_ln395_reg_247 => icmp_ln395_reg_247,
      \icmp_ln395_reg_247_reg[0]\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_n_2,
      \icmp_ln395_reg_247_reg[0]_0\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_n_3
    );
grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_n_4,
      Q => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_204_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln395_reg_247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => icmp_ln395_fu_235_p2,
      Q => icmp_ln395_reg_247,
      R => '0'
    );
\icmp_ln398_reg_251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_48,
      Q => icmp_ln398_reg_251,
      R => '0'
    );
\icmp_ln401_reg_255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_49,
      Q => icmp_ln401_reg_255,
      R => '0'
    );
\key_bitlen_read_reg_241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(0),
      Q => key_bitlen_read_reg_241(0),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(10),
      Q => key_bitlen_read_reg_241(10),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(11),
      Q => key_bitlen_read_reg_241(11),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(12),
      Q => key_bitlen_read_reg_241(12),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(13),
      Q => key_bitlen_read_reg_241(13),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(14),
      Q => key_bitlen_read_reg_241(14),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(15),
      Q => key_bitlen_read_reg_241(15),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(16),
      Q => key_bitlen_read_reg_241(16),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(17),
      Q => key_bitlen_read_reg_241(17),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(18),
      Q => key_bitlen_read_reg_241(18),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(19),
      Q => key_bitlen_read_reg_241(19),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(1),
      Q => key_bitlen_read_reg_241(1),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(20),
      Q => key_bitlen_read_reg_241(20),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(21),
      Q => key_bitlen_read_reg_241(21),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(22),
      Q => key_bitlen_read_reg_241(22),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(23),
      Q => key_bitlen_read_reg_241(23),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(24),
      Q => key_bitlen_read_reg_241(24),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(25),
      Q => key_bitlen_read_reg_241(25),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(26),
      Q => key_bitlen_read_reg_241(26),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(27),
      Q => key_bitlen_read_reg_241(27),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(28),
      Q => key_bitlen_read_reg_241(28),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(29),
      Q => key_bitlen_read_reg_241(29),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(2),
      Q => key_bitlen_read_reg_241(2),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(30),
      Q => key_bitlen_read_reg_241(30),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(31),
      Q => key_bitlen_read_reg_241(31),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(3),
      Q => key_bitlen_read_reg_241(3),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(4),
      Q => key_bitlen_read_reg_241(4),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(5),
      Q => key_bitlen_read_reg_241(5),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(6),
      Q => key_bitlen_read_reg_241(6),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(7),
      Q => key_bitlen_read_reg_241(7),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(8),
      Q => key_bitlen_read_reg_241(8),
      R => '0'
    );
\key_bitlen_read_reg_241_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(9),
      Q => key_bitlen_read_reg_241(9),
      R => '0'
    );
\r_1_reg_126[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => key_bitlen_read_reg_241(14),
      I2 => key_bitlen_read_reg_241(12),
      I3 => key_bitlen_read_reg_241(13),
      O => \r_1_reg_126[2]_i_7_n_0\
    );
\r_1_reg_126[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => key_bitlen_read_reg_241(10),
      I2 => key_bitlen_read_reg_241(11),
      I3 => key_bitlen_read_reg_241(9),
      O => \r_1_reg_126[2]_i_9_n_0\
    );
\r_1_reg_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_0,
      Q => r_1_reg_126(1),
      R => '0'
    );
\r_1_reg_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_3,
      Q => r_1_reg_126(2),
      R => '0'
    );
\r_1_reg_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_4,
      Q => r_1_reg_126(3),
      R => '0'
    );
\r_reg_104[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => icmp_ln398_reg_251,
      I1 => icmp_ln395_reg_247,
      I2 => icmp_ln401_reg_255,
      O => \r_reg_104[2]_i_5_n_0\
    );
\r_reg_104[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln395_reg_247,
      I1 => icmp_ln398_reg_251,
      O => \r_reg_104[2]_i_8_n_0\
    );
\r_reg_104[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln395_reg_247,
      I1 => icmp_ln398_reg_251,
      O => \r_reg_104[3]_i_4_n_0\
    );
\r_reg_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_5,
      Q => \r_reg_104_reg_n_0_[1]\,
      R => '0'
    );
\r_reg_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_fu_148_n_0,
      Q => \r_reg_104_reg_n_0_[2]\,
      R => '0'
    );
\r_reg_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_8,
      Q => \r_reg_104_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_clefia_0_0,clefia,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "clefia,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "11'b00000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "11'b01000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "11'b10000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "11'b00000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "11'b00000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "11'b00000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "11'b00000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "11'b00000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "11'b00001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "11'b00010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "11'b00100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
