{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699215216542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699215216542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 17:13:36 2023 " "Processing started: Sun Nov 05 17:13:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699215216542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699215216542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bloco2_sprits -c bloco2_sprits " "Command: quartus_map --read_settings_files=on --write_settings_files=off bloco2_sprits -c bloco2_sprits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699215216542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699215217607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699215217607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_px_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file count_px_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_px_clk " "Found entity 1: count_px_clk" {  } { { "count_px_clk.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/count_px_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699215238450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699215238450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_h_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file count_h_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_h_sync " "Found entity 1: count_h_sync" {  } { { "count_h_sync.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/count_h_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699215238466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699215238466 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sprits_main.v(105) " "Verilog HDL information at sprits_main.v(105): always construct contains both blocking and non-blocking assignments" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699215238466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprits_main.v 1 1 " "Found 1 design units, including 1 entities, in source file sprits_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprits_main " "Found entity 1: sprits_main" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699215238466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699215238466 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sprits_finder_position.v(37) " "Verilog HDL information at sprits_finder_position.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "sprits_finder_position.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_finder_position.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699215238482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprits_finder_position.v 1 1 " "Found 1 design units, including 1 entities, in source file sprits_finder_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprits_finder_position " "Found entity 1: sprits_finder_position" {  } { { "sprits_finder_position.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_finder_position.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699215238482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699215238482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sprits_main " "Elaborating entity \"sprits_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699215238544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprit_found sprits_main.v(26) " "Verilog HDL or VHDL warning at sprits_main.v(26): object \"sprit_found\" assigned a value but never read" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699215238544 "|sprits_main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "layer sprits_main.v(27) " "Verilog HDL or VHDL warning at sprits_main.v(27): object \"layer\" assigned a value but never read" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699215238544 "|sprits_main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index sprits_main.v(34) " "Verilog HDL or VHDL warning at sprits_main.v(34): object \"index\" assigned a value but never read" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699215238544 "|sprits_main"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "layer_number sprits_main.v(32) " "Verilog HDL error at sprits_main.v(32): variable \"layer_number\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "sprits_main.v" "" { Text "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/sprits_main.v" 32 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1699215238560 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699215238560 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/output_files/bloco2_sprits.map.smsg " "Generated suppressed messages file C:/Users/elber/OneDrive - Universidade Federal da Bahia/LAB IV/Rascunho/bloco2_sprits/output_files/bloco2_sprits.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699215238622 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699215238732 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 05 17:13:58 2023 " "Processing ended: Sun Nov 05 17:13:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699215238732 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699215238732 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699215238732 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699215238732 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699215239466 ""}
