<?xml version="1.0" ?><text author="Francesco de Paulis, Riccardo Cecchetti, Carlo Olivieri, Stefano Piersanti, Antonio Orlandi, Markus Buecker" dateCollected="2019-11-03" id="autogum_academic_doc249" shortTile="efficient-iterative" sourceURL="https://www.mdpi.com/2079-9292/8/11/1219/htm" speakerCount="0" speakerList="none" title="Efficient Iterative Process Based on an Improved Genetic Algorithm for Decoupling Capacitor Placement at Board Level" type="academic">
<head>
<s>
1
.
</s>
<s>
Introduction
</s>
</head>
<p>
<s>
The
miniaturization
of
the
devices
is
nowadays
a
consolidated
trend
in
the
industry
development
of
the
electronic
products
that
are
also
boosted
by
the
spread
of
the
Internet
of
Thing
(
IoT
)
paradigm
,
as
well
as
by
other
new
technologies
,
such
as
5G
and
high-speed
digital
transmission
.
</s>
<s>
This
reduction
of
the
overall
geometrical
dimensions
is
greatly
implemented
at
the
printed
circuit
board
(
PCB
)
level
and
,
with
the
proper
scaling
factor
,
at
package
and
chip
level
respectively
.
</s>
<s>
At
the
clear
advantages
of
device
(
or
part
of
them
)
miniaturization
are
associated
a
good
number
of
engineering
challenges
such
an
increased
design
and
manufacturing
complexity
,
increasing
of
power
density
with
the
related
heat
dissipation
problems
.
</s>
<s>
The
electromagnetic
interferences
(
EMI
)
among
signals
(
digital
,
analog
,
at
radio
frequency
)
in
the
same
device
and
the
susceptibility
of
the
electronic
circuits
to
EMI
,
due
to
other
systems
and/or
devices
placed
nearby
.
</s>
</p>
<p>
<s>
In
this
scenario
of
miniaturized
devices
,
the
integrity
of
the
digital
signals
(
Signal
Integrity
,
SI
)
is
impaired
by
the
quality
(
or
even
,
in
this
case
,
integrity
)
of
the
electric
power
(
Power
Integrity
,
PI
)
associated
with/given
by
the
power/ground
supply
voltage
at
board
level
.
</s>
<s>
Modern
approaches
cannot
disregard
or
ignore
a
correct
and
efficient
design
of
the
power
delivery
network
(
PDN
)
in
order
to
decrease
the
transient
noise
caused
by
voltage
droops
,
due
to
switching
currents
.
</s>
<s>
Several
techniques
have
been
proposed
to
improve
the
PI
,
based
on
Electromagnetic
Band-gap
(
EBG
)
structures
,
among
other
techniques
.
</s>
<s>
However
,
the
use
of
decoupling
capacitances
(
decaps
)
is
still
one
of
the
more
effective
and
currently
investigated
.
</s>
<s>
The
current
trend
in
the
PDN
decoupling
for
voltage
noise
reduction
is
the
optimized
placement
of
decoupling
capacitors
,
with
the
key
task
aimed
at
minimizing
their
number
(
and
thus
,
the
inherent
costs
)
and
at
achieving
the
most
effective
PDN
impedance
design
.
</s>
<s>
The
goal
of
the
PDN
design
is
to
achieve
the
input
impedance
seen
by
the
power
pins
of
the
active
devices
(
integrated
circuits
,
IC
,
such
as
FPGA
,
DSP
etc.
)
below
the
target
impedance
;
with
the
latter
being
the
ratio
between
the
maximum
noise
on
the
DC
supply
voltage
that
can
be
tolerated
by
the
active
circuits
,
Î”
<hi rend="italic">
Vn
</hi>
,
and
the
current
<hi rend="italic">
Iin
</hi>
drawn
from
the
PDN
by
the
transmitting
devices
.
</s>
<s>
Usually
,
the
target
impedance
is
flat
over
a
wide
range
of
frequency
,
leading
to
overdesign
the
PDN
by
adding
more
decaps
than
needed
.
</s>
<s>
Other
alternatives
help
to
relax
the
PDN
impedance
constraints
with
a
constant
impedance
up
to
a
frequency
when
the
inductance
toward
the
package
guides
the
impedance
profile
.
</s>
<s>
Moreover
,
the
low
frequency
portion
can
also
be
relaxed
by
ignoring
the
impact
of
the
VRM
impedance
and
taking
into
account
the
low
frequency
capacitive
trend
as
the
sum
of
the
required
total
PDN
capacitance
.
</s>
<s>
Recent
studies
also
suggest
further
alternatives
aimed
at
jitter
minimization
and
focus
on
specific
bands
.
</s>
</p>
<p>
<s>
The
use
of
optimization
algorithms
,
and
,
specifically
,
of
genetic
algorithm
(
GA
)
is
widely
spread
for
electromagnetic
problems
.
</s>
<s>
The
GA
represents
a
good
candidate
for
successfully
optimize
the
decap
placement
of
the
PDN
in
PCBs
,
due
to
the
randomness
of
its
core
algorithm
that
is
able
to
effectively
take
into
account
the
full
range
of
possible
combination
of
decap
type
and
locations
.
</s>
<s>
Moreover
,
since
the
goal
is
represented
by
a
frequency-dependent
impedance
to
be
moved
below
the
target
impedance
,
the
GA
is
particularly
suitable
for
this
problem
where
the
target
impedance
may
be
defined
at
most
,
even
frequency-by-frequency
or
,
more
practically
,
based
on
a
hybrid
profile
.
</s>
</p>
<p>
<s>
A
preliminary
work
by
the
authors
in
Reference
where
the
GA
has
been
adopted
for
finding
the
optimum
number
and
values
of
decaps
to
be
mounted
on
a
PDN
of
a
printed
circuit
board
.
</s>
<s>
The
presents
work
is
carried
out
to
solve
several
limitations
in
Reference
by
achieving
a
more
efficient
and
practical
optimization
process
.
</s>
<s>
Aim
of
this
work
is
to
add
some
features
to
the
GA
and
to
the
decoupling
strategy
in
order
to
improve
their
global
performances
,
with
the
main
advantage
of
the
proposed
placement
strategy
that
relies
on
the
iterative
application
of
the
optimization
starting
from
1
single
decap
.
</s>
<s>
At
each
new
iteration
a
new
decap
is
added
whose
value
and
location
comes
from
the
GA-based
optimization
.
</s>
<s>
This
allows
an
efficient
decap
placement
by
gradually
improving
the
input
impedance
until
the
stopping
criteria
are
met
;
the
actual
decap
configuration
is
the
one
that
fulfill
the
requirement
with
a
minimum
number
of
components
.
</s>
<s>
Together
to
this
change
in
the
optimization
architecture
,
the
GA
developed
in
Reference
has
been
improved
for
a
more
effective
and
reliable
process
by
adding
the
twin
removal
,
and
the
binary
coding
of
all
inputs
to
increase
the
randomness
of
the
configuration
selection
.
</s>
<s>
Moreover
,
the
new
algorithm
is
developed
based
on
multiple-input
impedances
to
be
optimized
,
as
a
more
realistic
scenario
in
modern
electronics
where
multiple
ICs
may
share
the
same
voltage
supply
rail
.
</s>
</p>
</text>