
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033941                       # Number of seconds simulated
sim_ticks                                 33940500279                       # Number of ticks simulated
final_tick                               605443423398                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 265863                       # Simulator instruction rate (inst/s)
host_op_rate                                   340592                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1946603                       # Simulator tick rate (ticks/s)
host_mem_usage                               16931904                       # Number of bytes of host memory used
host_seconds                                 17435.76                       # Real time elapsed on the host
sim_insts                                  4635524652                       # Number of instructions simulated
sim_ops                                    5938481244                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1846656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2278656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       615808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1133824                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5882112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1859072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1859072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17802                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4811                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8858                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 45954                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14524                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14524                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        60341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54408626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67136783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18143751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33406225                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               173306579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        60341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52798                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             211193                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54774443                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54774443                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54774443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        60341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54408626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67136783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18143751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33406225                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              228081022                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                81392088                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28437433                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24865195                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801941                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14148504                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13670846                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045330                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56606                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33527803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158214370                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28437433                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15716176                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32566661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849355                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4224957                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527667                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77356594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.354359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.168022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44789933     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1613569      2.09%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2947884      3.81%     63.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768293      3.58%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557496      5.89%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4750979      6.14%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126921      1.46%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847548      1.10%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13953971     18.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77356594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349388                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943854                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34583891                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4095222                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31519972                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125535                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7031964                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3095713                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177029782                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7031964                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36036922                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1644995                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       445142                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30180058                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2017504                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172370762                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689344                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       817183                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228898697                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784554394                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784554394                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        80002414                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20374                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9944                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5394358                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26501039                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762547                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        95880                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1804404                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163123595                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137689313                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       183513                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48945710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134338948                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77356594                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779930                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841226                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26995301     34.90%     34.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14425858     18.65%     53.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12458817     16.11%     69.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7676787      9.92%     79.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8042193     10.40%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722119      6.10%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2096100      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555859      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383560      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77356594                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542524     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175129     21.38%     87.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101351     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107997506     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085351      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23694256     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4902279      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137689313                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.691679                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819004                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005948                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353737733                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212089588                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133191184                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138508317                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338152                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7570965                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          835                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          418                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409189                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7031964                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1049004                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59076                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163143464                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190598                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26501039                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762547                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9944                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30121                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          418                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958514                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063267                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021781                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135111903                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22772599                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577406                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27554458                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418871                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4781859                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.660013                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133340746                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133191184                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81829662                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199713193                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.636414                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409736                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49532493                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806700                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70324630                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.615531                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.316840                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32514354     46.23%     46.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847920     21.11%     67.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8308980     11.82%     79.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816846      4.01%     83.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2691775      3.83%     87.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1117832      1.59%     88.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3001062      4.27%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874349      1.24%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4151512      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70324630                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4151512                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229317200                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333325943                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4035494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.813921                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.813921                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.228621                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.228621                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624981763                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174587650                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182453515                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                81392088                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        27981056                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22739352                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1909850                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11736321                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10917637                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2952517                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80813                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28077162                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155150196                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           27981056                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13870154                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34127563                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10260959                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6994673                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13752222                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       821729                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77507577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.473294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43380014     55.97%     55.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2998896      3.87%     59.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2421217      3.12%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5891483      7.60%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1595084      2.06%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2055337      2.65%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1484257      1.91%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          829597      1.07%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16851692     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77507577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.343781                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.906207                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29376261                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6824434                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32812208                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224363                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8270306                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4780020                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38196                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185491235                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        74541                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8270306                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31530881                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1357594                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2288370                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30831201                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3229220                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     178920354                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30229                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1338895                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1004209                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1246                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    250505523                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    835232213                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    835232213                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    153516030                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        96989437                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37089                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21003                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8858615                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16691413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8492076                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134090                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2933807                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169217142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134409468                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       263043                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58500233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178595892                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5954                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77507577                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.734146                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882976                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27652242     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16412137     21.17%     56.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10865684     14.02%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7959274     10.27%     81.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6819234      8.80%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3549037      4.58%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3031246      3.91%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       571240      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       647483      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77507577                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         787599     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160110     14.48%     85.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158211     14.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112004935     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1913049      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14868      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13340831      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7135785      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134409468                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.651382                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1105925                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008228                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    347695479                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227753648                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130991561                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135515393                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       505495                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6589152                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2536                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          586                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2174429                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8270306                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         564017                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73640                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169252833                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       368584                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16691413                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8492076                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20822                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65973                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          586                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1141987                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1073926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2215913                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132275335                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12515002                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2134131                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19467351                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18660701                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6952349                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.625162                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131078709                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130991561                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85374845                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241026675                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.609389                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354213                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89932778                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110444447                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58809240                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1914561                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69237271                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.595159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.130667                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27659674     39.95%     39.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18849653     27.22%     67.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7665107     11.07%     78.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4307645      6.22%     84.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3528882      5.10%     89.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1435226      2.07%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1712468      2.47%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       853749      1.23%     95.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3224867      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69237271                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89932778                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110444447                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16419905                       # Number of memory references committed
system.switch_cpus1.commit.loads             10102258                       # Number of loads committed
system.switch_cpus1.commit.membars              14868                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15868521                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99514306                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2248213                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3224867                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235266091                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346782924                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41677                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3884511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89932778                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110444447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89932778                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.905033                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.905033                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.104933                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.104933                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       595058693                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181068519                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171149852                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29736                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                81392088                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29716547                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24227199                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1985170                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12503673                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11599900                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3202089                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87850                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29734456                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163275637                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29716547                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14801989                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36250201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10554165                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5010489                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14674522                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       959842                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79539768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43289567     54.43%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2402813      3.02%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4462293      5.61%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4469126      5.62%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2768201      3.48%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2211334      2.78%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1380202      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1299100      1.63%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17257132     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79539768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365104                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.006038                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31000156                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4953544                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34827809                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       213995                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8544263                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5027382                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195881010                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1598                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8544263                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33243467                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         949835                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       925752                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32755082                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3121365                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188921028                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1302416                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       952263                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    265355556                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    881342516                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    881342516                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163918353                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101437117                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33603                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16140                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8676116                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17466062                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8924432                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111012                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2984644                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178061537                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141797254                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       280637                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60288507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    184367741                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     79539768                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782721                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897813                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27202119     34.20%     34.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17323863     21.78%     55.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11398186     14.33%     70.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7493417      9.42%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7913780      9.95%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3796333      4.77%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3026439      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       683699      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       701932      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79539768                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         883707     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167416     13.74%     86.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167148     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118607395     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1904890      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16139      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13715827      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7553003      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141797254                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.742150                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1218271                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008592                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364633178                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238382622                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138537954                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143015525                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       440087                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6780381                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1843                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          300                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2155177                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8544263                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         486825                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84822                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178093824                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       353527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17466062                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8924432                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16140                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66451                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          300                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1242294                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101050                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2343344                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139906508                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13083830                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1890740                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20456374                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19836311                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7372544                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.718920                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138581880                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138537954                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88278415                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253378974                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.702106                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348405                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95466110                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117546569                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60547709                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2009082                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70995505                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655690                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149857                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26879620     37.86%     37.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19916496     28.05%     65.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8277900     11.66%     77.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4127154      5.81%     83.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4115198      5.80%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1660368      2.34%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1663633      2.34%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       892707      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3462429      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70995505                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95466110                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117546569                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17454928                       # Number of memory references committed
system.switch_cpus2.commit.loads             10685676                       # Number of loads committed
system.switch_cpus2.commit.membars              16140                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16966652                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105900326                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2424431                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3462429                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245627354                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364738497                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30358                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1852320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95466110                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117546569                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95466110                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852576                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852576                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.172916                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.172916                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628468046                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192471981                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      179942387                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32280                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                81392088                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29043418                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23635500                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1941117                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12356638                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11445496                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2988741                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85496                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32115909                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             158641769                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29043418                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14434237                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33332230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9961098                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5535033                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15695869                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       776231                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     78969960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.474440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45637730     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1799109      2.28%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2340355      2.96%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3530482      4.47%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3431766      4.35%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2604505      3.30%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1549666      1.96%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2323198      2.94%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15753149     19.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     78969960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.356833                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.949106                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33177882                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5426372                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32127947                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       251202                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7986555                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4918134                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     189783932                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7986555                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34934544                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         969055                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1900046                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30581168                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2598590                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     184251936                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          810                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1123241                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       815915                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           77                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    256723088                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    858113164                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    858113164                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159618314                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        97104769                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38935                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21970                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7351034                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17083205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9048566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       175022                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2854121                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         171247229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37059                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        137945366                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       257649                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55690261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    169353393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5895                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     78969960                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.746808                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897119                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27760043     35.15%     35.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17252598     21.85%     57.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11108627     14.07%     71.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7604110      9.63%     80.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7121532      9.02%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3792600      4.80%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2796272      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       837000      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       697178      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     78969960                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         677991     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        139364     14.22%     83.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       163014     16.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    114780614     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1949297      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15582      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13618859      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7581014      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     137945366                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.694825                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             980372                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007107                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    356098713                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    226975319                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134069345                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138925738                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       464804                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6550162                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1979                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          807                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2297750                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          449                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7986555                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         577706                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91479                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    171284288                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1158926                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17083205                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9048566                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21477                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         69268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          807                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1188814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1091587                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2280401                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135299444                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12817334                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2645922                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20227777                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18949728                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7410443                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.662317                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134104665                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134069345                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86139331                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        241908312                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.647204                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356083                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93482345                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114893142                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56391508                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1973078                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     70983405                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.618592                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150304                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27657047     38.96%     38.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20256095     28.54%     67.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7469304     10.52%     78.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4274946      6.02%     84.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3563945      5.02%     89.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1741657      2.45%     91.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1753071      2.47%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       747610      1.05%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3519730      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     70983405                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93482345                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114893142                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17283859                       # Number of memory references committed
system.switch_cpus3.commit.loads             10533043                       # Number of loads committed
system.switch_cpus3.commit.membars              15582                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16479011                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103559855                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2344317                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3519730                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           238748325                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          350560107                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2422128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93482345                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114893142                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93482345                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.870668                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.870668                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.148543                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.148543                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       608865921                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185170093                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      175295039                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31164                       # number of misc regfile writes
system.l20.replacements                         14443                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213207                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22635                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.419351                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.266717                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.948820                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5144.798044                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2854.986419                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022616                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000848                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.628027                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.348509                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35108                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35108                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9341                       # number of Writeback hits
system.l20.Writeback_hits::total                 9341                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35108                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35108                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35108                       # number of overall hits
system.l20.overall_hits::total                  35108                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14427                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14443                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14427                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14443                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14427                       # number of overall misses
system.l20.overall_misses::total                14443                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2898544                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2297345458                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2300244002                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2898544                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2297345458                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2300244002                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2898544                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2297345458                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2300244002                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49535                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49551                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9341                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9341                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49535                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49551                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49535                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49551                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.291249                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291477                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.291249                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291477                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.291249                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291477                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       181159                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159239.305330                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159263.588036                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       181159                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159239.305330                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159263.588036                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       181159                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159239.305330                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159263.588036                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2288                       # number of writebacks
system.l20.writebacks::total                     2288                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14427                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14443                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14427                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14443                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14427                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14443                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2716265                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2132699496                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2135415761                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2716265                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2132699496                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2135415761                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2716265                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2132699496                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2135415761                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291249                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291477                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.291249                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291477                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.291249                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291477                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169766.562500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147826.956124                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147851.260888                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 169766.562500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147826.956124                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147851.260888                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 169766.562500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147826.956124                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147851.260888                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17815                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          758402                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26007                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.161457                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.897567                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.486954                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3301.313554                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4680.301924                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024646                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001036                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.402992                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.571326                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        47441                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47441                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17669                       # number of Writeback hits
system.l21.Writeback_hits::total                17669                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        47441                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47441                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        47441                       # number of overall hits
system.l21.overall_hits::total                  47441                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17802                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17815                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17802                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17815                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17802                       # number of overall misses
system.l21.overall_misses::total                17815                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2660989                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3134842822                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3137503811                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2660989                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3134842822                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3137503811                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2660989                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3134842822                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3137503811                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65243                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65256                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17669                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17669                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65243                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65256                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65243                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65256                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.272857                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.273002                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.272857                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.273002                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.272857                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.273002                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 176094.979328                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 176115.846814                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 176094.979328                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 176115.846814                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 176094.979328                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 176115.846814                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3113                       # number of writebacks
system.l21.writebacks::total                     3113                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17802                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17815                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17802                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17815                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17802                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17815                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2511363                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2929413377                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2931924740                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2511363                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2929413377                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2931924740                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2511363                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2929413377                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2931924740                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.272857                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.273002                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.272857                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.273002                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.272857                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.273002                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193181.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164555.295866                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 164576.185237                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 193181.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 164555.295866                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 164576.185237                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 193181.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 164555.295866                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 164576.185237                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4826                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          384894                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13018                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.566293                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          262.546073                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.780533                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2309.746469                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5606.926925                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032049                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001560                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.281951                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.684439                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        32296                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  32296                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9762                       # number of Writeback hits
system.l22.Writeback_hits::total                 9762                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        32296                       # number of demand (read+write) hits
system.l22.demand_hits::total                   32296                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        32296                       # number of overall hits
system.l22.overall_hits::total                  32296                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4811                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4825                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4811                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4825                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4811                       # number of overall misses
system.l22.overall_misses::total                 4825                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1802287                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    813113648                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      814915935                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1802287                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    813113648                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       814915935                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1802287                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    813113648                       # number of overall miss cycles
system.l22.overall_miss_latency::total      814915935                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        37107                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              37121                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9762                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9762                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        37107                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               37121                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        37107                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              37121                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.129652                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129980                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.129652                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.129980                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.129652                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.129980                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169011.358969                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 168894.494301                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169011.358969                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 168894.494301                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169011.358969                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 168894.494301                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3247                       # number of writebacks
system.l22.writebacks::total                     3247                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4811                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4825                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4811                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4825                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4811                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4825                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1642947                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    758176323                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    759819270                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1642947                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    758176323                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    759819270                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1642947                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    758176323                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    759819270                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.129652                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129980                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.129652                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.129980                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.129652                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.129980                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117353.357143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157592.251715                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 157475.496373                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117353.357143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157592.251715                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 157475.496373                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117353.357143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157592.251715                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 157475.496373                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8873                       # number of replacements
system.l23.tagsinuse                      8191.995954                       # Cycle average of tags in use
system.l23.total_refs                          595083                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17065                       # Sample count of references to valid blocks.
system.l23.avg_refs                         34.871550                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          347.281280                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     9.073580                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3790.760025                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          4044.881069                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.042393                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001108                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.462739                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.493760                       # Average percentage of cache occupancy
system.l23.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        39766                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  39766                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23637                       # number of Writeback hits
system.l23.Writeback_hits::total                23637                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        39766                       # number of demand (read+write) hits
system.l23.demand_hits::total                   39766                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        39766                       # number of overall hits
system.l23.overall_hits::total                  39766                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8858                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8871                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8858                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8871                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8858                       # number of overall misses
system.l23.overall_misses::total                 8871                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1953638                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1329763852                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1331717490                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1953638                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1329763852                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1331717490                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1953638                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1329763852                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1331717490                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48624                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48637                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23637                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23637                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48624                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48637                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48624                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48637                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.182173                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.182392                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.182173                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.182392                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.182173                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.182392                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 150279.846154                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150120.100700                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150120.334799                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 150279.846154                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150120.100700                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150120.334799                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 150279.846154                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150120.100700                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150120.334799                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5876                       # number of writebacks
system.l23.writebacks::total                     5876                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8858                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8871                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8858                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8871                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8858                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8871                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1804847                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1228601238                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1230406085                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1804847                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1228601238                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1230406085                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1804847                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1228601238                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1230406085                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.182173                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.182392                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.182173                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.182392                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.182173                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.182392                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 138834.384615                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138699.620456                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 138699.817946                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 138834.384615                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 138699.620456                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 138699.817946                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 138834.384615                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 138699.620456                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 138699.817946                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.936273                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559760                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872117.421731                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.936273                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025539                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870090                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527646                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527646                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527646                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527646                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527646                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527646                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4134225                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4134225                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4134225                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4134225                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4134225                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4134225                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527667                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527667                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527667                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527667                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 196867.857143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 196867.857143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 196867.857143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 196867.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 196867.857143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 196867.857143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2914821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2914821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2914821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2914821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2914821                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2914821                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 182176.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 182176.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 182176.312500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 182176.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 182176.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 182176.312500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49535                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246454217                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49791                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4949.774397                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.307756                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.692244                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825421                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174579                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20671446                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20671446                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25004938                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25004938                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25004938                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25004938                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       159322                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       159322                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       159322                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        159322                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       159322                       # number of overall misses
system.cpu0.dcache.overall_misses::total       159322                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15366191181                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15366191181                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15366191181                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15366191181                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15366191181                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15366191181                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20830768                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20830768                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25164260                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25164260                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25164260                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25164260                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007648                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007648                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006331                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006331                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006331                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006331                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96447.390699                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96447.390699                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96447.390699                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96447.390699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96447.390699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96447.390699                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9341                       # number of writebacks
system.cpu0.dcache.writebacks::total             9341                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       109787                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       109787                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       109787                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       109787                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       109787                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       109787                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49535                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49535                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49535                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49535                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49535                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49535                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2554878156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2554878156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2554878156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2554878156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2554878156                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2554878156                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 51577.231372                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 51577.231372                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 51577.231372                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51577.231372                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 51577.231372                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51577.231372                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996668                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100725615                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219204.868952                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996668                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13752201                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13752201                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13752201                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13752201                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13752201                       # number of overall hits
system.cpu1.icache.overall_hits::total       13752201                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3713581                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3713581                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3713581                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3713581                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3713581                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3713581                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13752222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13752222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13752222                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13752222                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13752222                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13752222                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 176837.190476                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 176837.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 176837.190476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2695659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2695659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2695659                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 207358.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65243                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192026196                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65499                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2931.742408                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.109140                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.890860                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898864                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101136                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9502254                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9502254                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6287911                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6287911                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20479                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20479                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14868                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14868                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15790165                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15790165                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15790165                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15790165                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141844                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141844                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       141844                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        141844                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       141844                       # number of overall misses
system.cpu1.dcache.overall_misses::total       141844                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10081193724                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10081193724                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10081193724                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10081193724                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10081193724                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10081193724                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9644098                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9644098                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6287911                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6287911                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14868                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14868                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15932009                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15932009                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15932009                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15932009                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014708                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014708                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008903                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008903                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008903                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008903                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 71072.401540                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71072.401540                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 71072.401540                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71072.401540                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 71072.401540                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71072.401540                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17669                       # number of writebacks
system.cpu1.dcache.writebacks::total            17669                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        76601                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        76601                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76601                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76601                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76601                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76601                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65243                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65243                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65243                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3509081893                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3509081893                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3509081893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3509081893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3509081893                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3509081893                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004095                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004095                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004095                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004095                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53784.802860                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53784.802860                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 53784.802860                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53784.802860                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 53784.802860                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53784.802860                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995840                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099314190                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374328.704104                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995840                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14674506                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14674506                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14674506                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14674506                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14674506                       # number of overall hits
system.cpu2.icache.overall_hits::total       14674506                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2110898                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2110898                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2110898                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2110898                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2110898                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2110898                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14674522                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14674522                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14674522                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14674522                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14674522                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14674522                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 131931.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 131931.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 131931.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1816287                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1816287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1816287                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 129734.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37107                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181312711                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37363                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4852.734283                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.462679                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.537321                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908057                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091943                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9986498                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9986498                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6737491                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6737491                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16140                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16140                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16140                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16140                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16723989                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16723989                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16723989                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16723989                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95918                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95918                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95918                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95918                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95918                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95918                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5293213528                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5293213528                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5293213528                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5293213528                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5293213528                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5293213528                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10082416                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10082416                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6737491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6737491                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16140                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16140                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16819907                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16819907                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16819907                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16819907                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009513                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009513                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55184.777914                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55184.777914                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55184.777914                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55184.777914                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55184.777914                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55184.777914                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9762                       # number of writebacks
system.cpu2.dcache.writebacks::total             9762                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58811                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58811                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58811                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58811                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58811                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58811                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37107                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37107                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37107                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37107                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37107                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37107                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1025939675                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1025939675                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1025939675                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1025939675                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1025939675                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1025939675                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27648.143881                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27648.143881                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27648.143881                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27648.143881                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27648.143881                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27648.143881                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996993                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100749044                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219252.104839                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996993                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15695849                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15695849                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15695849                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15695849                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15695849                       # number of overall hits
system.cpu3.icache.overall_hits::total       15695849                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3107833                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3107833                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3107833                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3107833                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3107833                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3107833                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15695869                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15695869                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15695869                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15695869                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15695869                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15695869                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155391.650000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155391.650000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155391.650000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155391.650000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155391.650000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155391.650000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1966638                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1966638                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1966638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1966638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1966638                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1966638                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 151279.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 151279.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 151279.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 151279.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 151279.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 151279.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48624                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185584195                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48880                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3796.730667                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.571992                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.428008                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912391                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087609                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9755591                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9755591                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6715308                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6715308                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16535                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16535                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15582                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15582                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16470899                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16470899                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16470899                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16470899                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122826                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122826                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3447                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3447                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       126273                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        126273                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       126273                       # number of overall misses
system.cpu3.dcache.overall_misses::total       126273                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   6997425912                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6997425912                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    437573760                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    437573760                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   7434999672                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7434999672                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   7434999672                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7434999672                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9878417                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9878417                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6718755                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6718755                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15582                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15582                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16597172                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16597172                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16597172                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16597172                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012434                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012434                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000513                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000513                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007608                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007608                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007608                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007608                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 56970.233599                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56970.233599                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 126943.359443                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 126943.359443                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 58880.359792                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58880.359792                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 58880.359792                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58880.359792                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2029444                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 92247.454545                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23637                       # number of writebacks
system.cpu3.dcache.writebacks::total            23637                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74202                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74202                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3447                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3447                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77649                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77649                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77649                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77649                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48624                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48624                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48624                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48624                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48624                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48624                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1664474741                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1664474741                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1664474741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1664474741                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1664474741                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1664474741                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002930                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002930                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 34231.546993                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34231.546993                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 34231.546993                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34231.546993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 34231.546993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34231.546993                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
