Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 31 11:15:11 2022
| Host         : RHIT-R90VFCAK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.503        0.000                      0                  116        0.230        0.000                      0                  116        3.000        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk100Mhz                {0.000 5.000}      10.000          100.000         
  clk_out50Mhz_clk50Mhz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk50Mhz      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100Mhz                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out50Mhz_clk50Mhz       12.503        0.000                      0                  106        0.230        0.000                      0                  106        9.500        0.000                       0                    67  
  clkfbout_clk50Mhz                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_out50Mhz_clk50Mhz  clk_out50Mhz_clk50Mhz       16.749        0.000                      0                   10        0.639        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100Mhz
  To Clock:  clk100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out50Mhz_clk50Mhz
  To Clock:  clk_out50Mhz_clk50Mhz

Setup :            0  Failing Endpoints,  Worst Slack       12.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.503ns  (required time - arrival time)
  Source:                 game_inst/ballX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/bounceY_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 1.864ns (25.025%)  route 5.585ns (74.975%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    game_inst/CLK
    SLICE_X83Y106        FDCE                                         r  game_inst/ballX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.370 f  game_inst/ballX_reg[2]/Q
                         net (fo=9, routed)           1.025     0.654    game_inst/ballX_reg[9]_0[2]
    SLICE_X84Y108        LUT3 (Prop_lut3_I0_O)        0.124     0.778 r  game_inst/ball2_carry_i_10/O
                         net (fo=3, routed)           0.962     1.741    game_inst/ball2_carry_i_10_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I2_O)        0.124     1.865 r  game_inst/ball2_carry_i_2/O
                         net (fo=1, routed)           0.568     2.433    game_inst/ball2_carry_i_2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.831 r  game_inst/ball2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.831    game_inst/ball2_carry_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.988 r  game_inst/ball2_carry__0/CO[1]
                         net (fo=4, routed)           1.182     4.170    game_inst/ball2
    SLICE_X86Y108        LUT4 (Prop_lut4_I1_O)        0.329     4.499 r  game_inst/green_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.839     5.338    game_inst/ball1_carry__0_0
    SLICE_X86Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.462 r  game_inst/bounceY_i_2/O
                         net (fo=1, routed)           1.009     6.470    game_inst/bounceY
    SLICE_X86Y107        LUT3 (Prop_lut3_I1_O)        0.152     6.622 r  game_inst/bounceY_i_1/O
                         net (fo=1, routed)           0.000     6.622    game_inst/bounceY_i_1_n_0
    SLICE_X86Y107        FDCE                                         r  game_inst/bounceY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.595    18.574    game_inst/CLK
    SLICE_X86Y107        FDCE                                         r  game_inst/bounceY_reg/C
                         clock pessimism              0.560    19.134    
                         clock uncertainty           -0.084    19.050    
    SLICE_X86Y107        FDCE (Setup_fdce_C_D)        0.075    19.125    game_inst/bounceY_reg
  -------------------------------------------------------------------
                         required time                         19.125    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                 12.503    

Slack (MET) :             13.450ns  (required time - arrival time)
  Source:                 game_inst/ballX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/bounceX_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.940ns (30.055%)  route 4.515ns (69.945%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    game_inst/CLK
    SLICE_X83Y106        FDCE                                         r  game_inst/ballX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.370 f  game_inst/ballX_reg[2]/Q
                         net (fo=9, routed)           1.025     0.654    game_inst/ballX_reg[9]_0[2]
    SLICE_X84Y108        LUT3 (Prop_lut3_I0_O)        0.124     0.778 r  game_inst/ball2_carry_i_10/O
                         net (fo=3, routed)           0.962     1.741    game_inst/ball2_carry_i_10_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I2_O)        0.124     1.865 r  game_inst/ball2_carry_i_2/O
                         net (fo=1, routed)           0.568     2.433    game_inst/ball2_carry_i_2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.831 r  game_inst/ball2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.831    game_inst/ball2_carry_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.988 r  game_inst/ball2_carry__0/CO[1]
                         net (fo=4, routed)           1.182     4.170    game_inst/ball2
    SLICE_X86Y108        LUT5 (Prop_lut5_I3_O)        0.355     4.525 r  game_inst/bounceX_i_2/O
                         net (fo=1, routed)           0.778     5.303    game_inst/bounceX_i_2_n_0
    SLICE_X86Y107        LUT3 (Prop_lut3_I0_O)        0.326     5.629 r  game_inst/bounceX_i_1/O
                         net (fo=1, routed)           0.000     5.629    game_inst/bounceX_i_1_n_0
    SLICE_X86Y107        FDCE                                         r  game_inst/bounceX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.595    18.574    game_inst/CLK
    SLICE_X86Y107        FDCE                                         r  game_inst/bounceX_reg/C
                         clock pessimism              0.560    19.134    
                         clock uncertainty           -0.084    19.050    
    SLICE_X86Y107        FDCE (Setup_fdce_C_D)        0.029    19.079    game_inst/bounceX_reg
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                 13.450    

Slack (MET) :             13.647ns  (required time - arrival time)
  Source:                 game_inst/ballY_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/missTimer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.580ns (26.010%)  route 4.495ns (73.991%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.712    -0.828    game_inst/CLK
    SLICE_X82Y109        FDPE                                         r  game_inst/ballY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDPE (Prop_fdpe_C_Q)         0.456    -0.372 r  game_inst/ballY_reg[3]/Q
                         net (fo=12, routed)          1.379     1.007    game_inst/ballY_reg[8]_0[3]
    SLICE_X88Y107        LUT6 (Prop_lut6_I3_O)        0.124     1.131 r  game_inst/ball0_carry_i_9/O
                         net (fo=4, routed)           0.584     1.715    game_inst/ball0_carry_i_9_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.839 r  game_inst/ball0_carry__0_i_1/O
                         net (fo=1, routed)           0.471     2.310    game_inst/ball0_carry__0_i_1_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     2.689 r  game_inst/ball0_carry__0/CO[0]
                         net (fo=4, routed)           0.857     3.546    game_inst/ball0
    SLICE_X85Y109        LUT6 (Prop_lut6_I3_O)        0.373     3.919 r  game_inst/missTimer[5]_i_3/O
                         net (fo=8, routed)           0.862     4.781    game_inst/missTimer[5]_i_3_n_0
    SLICE_X84Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.905 r  game_inst/missTimer[5]_i_1/O
                         net (fo=6, routed)           0.341     5.247    game_inst/missTimer[5]_i_1_n_0
    SLICE_X84Y111        FDCE                                         r  game_inst/missTimer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.591    18.570    game_inst/CLK
    SLICE_X84Y111        FDCE                                         r  game_inst/missTimer_reg[1]/C
                         clock pessimism              0.576    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X84Y111        FDCE (Setup_fdce_C_CE)      -0.169    18.893    game_inst/missTimer_reg[1]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 13.647    

Slack (MET) :             13.647ns  (required time - arrival time)
  Source:                 game_inst/ballY_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/missTimer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.580ns (26.010%)  route 4.495ns (73.991%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.712    -0.828    game_inst/CLK
    SLICE_X82Y109        FDPE                                         r  game_inst/ballY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDPE (Prop_fdpe_C_Q)         0.456    -0.372 r  game_inst/ballY_reg[3]/Q
                         net (fo=12, routed)          1.379     1.007    game_inst/ballY_reg[8]_0[3]
    SLICE_X88Y107        LUT6 (Prop_lut6_I3_O)        0.124     1.131 r  game_inst/ball0_carry_i_9/O
                         net (fo=4, routed)           0.584     1.715    game_inst/ball0_carry_i_9_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.839 r  game_inst/ball0_carry__0_i_1/O
                         net (fo=1, routed)           0.471     2.310    game_inst/ball0_carry__0_i_1_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     2.689 r  game_inst/ball0_carry__0/CO[0]
                         net (fo=4, routed)           0.857     3.546    game_inst/ball0
    SLICE_X85Y109        LUT6 (Prop_lut6_I3_O)        0.373     3.919 r  game_inst/missTimer[5]_i_3/O
                         net (fo=8, routed)           0.862     4.781    game_inst/missTimer[5]_i_3_n_0
    SLICE_X84Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.905 r  game_inst/missTimer[5]_i_1/O
                         net (fo=6, routed)           0.341     5.247    game_inst/missTimer[5]_i_1_n_0
    SLICE_X84Y111        FDCE                                         r  game_inst/missTimer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.591    18.570    game_inst/CLK
    SLICE_X84Y111        FDCE                                         r  game_inst/missTimer_reg[2]/C
                         clock pessimism              0.576    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X84Y111        FDCE (Setup_fdce_C_CE)      -0.169    18.893    game_inst/missTimer_reg[2]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 13.647    

Slack (MET) :             13.647ns  (required time - arrival time)
  Source:                 game_inst/ballY_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/missTimer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.580ns (26.010%)  route 4.495ns (73.991%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.712    -0.828    game_inst/CLK
    SLICE_X82Y109        FDPE                                         r  game_inst/ballY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDPE (Prop_fdpe_C_Q)         0.456    -0.372 r  game_inst/ballY_reg[3]/Q
                         net (fo=12, routed)          1.379     1.007    game_inst/ballY_reg[8]_0[3]
    SLICE_X88Y107        LUT6 (Prop_lut6_I3_O)        0.124     1.131 r  game_inst/ball0_carry_i_9/O
                         net (fo=4, routed)           0.584     1.715    game_inst/ball0_carry_i_9_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.839 r  game_inst/ball0_carry__0_i_1/O
                         net (fo=1, routed)           0.471     2.310    game_inst/ball0_carry__0_i_1_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     2.689 r  game_inst/ball0_carry__0/CO[0]
                         net (fo=4, routed)           0.857     3.546    game_inst/ball0
    SLICE_X85Y109        LUT6 (Prop_lut6_I3_O)        0.373     3.919 r  game_inst/missTimer[5]_i_3/O
                         net (fo=8, routed)           0.862     4.781    game_inst/missTimer[5]_i_3_n_0
    SLICE_X84Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.905 r  game_inst/missTimer[5]_i_1/O
                         net (fo=6, routed)           0.341     5.247    game_inst/missTimer[5]_i_1_n_0
    SLICE_X84Y111        FDCE                                         r  game_inst/missTimer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.591    18.570    game_inst/CLK
    SLICE_X84Y111        FDCE                                         r  game_inst/missTimer_reg[3]/C
                         clock pessimism              0.576    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X84Y111        FDCE (Setup_fdce_C_CE)      -0.169    18.893    game_inst/missTimer_reg[3]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 13.647    

Slack (MET) :             13.788ns  (required time - arrival time)
  Source:                 game_inst/ballY_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/missTimer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.580ns (26.622%)  route 4.355ns (73.378%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.712    -0.828    game_inst/CLK
    SLICE_X82Y109        FDPE                                         r  game_inst/ballY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDPE (Prop_fdpe_C_Q)         0.456    -0.372 r  game_inst/ballY_reg[3]/Q
                         net (fo=12, routed)          1.379     1.007    game_inst/ballY_reg[8]_0[3]
    SLICE_X88Y107        LUT6 (Prop_lut6_I3_O)        0.124     1.131 r  game_inst/ball0_carry_i_9/O
                         net (fo=4, routed)           0.584     1.715    game_inst/ball0_carry_i_9_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.839 r  game_inst/ball0_carry__0_i_1/O
                         net (fo=1, routed)           0.471     2.310    game_inst/ball0_carry__0_i_1_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     2.689 r  game_inst/ball0_carry__0/CO[0]
                         net (fo=4, routed)           0.857     3.546    game_inst/ball0
    SLICE_X85Y109        LUT6 (Prop_lut6_I3_O)        0.373     3.919 r  game_inst/missTimer[5]_i_3/O
                         net (fo=8, routed)           0.862     4.781    game_inst/missTimer[5]_i_3_n_0
    SLICE_X84Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.905 r  game_inst/missTimer[5]_i_1/O
                         net (fo=6, routed)           0.202     5.107    game_inst/missTimer[5]_i_1_n_0
    SLICE_X84Y110        FDCE                                         r  game_inst/missTimer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.592    18.571    game_inst/CLK
    SLICE_X84Y110        FDCE                                         r  game_inst/missTimer_reg[0]/C
                         clock pessimism              0.576    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X84Y110        FDCE (Setup_fdce_C_CE)      -0.169    18.894    game_inst/missTimer_reg[0]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 13.788    

Slack (MET) :             13.788ns  (required time - arrival time)
  Source:                 game_inst/ballY_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/missTimer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.580ns (26.622%)  route 4.355ns (73.378%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.712    -0.828    game_inst/CLK
    SLICE_X82Y109        FDPE                                         r  game_inst/ballY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDPE (Prop_fdpe_C_Q)         0.456    -0.372 r  game_inst/ballY_reg[3]/Q
                         net (fo=12, routed)          1.379     1.007    game_inst/ballY_reg[8]_0[3]
    SLICE_X88Y107        LUT6 (Prop_lut6_I3_O)        0.124     1.131 r  game_inst/ball0_carry_i_9/O
                         net (fo=4, routed)           0.584     1.715    game_inst/ball0_carry_i_9_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.839 r  game_inst/ball0_carry__0_i_1/O
                         net (fo=1, routed)           0.471     2.310    game_inst/ball0_carry__0_i_1_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     2.689 r  game_inst/ball0_carry__0/CO[0]
                         net (fo=4, routed)           0.857     3.546    game_inst/ball0
    SLICE_X85Y109        LUT6 (Prop_lut6_I3_O)        0.373     3.919 r  game_inst/missTimer[5]_i_3/O
                         net (fo=8, routed)           0.862     4.781    game_inst/missTimer[5]_i_3_n_0
    SLICE_X84Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.905 r  game_inst/missTimer[5]_i_1/O
                         net (fo=6, routed)           0.202     5.107    game_inst/missTimer[5]_i_1_n_0
    SLICE_X84Y110        FDCE                                         r  game_inst/missTimer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.592    18.571    game_inst/CLK
    SLICE_X84Y110        FDCE                                         r  game_inst/missTimer_reg[4]/C
                         clock pessimism              0.576    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X84Y110        FDCE (Setup_fdce_C_CE)      -0.169    18.894    game_inst/missTimer_reg[4]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 13.788    

Slack (MET) :             13.788ns  (required time - arrival time)
  Source:                 game_inst/ballY_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/missTimer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.580ns (26.622%)  route 4.355ns (73.378%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.712    -0.828    game_inst/CLK
    SLICE_X82Y109        FDPE                                         r  game_inst/ballY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDPE (Prop_fdpe_C_Q)         0.456    -0.372 r  game_inst/ballY_reg[3]/Q
                         net (fo=12, routed)          1.379     1.007    game_inst/ballY_reg[8]_0[3]
    SLICE_X88Y107        LUT6 (Prop_lut6_I3_O)        0.124     1.131 r  game_inst/ball0_carry_i_9/O
                         net (fo=4, routed)           0.584     1.715    game_inst/ball0_carry_i_9_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.839 r  game_inst/ball0_carry__0_i_1/O
                         net (fo=1, routed)           0.471     2.310    game_inst/ball0_carry__0_i_1_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     2.689 r  game_inst/ball0_carry__0/CO[0]
                         net (fo=4, routed)           0.857     3.546    game_inst/ball0
    SLICE_X85Y109        LUT6 (Prop_lut6_I3_O)        0.373     3.919 r  game_inst/missTimer[5]_i_3/O
                         net (fo=8, routed)           0.862     4.781    game_inst/missTimer[5]_i_3_n_0
    SLICE_X84Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.905 r  game_inst/missTimer[5]_i_1/O
                         net (fo=6, routed)           0.202     5.107    game_inst/missTimer[5]_i_1_n_0
    SLICE_X84Y110        FDCE                                         r  game_inst/missTimer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.592    18.571    game_inst/CLK
    SLICE_X84Y110        FDCE                                         r  game_inst/missTimer_reg[5]/C
                         clock pessimism              0.576    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X84Y110        FDCE (Setup_fdce_C_CE)      -0.169    18.894    game_inst/missTimer_reg[5]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 13.788    

Slack (MET) :             14.390ns  (required time - arrival time)
  Source:                 game_inst/ballY_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/missTimer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 1.580ns (28.304%)  route 4.002ns (71.696%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.712    -0.828    game_inst/CLK
    SLICE_X82Y109        FDPE                                         r  game_inst/ballY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDPE (Prop_fdpe_C_Q)         0.456    -0.372 r  game_inst/ballY_reg[3]/Q
                         net (fo=12, routed)          1.379     1.007    game_inst/ballY_reg[8]_0[3]
    SLICE_X88Y107        LUT6 (Prop_lut6_I3_O)        0.124     1.131 r  game_inst/ball0_carry_i_9/O
                         net (fo=4, routed)           0.584     1.715    game_inst/ball0_carry_i_9_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.839 r  game_inst/ball0_carry__0_i_1/O
                         net (fo=1, routed)           0.471     2.310    game_inst/ball0_carry__0_i_1_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     2.689 r  game_inst/ball0_carry__0/CO[0]
                         net (fo=4, routed)           0.857     3.546    game_inst/ball0
    SLICE_X85Y109        LUT6 (Prop_lut6_I3_O)        0.373     3.919 r  game_inst/missTimer[5]_i_3/O
                         net (fo=8, routed)           0.711     4.630    game_inst/missTimer[5]_i_3_n_0
    SLICE_X84Y110        LUT4 (Prop_lut4_I0_O)        0.124     4.754 r  game_inst/missTimer[4]_i_1/O
                         net (fo=1, routed)           0.000     4.754    game_inst/missTimer[4]_i_1_n_0
    SLICE_X84Y110        FDCE                                         r  game_inst/missTimer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.592    18.571    game_inst/CLK
    SLICE_X84Y110        FDCE                                         r  game_inst/missTimer_reg[4]/C
                         clock pessimism              0.576    19.147    
                         clock uncertainty           -0.084    19.063    
    SLICE_X84Y110        FDCE (Setup_fdce_C_D)        0.081    19.144    game_inst/missTimer_reg[4]
  -------------------------------------------------------------------
                         required time                         19.144    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                 14.390    

Slack (MET) :             14.483ns  (required time - arrival time)
  Source:                 game_inst/ballY_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/missTimer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.580ns (28.798%)  route 3.906ns (71.202%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.712    -0.828    game_inst/CLK
    SLICE_X82Y109        FDPE                                         r  game_inst/ballY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDPE (Prop_fdpe_C_Q)         0.456    -0.372 r  game_inst/ballY_reg[3]/Q
                         net (fo=12, routed)          1.379     1.007    game_inst/ballY_reg[8]_0[3]
    SLICE_X88Y107        LUT6 (Prop_lut6_I3_O)        0.124     1.131 r  game_inst/ball0_carry_i_9/O
                         net (fo=4, routed)           0.584     1.715    game_inst/ball0_carry_i_9_n_0
    SLICE_X87Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.839 r  game_inst/ball0_carry__0_i_1/O
                         net (fo=1, routed)           0.471     2.310    game_inst/ball0_carry__0_i_1_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     2.689 r  game_inst/ball0_carry__0/CO[0]
                         net (fo=4, routed)           0.857     3.546    game_inst/ball0
    SLICE_X85Y109        LUT6 (Prop_lut6_I3_O)        0.373     3.919 r  game_inst/missTimer[5]_i_3/O
                         net (fo=8, routed)           0.615     4.534    game_inst/missTimer[5]_i_3_n_0
    SLICE_X84Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.658 r  game_inst/missTimer[3]_i_1/O
                         net (fo=1, routed)           0.000     4.658    game_inst/missTimer[3]_i_1_n_0
    SLICE_X84Y111        FDCE                                         r  game_inst/missTimer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.591    18.570    game_inst/CLK
    SLICE_X84Y111        FDCE                                         r  game_inst/missTimer_reg[3]/C
                         clock pessimism              0.576    19.146    
                         clock uncertainty           -0.084    19.062    
    SLICE_X84Y111        FDCE (Setup_fdce_C_D)        0.079    19.141    game_inst/missTimer_reg[3]
  -------------------------------------------------------------------
                         required time                         19.141    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                 14.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.189ns (50.180%)  route 0.188ns (49.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  video_timer_inst/xpos_reg[1]/Q
                         net (fo=15, routed)          0.188    -0.236    video_timer_inst/Q[1]
    SLICE_X84Y105        LUT5 (Prop_lut5_I2_O)        0.048    -0.188 r  video_timer_inst/xpos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    video_timer_inst/xpos[3]_i_1_n_0
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X84Y105        FDCE (Hold_fdce_C_D)         0.131    -0.417    video_timer_inst/xpos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 video_timer_inst/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/ypos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.212ns (55.177%)  route 0.172ns (44.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X88Y109        FDCE                                         r  video_timer_inst/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  video_timer_inst/ypos_reg[0]/Q
                         net (fo=13, routed)          0.172    -0.228    video_timer_inst/ypos_reg[9]_0[0]
    SLICE_X88Y108        LUT5 (Prop_lut5_I2_O)        0.048    -0.180 r  video_timer_inst/ypos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    video_timer_inst/ypos[4]
    SLICE_X88Y108        FDCE                                         r  video_timer_inst/ypos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X88Y108        FDCE                                         r  video_timer_inst/ypos_reg[4]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X88Y108        FDCE (Hold_fdce_C_D)         0.131    -0.417    video_timer_inst/ypos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.780%)  route 0.188ns (50.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  video_timer_inst/xpos_reg[1]/Q
                         net (fo=15, routed)          0.188    -0.236    video_timer_inst/Q[1]
    SLICE_X84Y105        LUT4 (Prop_lut4_I1_O)        0.045    -0.191 r  video_timer_inst/xpos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    video_timer_inst/xpos[2]_i_1_n_0
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[2]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X84Y105        FDCE (Hold_fdce_C_D)         0.120    -0.428    video_timer_inst/xpos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 video_timer_inst/ypos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/ypos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.482%)  route 0.190ns (50.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X89Y108        FDCE                                         r  video_timer_inst/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  video_timer_inst/ypos_reg[1]/Q
                         net (fo=13, routed)          0.190    -0.233    video_timer_inst/ypos_reg[9]_0[1]
    SLICE_X88Y107        LUT6 (Prop_lut6_I1_O)        0.045    -0.188 r  video_timer_inst/ypos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    video_timer_inst/ypos[5]_i_1_n_0
    SLICE_X88Y107        FDCE                                         r  video_timer_inst/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X88Y107        FDCE                                         r  video_timer_inst/ypos_reg[5]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X88Y107        FDCE (Hold_fdce_C_D)         0.120    -0.428    video_timer_inst/ypos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 video_timer_inst/ypos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/ypos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.824%)  route 0.172ns (45.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X88Y109        FDCE                                         r  video_timer_inst/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  video_timer_inst/ypos_reg[0]/Q
                         net (fo=13, routed)          0.172    -0.228    video_timer_inst/ypos_reg[9]_0[0]
    SLICE_X88Y108        LUT3 (Prop_lut3_I2_O)        0.045    -0.183 r  video_timer_inst/ypos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    video_timer_inst/ypos[2]_i_1_n_0
    SLICE_X88Y108        FDCE                                         r  video_timer_inst/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X88Y108        FDCE                                         r  video_timer_inst/ypos_reg[2]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X88Y108        FDCE (Hold_fdce_C_D)         0.120    -0.428    video_timer_inst/ypos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 video_timer_inst/ypos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/ypos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X88Y109        FDCE                                         r  video_timer_inst/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  video_timer_inst/ypos_reg[3]/Q
                         net (fo=16, routed)          0.161    -0.239    video_timer_inst/ypos_reg[9]_0[3]
    SLICE_X88Y109        LUT6 (Prop_lut6_I3_O)        0.045    -0.194 r  video_timer_inst/ypos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    video_timer_inst/ypos[3]
    SLICE_X88Y109        FDCE                                         r  video_timer_inst/ypos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X88Y109        FDCE                                         r  video_timer_inst/ypos_reg[3]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X88Y109        FDCE (Hold_fdce_C_D)         0.121    -0.443    video_timer_inst/ypos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.207%)  route 0.177ns (45.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  video_timer_inst/xpos_reg[2]/Q
                         net (fo=16, routed)          0.177    -0.224    video_timer_inst/Q[2]
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.045    -0.179 r  video_timer_inst/xpos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    video_timer_inst/xpos[4]_i_1_n_0
    SLICE_X86Y105        FDCE                                         r  video_timer_inst/xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.872    -0.800    video_timer_inst/CLK
    SLICE_X86Y105        FDCE                                         r  video_timer_inst/xpos_reg[4]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X86Y105        FDCE (Hold_fdce_C_D)         0.092    -0.433    video_timer_inst/xpos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 game_inst/missTimer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/missTimer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.598    -0.566    game_inst/CLK
    SLICE_X84Y111        FDCE                                         r  game_inst/missTimer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  game_inst/missTimer_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.216    game_inst/missTimer_reg_n_0_[1]
    SLICE_X84Y111        LUT5 (Prop_lut5_I2_O)        0.043    -0.173 r  game_inst/missTimer[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    game_inst/missTimer[2]_i_1_n_0
    SLICE_X84Y111        FDCE                                         r  game_inst/missTimer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.870    -0.803    game_inst/CLK
    SLICE_X84Y111        FDCE                                         r  game_inst/missTimer_reg[2]/C
                         clock pessimism              0.237    -0.566    
    SLICE_X84Y111        FDCE (Hold_fdce_C_D)         0.131    -0.435    game_inst/missTimer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_inst/missTimer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game_inst/missTimer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.598    -0.566    game_inst/CLK
    SLICE_X84Y110        FDCE                                         r  game_inst/missTimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y110        FDCE (Prop_fdce_C_Q)         0.164    -0.402 f  game_inst/missTimer_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.227    game_inst/missTimer_reg_n_0_[0]
    SLICE_X84Y110        LUT3 (Prop_lut3_I1_O)        0.045    -0.182 r  game_inst/missTimer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    game_inst/missTimer[0]_i_1_n_0
    SLICE_X84Y110        FDCE                                         r  game_inst/missTimer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.870    -0.803    game_inst/CLK
    SLICE_X84Y110        FDCE                                         r  game_inst/missTimer_reg[0]/C
                         clock pessimism              0.237    -0.566    
    SLICE_X84Y110        FDCE (Hold_fdce_C_D)         0.120    -0.446    game_inst/missTimer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 video_timer_inst/ypos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/ypos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50Mhz_clk50Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X87Y109        FDCE                                         r  video_timer_inst/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  video_timer_inst/ypos_reg[7]/Q
                         net (fo=12, routed)          0.193    -0.231    video_timer_inst/ypos_reg[9]_0[7]
    SLICE_X87Y109        LUT4 (Prop_lut4_I3_O)        0.042    -0.189 r  video_timer_inst/ypos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    video_timer_inst/ypos[8]
    SLICE_X87Y109        FDCE                                         r  video_timer_inst/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X87Y109        FDCE                                         r  video_timer_inst/ypos_reg[8]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X87Y109        FDCE (Hold_fdce_C_D)         0.107    -0.457    video_timer_inst/ypos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out50Mhz_clk50Mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   SystemClockUnit/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X83Y106    game_inst/ballX_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X83Y105    game_inst/ballX_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X83Y106    game_inst/ballX_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X83Y106    game_inst/ballX_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X82Y109    game_inst/ballX_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X84Y108    game_inst/ballX_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X82Y109    game_inst/ballX_reg[9]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X82Y105    game_inst/ballXdir_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballX_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y105    game_inst/ballX_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballX_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballX_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X82Y109    game_inst/ballX_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X84Y108    game_inst/ballX_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X82Y109    game_inst/ballX_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X82Y105    game_inst/ballXdir_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballY_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballY_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballX_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y105    game_inst/ballX_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballX_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballX_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X82Y105    game_inst/ballXdir_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballY_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballY_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballY_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X83Y106    game_inst/ballY_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X88Y104    game_inst/paddlePosition_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk50Mhz
  To Clock:  clkfbout_clk50Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk50Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SystemClockUnit/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   SystemClockUnit/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  SystemClockUnit/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out50Mhz_clk50Mhz
  To Clock:  clk_out50Mhz_clk50Mhz

Setup :            0  Failing Endpoints,  Worst Slack       16.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.749ns  (required time - arrival time)
  Source:                 video_timer_inst/xpos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.704ns (25.847%)  route 2.020ns (74.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.370 f  video_timer_inst/xpos_reg[1]/Q
                         net (fo=15, routed)          0.933     0.563    video_timer_inst/Q[1]
    SLICE_X86Y105        LUT5 (Prop_lut5_I3_O)        0.124     0.687 r  video_timer_inst/ypos[9]_i_3/O
                         net (fo=6, routed)           0.497     1.184    video_timer_inst/ypos[9]_i_3_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I5_O)        0.124     1.308 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.590     1.898    video_timer_inst/clear
    SLICE_X86Y105        FDCE                                         f  video_timer_inst/xpos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.596    18.575    video_timer_inst/CLK
    SLICE_X86Y105        FDCE                                         r  video_timer_inst/xpos_reg[0]/C
                         clock pessimism              0.560    19.135    
                         clock uncertainty           -0.084    19.051    
    SLICE_X86Y105        FDCE (Recov_fdce_C_CLR)     -0.405    18.646    video_timer_inst/xpos_reg[0]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                 16.749    

Slack (MET) :             16.749ns  (required time - arrival time)
  Source:                 video_timer_inst/xpos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.704ns (25.847%)  route 2.020ns (74.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.370 f  video_timer_inst/xpos_reg[1]/Q
                         net (fo=15, routed)          0.933     0.563    video_timer_inst/Q[1]
    SLICE_X86Y105        LUT5 (Prop_lut5_I3_O)        0.124     0.687 r  video_timer_inst/ypos[9]_i_3/O
                         net (fo=6, routed)           0.497     1.184    video_timer_inst/ypos[9]_i_3_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I5_O)        0.124     1.308 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.590     1.898    video_timer_inst/clear
    SLICE_X86Y105        FDCE                                         f  video_timer_inst/xpos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.596    18.575    video_timer_inst/CLK
    SLICE_X86Y105        FDCE                                         r  video_timer_inst/xpos_reg[4]/C
                         clock pessimism              0.560    19.135    
                         clock uncertainty           -0.084    19.051    
    SLICE_X86Y105        FDCE (Recov_fdce_C_CLR)     -0.405    18.646    video_timer_inst/xpos_reg[4]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                 16.749    

Slack (MET) :             16.749ns  (required time - arrival time)
  Source:                 video_timer_inst/xpos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.704ns (25.847%)  route 2.020ns (74.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.370 f  video_timer_inst/xpos_reg[1]/Q
                         net (fo=15, routed)          0.933     0.563    video_timer_inst/Q[1]
    SLICE_X86Y105        LUT5 (Prop_lut5_I3_O)        0.124     0.687 r  video_timer_inst/ypos[9]_i_3/O
                         net (fo=6, routed)           0.497     1.184    video_timer_inst/ypos[9]_i_3_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I5_O)        0.124     1.308 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.590     1.898    video_timer_inst/clear
    SLICE_X86Y105        FDCE                                         f  video_timer_inst/xpos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.596    18.575    video_timer_inst/CLK
    SLICE_X86Y105        FDCE                                         r  video_timer_inst/xpos_reg[9]/C
                         clock pessimism              0.560    19.135    
                         clock uncertainty           -0.084    19.051    
    SLICE_X86Y105        FDCE (Recov_fdce_C_CLR)     -0.405    18.646    video_timer_inst/xpos_reg[9]
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                 16.749    

Slack (MET) :             16.845ns  (required time - arrival time)
  Source:                 video_timer_inst/xpos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.704ns (26.219%)  route 1.981ns (73.781%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.370 f  video_timer_inst/xpos_reg[1]/Q
                         net (fo=15, routed)          0.933     0.563    video_timer_inst/Q[1]
    SLICE_X86Y105        LUT5 (Prop_lut5_I3_O)        0.124     0.687 r  video_timer_inst/ypos[9]_i_3/O
                         net (fo=6, routed)           0.497     1.184    video_timer_inst/ypos[9]_i_3_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I5_O)        0.124     1.308 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.551     1.859    video_timer_inst/clear
    SLICE_X84Y105        FDCE                                         f  video_timer_inst/xpos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.594    18.573    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[3]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X84Y105        FDCE (Recov_fdce_C_CLR)     -0.361    18.704    video_timer_inst/xpos_reg[3]
  -------------------------------------------------------------------
                         required time                         18.704    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                 16.845    

Slack (MET) :             16.887ns  (required time - arrival time)
  Source:                 video_timer_inst/xpos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.704ns (26.219%)  route 1.981ns (73.781%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.370 f  video_timer_inst/xpos_reg[1]/Q
                         net (fo=15, routed)          0.933     0.563    video_timer_inst/Q[1]
    SLICE_X86Y105        LUT5 (Prop_lut5_I3_O)        0.124     0.687 r  video_timer_inst/ypos[9]_i_3/O
                         net (fo=6, routed)           0.497     1.184    video_timer_inst/ypos[9]_i_3_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I5_O)        0.124     1.308 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.551     1.859    video_timer_inst/clear
    SLICE_X84Y105        FDCE                                         f  video_timer_inst/xpos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.594    18.573    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[2]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X84Y105        FDCE (Recov_fdce_C_CLR)     -0.319    18.746    video_timer_inst/xpos_reg[2]
  -------------------------------------------------------------------
                         required time                         18.746    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                 16.887    

Slack (MET) :             16.945ns  (required time - arrival time)
  Source:                 video_timer_inst/xpos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.897ns (35.301%)  route 1.644ns (64.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.348 f  video_timer_inst/xpos_reg[3]/Q
                         net (fo=15, routed)          0.736     0.388    video_timer_inst/Q[3]
    SLICE_X86Y105        LUT5 (Prop_lut5_I1_O)        0.295     0.683 r  video_timer_inst/ypos[9]_i_3/O
                         net (fo=6, routed)           0.497     1.180    video_timer_inst/ypos[9]_i_3_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I5_O)        0.124     1.304 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.411     1.715    video_timer_inst/clear
    SLICE_X85Y104        FDCE                                         f  video_timer_inst/xpos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.594    18.573    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[1]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X85Y104        FDCE (Recov_fdce_C_CLR)     -0.405    18.660    video_timer_inst/xpos_reg[1]
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                          -1.715    
  -------------------------------------------------------------------
                         slack                                 16.945    

Slack (MET) :             16.945ns  (required time - arrival time)
  Source:                 video_timer_inst/xpos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.897ns (35.301%)  route 1.644ns (64.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.348 f  video_timer_inst/xpos_reg[3]/Q
                         net (fo=15, routed)          0.736     0.388    video_timer_inst/Q[3]
    SLICE_X86Y105        LUT5 (Prop_lut5_I1_O)        0.295     0.683 r  video_timer_inst/ypos[9]_i_3/O
                         net (fo=6, routed)           0.497     1.180    video_timer_inst/ypos[9]_i_3_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I5_O)        0.124     1.304 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.411     1.715    video_timer_inst/clear
    SLICE_X85Y104        FDCE                                         f  video_timer_inst/xpos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.594    18.573    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[5]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X85Y104        FDCE (Recov_fdce_C_CLR)     -0.405    18.660    video_timer_inst/xpos_reg[5]
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                          -1.715    
  -------------------------------------------------------------------
                         slack                                 16.945    

Slack (MET) :             16.945ns  (required time - arrival time)
  Source:                 video_timer_inst/xpos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.897ns (35.301%)  route 1.644ns (64.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.348 f  video_timer_inst/xpos_reg[3]/Q
                         net (fo=15, routed)          0.736     0.388    video_timer_inst/Q[3]
    SLICE_X86Y105        LUT5 (Prop_lut5_I1_O)        0.295     0.683 r  video_timer_inst/ypos[9]_i_3/O
                         net (fo=6, routed)           0.497     1.180    video_timer_inst/ypos[9]_i_3_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I5_O)        0.124     1.304 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.411     1.715    video_timer_inst/clear
    SLICE_X85Y104        FDCE                                         f  video_timer_inst/xpos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.594    18.573    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[6]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X85Y104        FDCE (Recov_fdce_C_CLR)     -0.405    18.660    video_timer_inst/xpos_reg[6]
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                          -1.715    
  -------------------------------------------------------------------
                         slack                                 16.945    

Slack (MET) :             16.945ns  (required time - arrival time)
  Source:                 video_timer_inst/xpos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.897ns (35.301%)  route 1.644ns (64.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.348 f  video_timer_inst/xpos_reg[3]/Q
                         net (fo=15, routed)          0.736     0.388    video_timer_inst/Q[3]
    SLICE_X86Y105        LUT5 (Prop_lut5_I1_O)        0.295     0.683 r  video_timer_inst/ypos[9]_i_3/O
                         net (fo=6, routed)           0.497     1.180    video_timer_inst/ypos[9]_i_3_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I5_O)        0.124     1.304 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.411     1.715    video_timer_inst/clear
    SLICE_X85Y104        FDCE                                         f  video_timer_inst/xpos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.594    18.573    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X85Y104        FDCE (Recov_fdce_C_CLR)     -0.405    18.660    video_timer_inst/xpos_reg[7]
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                          -1.715    
  -------------------------------------------------------------------
                         slack                                 16.945    

Slack (MET) :             16.945ns  (required time - arrival time)
  Source:                 video_timer_inst/xpos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50Mhz_clk50Mhz rise@20.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.897ns (35.301%)  route 1.644ns (64.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.714    -0.826    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.478    -0.348 f  video_timer_inst/xpos_reg[3]/Q
                         net (fo=15, routed)          0.736     0.388    video_timer_inst/Q[3]
    SLICE_X86Y105        LUT5 (Prop_lut5_I1_O)        0.295     0.683 r  video_timer_inst/ypos[9]_i_3/O
                         net (fo=6, routed)           0.497     1.180    video_timer_inst/ypos[9]_i_3_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I5_O)        0.124     1.304 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.411     1.715    video_timer_inst/clear
    SLICE_X85Y104        FDCE                                         f  video_timer_inst/xpos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    20.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          1.594    18.573    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[8]/C
                         clock pessimism              0.576    19.149    
                         clock uncertainty           -0.084    19.065    
    SLICE_X85Y104        FDCE (Recov_fdce_C_CLR)     -0.405    18.660    video_timer_inst/xpos_reg[8]
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                          -1.715    
  -------------------------------------------------------------------
                         slack                                 16.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[1]/CLR
                            (removal check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.281%)  route 0.321ns (58.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  video_timer_inst/xpos_reg[7]/Q
                         net (fo=17, routed)          0.178    -0.258    video_timer_inst/Q[7]
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.098    -0.160 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.143    -0.017    video_timer_inst/clear
    SLICE_X85Y104        FDCE                                         f  video_timer_inst/xpos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[1]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X85Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    video_timer_inst/xpos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[5]/CLR
                            (removal check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.281%)  route 0.321ns (58.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  video_timer_inst/xpos_reg[7]/Q
                         net (fo=17, routed)          0.178    -0.258    video_timer_inst/Q[7]
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.098    -0.160 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.143    -0.017    video_timer_inst/clear
    SLICE_X85Y104        FDCE                                         f  video_timer_inst/xpos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[5]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X85Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    video_timer_inst/xpos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[6]/CLR
                            (removal check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.281%)  route 0.321ns (58.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  video_timer_inst/xpos_reg[7]/Q
                         net (fo=17, routed)          0.178    -0.258    video_timer_inst/Q[7]
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.098    -0.160 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.143    -0.017    video_timer_inst/clear
    SLICE_X85Y104        FDCE                                         f  video_timer_inst/xpos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[6]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X85Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    video_timer_inst/xpos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[7]/CLR
                            (removal check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.281%)  route 0.321ns (58.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  video_timer_inst/xpos_reg[7]/Q
                         net (fo=17, routed)          0.178    -0.258    video_timer_inst/Q[7]
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.098    -0.160 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.143    -0.017    video_timer_inst/clear
    SLICE_X85Y104        FDCE                                         f  video_timer_inst/xpos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X85Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    video_timer_inst/xpos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[8]/CLR
                            (removal check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.281%)  route 0.321ns (58.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  video_timer_inst/xpos_reg[7]/Q
                         net (fo=17, routed)          0.178    -0.258    video_timer_inst/Q[7]
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.098    -0.160 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.143    -0.017    video_timer_inst/clear
    SLICE_X85Y104        FDCE                                         f  video_timer_inst/xpos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[8]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X85Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    video_timer_inst/xpos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[2]/CLR
                            (removal check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.226ns (37.520%)  route 0.376ns (62.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  video_timer_inst/xpos_reg[7]/Q
                         net (fo=17, routed)          0.178    -0.258    video_timer_inst/Q[7]
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.098    -0.160 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.198     0.038    video_timer_inst/clear
    SLICE_X84Y105        FDCE                                         f  video_timer_inst/xpos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[2]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X84Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    video_timer_inst/xpos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[3]/CLR
                            (removal check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.226ns (37.520%)  route 0.376ns (62.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  video_timer_inst/xpos_reg[7]/Q
                         net (fo=17, routed)          0.178    -0.258    video_timer_inst/Q[7]
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.098    -0.160 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.198     0.038    video_timer_inst/clear
    SLICE_X84Y105        FDCE                                         f  video_timer_inst/xpos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.871    -0.801    video_timer_inst/CLK
    SLICE_X84Y105        FDCE                                         r  video_timer_inst/xpos_reg[3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X84Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.615    video_timer_inst/xpos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[0]/CLR
                            (removal check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.226ns (36.395%)  route 0.395ns (63.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  video_timer_inst/xpos_reg[7]/Q
                         net (fo=17, routed)          0.178    -0.258    video_timer_inst/Q[7]
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.098    -0.160 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.217     0.057    video_timer_inst/clear
    SLICE_X86Y105        FDCE                                         f  video_timer_inst/xpos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.872    -0.800    video_timer_inst/CLK
    SLICE_X86Y105        FDCE                                         r  video_timer_inst/xpos_reg[0]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X86Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    video_timer_inst/xpos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[4]/CLR
                            (removal check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.226ns (36.395%)  route 0.395ns (63.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  video_timer_inst/xpos_reg[7]/Q
                         net (fo=17, routed)          0.178    -0.258    video_timer_inst/Q[7]
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.098    -0.160 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.217     0.057    video_timer_inst/clear
    SLICE_X86Y105        FDCE                                         f  video_timer_inst/xpos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.872    -0.800    video_timer_inst/CLK
    SLICE_X86Y105        FDCE                                         r  video_timer_inst/xpos_reg[4]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X86Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    video_timer_inst/xpos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 video_timer_inst/xpos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            video_timer_inst/xpos_reg[9]/CLR
                            (removal check against rising-edge clock clk_out50Mhz_clk50Mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50Mhz_clk50Mhz rise@0.000ns - clk_out50Mhz_clk50Mhz rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.226ns (36.395%)  route 0.395ns (63.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.600    -0.564    video_timer_inst/CLK
    SLICE_X85Y104        FDCE                                         r  video_timer_inst/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  video_timer_inst/xpos_reg[7]/Q
                         net (fo=17, routed)          0.178    -0.258    video_timer_inst/Q[7]
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.098    -0.160 f  video_timer_inst/ypos[9]_i_1/O
                         net (fo=20, routed)          0.217     0.057    video_timer_inst/clear
    SLICE_X86Y105        FDCE                                         f  video_timer_inst/xpos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50Mhz_clk50Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    SystemClockUnit/inst/clk_in100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SystemClockUnit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    SystemClockUnit/inst/clk_in100Mhz_clk50Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  SystemClockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    SystemClockUnit/inst/clk_out50Mhz_clk50Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  SystemClockUnit/inst/clkout1_buf/O
                         net (fo=65, routed)          0.872    -0.800    video_timer_inst/CLK
    SLICE_X86Y105        FDCE                                         r  video_timer_inst/xpos_reg[9]/C
                         clock pessimism              0.275    -0.525    
    SLICE_X86Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    video_timer_inst/xpos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.674    





