From e2f57f13e3fed39b460a51626db724b4e1257209 Mon Sep 17 00:00:00 2001
From: Felix Radensky <felix.r@variscite.com>
Date: Sun, 23 Aug 2020 09:53:55 +0300
Subject: [PATCH 11/18] variscite: Add common EEPROM code

---
 board/variscite/common/imx8_eeprom.c | 342 +++++++++++++++++++++++++++
 board/variscite/common/imx8_eeprom.h |  75 ++++++
 2 files changed, 417 insertions(+)
 create mode 100644 board/variscite/common/imx8_eeprom.c
 create mode 100644 board/variscite/common/imx8_eeprom.h

diff --git a/board/variscite/common/imx8_eeprom.c b/board/variscite/common/imx8_eeprom.c
new file mode 100644
index 0000000000..5ce2cfa890
--- /dev/null
+++ b/board/variscite/common/imx8_eeprom.c
@@ -0,0 +1,342 @@
+/*
+ * Copyright (C) 2018-2020 Variscite Ltd.
+ *
+ * SPDX-License-Identifier: GPL-2.0+
+ */
+
+#include <common.h>
+#include <command.h>
+#include <dm.h>
+#include <i2c.h>
+#include <asm/io.h>
+#include <cpu_func.h>
+
+#ifdef CONFIG_ARCH_IMX8M
+#include <asm/arch-imx8m/ddr.h>
+#endif
+
+#ifdef CONFIG_ARCH_IMX8
+#include <asm/arch/sci/sci.h>
+#endif
+
+#include "imx8_eeprom.h"
+
+#ifdef CONFIG_ARCH_IMX8
+
+#define CTL_CODE(function, method) ((4 << 16) | ((function) << 2) | (method))
+
+#define METHOD_BUFFERED		0
+#define METHOD_NEITHER		3
+
+#define SOMINFO_READ_EEPROM	CTL_CODE(2100, METHOD_BUFFERED)
+#define SOMINFO_WRITE_EEPROM	CTL_CODE(2101, METHOD_BUFFERED)
+
+static int var_scu_eeprom_read(u8 *buf, u32 size)
+{
+	int ret;
+	u32 cmd = SOMINFO_READ_EEPROM;
+
+	/* Send command to SC firmware */
+	memset(buf, 0, size);
+	flush_dcache_all();
+	invalidate_icache_all();
+	ret = sc_misc_board_ioctl(-1, &cmd, (u32 *)&buf, &size);
+	flush_dcache_all();
+	invalidate_icache_all();
+
+	return ret;
+}
+
+static int var_scu_eeprom_read_header(struct var_eeprom *e)
+{
+	int ret;
+
+	ret = var_scu_eeprom_read((uint8_t *)e, sizeof(*e));
+	if (ret) {
+		debug("%s: SCU EEPROM read failed\n", __func__);
+		return ret;
+	}
+
+	return 0;
+}
+#endif /* ARCH_IMX8 */
+
+#ifdef CONFIG_DM_I2C
+int var_eeprom_read_header(struct var_eeprom *e)
+{
+	int ret;
+	struct udevice *bus;
+	struct udevice *dev;
+
+	ret = uclass_get_device_by_seq(UCLASS_I2C, VAR_EEPROM_I2C_BUS, &bus);
+	if (ret) {
+		debug("%s: No bus %d\n", __func__, VAR_EEPROM_I2C_BUS);
+		return ret;
+	}
+
+	ret = dm_i2c_probe(bus, VAR_EEPROM_I2C_ADDR, 0, &dev);
+	if (ret) {
+#ifdef CONFIG_ARCH_IMX8
+		debug("%s: calling SCU to read EEPROM\n", __func__);
+		return var_scu_eeprom_read_header(e);
+#else
+		debug("%s: I2C EEPROM probe failed\n", __func__);
+		return ret;
+#endif
+	}
+
+	/* Read EEPROM header to memory */
+	ret = dm_i2c_read(dev, 0, (void *)e, sizeof(*e));
+	if (ret) {
+		debug("%s: EEPROM read failed, ret=%d\n", __func__, ret);
+		return ret;
+	}
+
+	return 0;
+}
+#else
+int var_eeprom_read_header(struct var_eeprom *e)
+{
+	int ret;
+
+	/* Probe EEPROM */
+	i2c_set_bus_num(VAR_EEPROM_I2C_BUS);
+	ret = i2c_probe(VAR_EEPROM_I2C_ADDR);
+	if (ret) {
+#ifdef CONFIG_ARCH_IMX8
+		debug("%s: calling SCU to read EEPROM\n", __func__);
+		return var_scu_eeprom_read_header(e);
+#else
+		debug("%s: I2C EEPROM probe failed\n", __func__);
+		return ret;
+#endif
+	}
+
+	/* Read EEPROM header to memory */
+	ret = i2c_read(VAR_EEPROM_I2C_ADDR, 0, 1, (uint8_t *)e, sizeof(*e));
+	if (ret) {
+		debug("%s: EEPROM read failed ret=%d\n", __func__, ret);
+		return ret;
+	}
+
+	return 0;
+}
+#endif /* CONFIG_DM_I2C */
+
+int var_eeprom_get_mac(struct var_eeprom *ep, u8 *mac)
+{
+	flush_dcache_all();
+	if (!var_eeprom_is_valid(ep))
+		return -1;
+
+	memcpy(mac, ep->mac, sizeof(ep->mac));
+
+	return 0;
+}
+
+int var_eeprom_get_dram_size(struct var_eeprom *ep, phys_size_t *size)
+{
+	/* No data in EEPROM - return default DRAM size */
+	if (!var_eeprom_is_valid(ep)) {
+		*size = DEFAULT_SDRAM_SIZE;
+		return 0;
+	}
+
+	if (ep->version == 1)
+		*size = (ep->dramsize * 1024UL) << 20;
+	else
+		*size = (ep->dramsize * 128UL) << 20;
+
+	return 0;
+}
+
+int var_eeprom_get_storage(struct var_eeprom *ep, int *storage)
+{
+	/* No data in EEPROM - return default DRAM size */
+	if (!var_eeprom_is_valid(ep)) {
+		*storage = SOM_STORAGE_EMMC;
+		return 0;
+	}
+
+	if (ep->features & VAR_EEPROM_F_NAND)
+		*storage = SOM_STORAGE_NAND;
+	else
+		*storage = SOM_STORAGE_EMMC;
+
+	return 0;
+}
+
+#ifndef CONFIG_SPL_BUILD
+void var_eeprom_print_prod_info(struct var_eeprom *ep)
+{
+	u8 partnum[8] = {0};
+
+	flush_dcache_all();
+
+	if (!var_eeprom_is_valid(ep))
+		return;
+
+	/* Read first part of P/N  */
+	memcpy(partnum, ep->partnum, sizeof(ep->partnum));
+
+	/* Read second part of P/N  */
+	if (ep->version >= 3)
+		memcpy(partnum + sizeof(ep->partnum), ep->partnum2, sizeof(ep->partnum2));
+
+#ifdef CONFIG_TARGET_IMX8MQ_VAR_DART
+	printf("\nPart number: VSM-DT8M-%.*s\n", (int)sizeof(partnum), partnum);
+#elif CONFIG_TARGET_IMX8MM_VAR_DART
+	if (of_machine_is_compatible("variscite,imx8mm-var-dart"))
+		printf("\nPart number: VSM-DT8MM-%.*s\n", (int)sizeof(partnum), partnum);
+	else
+		printf("\nPart number: VSM-MX8MM-%.*s\n", (int)sizeof(partnum), partnum);
+#elif CONFIG_TARGET_IMX8MN_VAR_SOM
+	printf("\nPart number: VSM-MX8MN-%.*s\n", (int)sizeof(partnum), partnum);
+#elif CONFIG_TARGET_IMX8MP_VAR_DART
+	if (of_machine_is_compatible("variscite,imx8mp-var-dart"))
+		printf("\nPart number: VSM-DT8MP-%.*s\n", (int)sizeof(partnum), partnum);
+	else
+		printf("\nPart number: VSM-MX8MP-%.*s\n", (int)sizeof(partnum), partnum);
+#elif CONFIG_TARGET_IMX8QXP_VAR_SOM
+	printf("\nPart number: VSM-MX8X-%.*s\n", (int)sizeof(partnum), partnum);
+#elif CONFIG_TARGET_IMX8QM_VAR_SOM
+	if (of_machine_is_compatible("variscite,imx8qm-var-spear"))
+		printf("\nPart number: VSM-SP8-%.*s\n", (int)sizeof(partnum), partnum);
+	else
+		printf("\nPart number: VSM-MX8-%.*s\n", (int)sizeof(partnum), partnum);
+#endif
+
+	printf("Assembly: AS%.*s\n", (int)sizeof(ep->assembly), (char *)ep->assembly);
+
+	printf("Production date: %.*s %.*s %.*s\n",
+			4, /* YYYY */
+			(char *)ep->date,
+			3, /* MMM */
+			((char *)ep->date) + 4,
+			2, /* DD */
+			((char *)ep->date) + 4 + 3);
+
+	printf("Serial Number: %02x:%02x:%02x:%02x:%02x:%02x\n",
+		ep->mac[0], ep->mac[1], ep->mac[2], ep->mac[3], ep->mac[4], ep->mac[5]);
+
+	debug("EEPROM version: 0x%x\n", ep->version);
+	debug("SOM features: 0x%x\n", ep->features);
+	debug("SOM revision: 0x%x\n", ep->somrev);
+
+	if (ep->version == 1)
+		debug("DRAM size: %d GiB\n\n", ep->dramsize);
+	else
+		debug("DRAM size: %d GiB\n\n", (ep->dramsize * 128) / 1024);
+}
+#endif
+
+#if defined(CONFIG_ARCH_IMX8M) && defined(CONFIG_SPL_BUILD)
+/*
+ * Modify DRAM table based on adjustment table in EEPROM
+ *
+ * Assumption: register addresses in the adjustment table
+ * follow the order of register addresses in the original table
+ *
+ * @adj_table_offset - offset of adjustment table from start of EEPROM
+ * @adj_table_size   - number of rows in adjustment table
+ * @table            - pointer to DDR table
+ * @table_size       - number of rows in DDR table
+ */
+static void adjust_dram_table(u8 adj_table_offset, u8 adj_table_size,
+				struct dram_cfg_param *table, u8 table_size)
+{
+	int i, j = 0;
+	u8 off = adj_table_offset;
+	struct dram_cfg_param adj_table_row;
+
+	/* Iterate over adjustment table */
+	for (i = 0; i < adj_table_size; i++) {
+
+		/* Read next entry from adjustment table */
+		i2c_read(VAR_EEPROM_I2C_ADDR, off, 1,
+			(uint8_t *)&adj_table_row, sizeof(adj_table_row));
+
+		/* Iterate over DDR table and adjust it */
+		for (; j < table_size; j++) {
+			if (table[j].reg == adj_table_row.reg) {
+				debug("Adjusting reg=0x%x val=0x%x\n",
+					adj_table_row.reg, adj_table_row.val);
+				table[j].val = adj_table_row.val;
+				break;
+			}
+		}
+
+		off += sizeof(adj_table_row);
+	}
+}
+
+/*
+ * Modify DRAM tables based on adjustment tables in EEPROM
+ *
+ * @e - pointer to EEPROM header structure
+ * @d - pointer to DRAM configuration structure
+  */
+void var_eeprom_adjust_dram(struct var_eeprom *ep, struct dram_timing_info *d)
+{
+	int i;
+	int *idx_map;
+	u8 adj_table_size[DRAM_TABLE_NUM];
+
+	/* Indices of fsp tables in the offset table */
+	int b0_idx_map[] = {3, 4, 6};
+	int b1_idx_map[] = {3, 4, 5, 6};
+
+	if (!var_eeprom_is_valid(ep))
+		return;
+
+	/* Check EEPROM version - only version 2+ has DDR adjustment tables */
+	if (ep->version < 2) {
+		debug("EEPROM version is %d\n", ep->version);
+		return;
+	}
+
+	debug("EEPROM offset table\n");
+	for (i = 0; i < DRAM_TABLE_NUM + 1; i++)
+		debug("off[%d]=%d\n", i, ep->off[i]);
+
+	/* Calculate DRAM adjustment table sizes */
+	for (i = 0; i < DRAM_TABLE_NUM; i++)
+		adj_table_size[i] = (ep->off[i + 1] - ep->off[i]) /
+				(sizeof(struct dram_cfg_param));
+
+	debug("\nSizes table\n");
+	for (i = 0; i < DRAM_TABLE_NUM; i++)
+		debug("sizes[%d]=%d\n", i, adj_table_size[i]);
+
+	/* Adjust DRAM controller configuration table */
+	debug("\nAdjusting DDRC table: offset=%d, count=%d\n",
+		ep->off[0], adj_table_size[0]);
+	adjust_dram_table(ep->off[0], adj_table_size[0],
+				d->ddrc_cfg, d->ddrc_cfg_num);
+
+	/* Adjust DDR PHY configuration table */
+	debug("\nAdjusting DDR PHY CFG table: offset=%d, count=%d\n",
+		ep->off[1], adj_table_size[1]);
+	adjust_dram_table(ep->off[1], adj_table_size[1],
+				d->ddrphy_cfg, d->ddrphy_cfg_num);
+
+	/* Adjust DDR PHY PIE table */
+	debug("\nAdjusting DDR PHY PIE table: offset=%d, count=%d\n",
+		ep->off[2], adj_table_size[2]);
+	adjust_dram_table(ep->off[2], adj_table_size[2],
+				d->ddrphy_pie, d->ddrphy_pie_num);
+
+	/* Adjust FSP configuration tables
+	 * i.MX8M B0 has 3 tables, i.MX8M B1 and i.MX8M Mini have 4 tables
+	 */
+	idx_map = (d->fsp_msg_num == 4) ? b1_idx_map : b0_idx_map;
+	for (i = 0; i < d->fsp_msg_num; i++) {
+		int j = idx_map[i];
+		debug("\nAdjusting FSP table %d: offset=%d, count=%d\n",
+			i, ep->off[j], adj_table_size[j]);
+
+		adjust_dram_table(ep->off[j], adj_table_size[j],
+			d->fsp_msg[i].fsp_cfg, d->fsp_msg[i].fsp_cfg_num);
+	}
+}
+#endif
diff --git a/board/variscite/common/imx8_eeprom.h b/board/variscite/common/imx8_eeprom.h
new file mode 100644
index 0000000000..2907b57856
--- /dev/null
+++ b/board/variscite/common/imx8_eeprom.h
@@ -0,0 +1,75 @@
+/*
+ * Copyright (C) 2018-2020 Variscite Ltd.
+ *
+ * SPDX-License-Identifier: GPL-2.0+
+ */
+
+#ifndef _MX8_VAR_EEPROM_H_
+#define _MX8_VAR_EEPROM_H_
+
+#ifdef CONFIG_ARCH_IMX8M
+#include <asm/arch-imx8m/ddr.h>
+#endif
+
+#define VAR_EEPROM_MAGIC	0x384D /* == HEX("8M") */
+
+#define VAR_EEPROM_I2C_BUS	0
+#define VAR_EEPROM_I2C_ADDR	0x52
+
+/* Optional SOM features */
+#define VAR_EEPROM_F_WIFI 	(1 << 0)
+#define VAR_EEPROM_F_ETH 	(1 << 1)
+#define VAR_EEPROM_F_AUDIO 	(1 << 2)
+#define VAR_EEPROM_F_LVDS	(1 << 3)
+#define VAR_EEPROM_F_NAND	(1 << 4)
+
+/* SOM storage types */
+enum som_storage {
+	SOM_STORAGE_EMMC,
+	SOM_STORAGE_NAND,
+	SOM_STORAGE_UNDEFINED,
+};
+
+/* Number of DRAM adjustment tables */
+#define DRAM_TABLE_NUM 7
+
+struct __attribute__((packed)) var_eeprom
+{
+	u16 magic;                /* 00-0x00 - magic number       */
+	u8 partnum[3];            /* 02-0x02 - part number        */
+	u8 assembly[10];          /* 05-0x05 - assembly number    */
+	u8 date[9];               /* 15-0x0f - build date         */
+	u8 mac[6];                /* 24-0x18 - MAC address        */
+	u8 somrev;                /* 30-0x1e - SOM revision       */
+	u8 version;               /* 31-0x1f - EEPROM version     */
+	u8 features;              /* 32-0x20 - SOM features       */
+	u8 dramsize;              /* 33-0x21 - DRAM size          */
+	u8 off[DRAM_TABLE_NUM+1]; /* 34-0x22 - DRAM table offsets */
+	u8 partnum2[5];           /* 42-0x2a - part number        */
+	u8 reserved[3];           /* 47 0x2f - reserved           */
+};
+
+#define VAR_EEPROM_DATA ((struct var_eeprom *)VAR_EEPROM_DRAM_START)
+
+static inline int var_eeprom_is_valid(struct var_eeprom *ep)
+{
+	if (htons(ep->magic) != VAR_EEPROM_MAGIC) {
+		debug("Invalid EEPROM magic 0x%hx, expected 0x%hx\n",
+			htons(ep->magic), VAR_EEPROM_MAGIC);
+		return 0;
+	}
+
+	return 1;
+}
+
+extern int var_eeprom_read_header(struct var_eeprom *e);
+extern int var_eeprom_get_dram_size(struct var_eeprom *e, phys_size_t *size);
+extern int var_eeprom_get_mac(struct var_eeprom *e, u8 *mac);
+extern int var_eeprom_get_storage(struct var_eeprom *e, int *storage);
+extern void var_eeprom_print_prod_info(struct var_eeprom *e);
+
+#if defined(CONFIG_ARCH_IMX8M) && defined(CONFIG_SPL_BUILD)
+extern void var_eeprom_adjust_dram(struct var_eeprom *e, struct dram_timing_info *d);
+#endif
+
+#endif /* _MX8M_VAR_EEPROM_H_ */
-- 
2.35.1

