{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    input logic [7:0] in,\n    output logic [23:0] out_bytes,\n    output logic done\n);\n\n    typedef enum logic [1:0] {\n        IDLE = 2'b00,\n        BYTE1_RECEIVED = 2'b01,\n        BYTE2_RECEIVED = 2'b10,\n        MESSAGE_RECEIVED = 2'b11\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [23:0] message_buffer;\n\n    // State transition logic\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            message_buffer <= 24'b0;\n            out_bytes <= 24'b0;\n            done <= 1'b0;\n        end else begin\n            current_state <= next_state;\n            if (current_state == MESSAGE_RECEIVED) begin\n                out_bytes <= message_buffer;\n                done <= 1'b1;\n            end else begin\n                done <= 1'b0;\n            end\n        end\n    end\n\n    // Next state logic\n    always_comb begin\n        next_state = current_state;\n        case (current_state)\n            IDLE: begin\n                if (in[3] == 1'b1) begin\n                    next_state = BYTE1_RECEIVED;\n                    message_buffer[23:16] = in;\n                end\n            end\n            BYTE1_RECEIVED: begin\n                next_state = BYTE2_RECEIVED;\n                message_buffer[15:8] = in;\n            end\n            BYTE2_RECEIVED: begin\n                next_state = MESSAGE_RECEIVED;\n                message_buffer[7:0] = in;\n            end\n            MESSAGE_RECEIVED: begin\n                next_state = IDLE;\n            end\n        endcase\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}