# âš™ï¸ RISC-V Processor Simulation and Implementation  

## ğŸ“Œ Overview  

This project focuses on the **design and simulation of a RISC-V processor**. The primary goal is to implement the **datapath and control logic** of a RISC-V processor, supporting a variety of instructions, such as **Register-Register, ALU Immediate, Memory, and Branch instructions**. The design is implemented in **Verilog** and tested using a **testbench** to verify the correctness of the processor's functionality.  

## âœ¨ Features  

### ğŸ—ï¸ **Register-Register Operations**  
- â• **ADD**, â– **SUB**, ğŸ”— **AND**, ğŸ”˜ **OR**, âŒ **XOR**, ğŸ”¼ **SLT**, ğŸ”„ **SLL**, ğŸ”€ **SRL**, ğŸ” **SRA**  

### ğŸ”¢ **ALU Immediate Operations**  
- â• **ADDI**, ğŸ”— **ANDI**, ğŸ”˜ **ORI**, âŒ **XORI**, ğŸ”¼ **SLTI**, ğŸ”„ **SLLI**, ğŸ”€ **SRLI**, ğŸ” **SRAI**  

### ğŸ’¾ **Memory Operations**  
- ğŸ“¥ **LW** (Load Word) â€“ Loads data from memory to a register.  
- ğŸ“¤ **SW** (Store Word) â€“ Stores data from a register to memory.  

### ğŸ”„ **Branch Operations**  
- ğŸ¯ **BEQ** (Branch if Equal) â€“ If two registers are equal, the **Program Counter (PC)** updates to the branch target address.  

---

## ğŸ” How It Works  

The processor operates in a **five-stage pipeline**, similar to most **RISC** processors:  

1ï¸âƒ£ **Fetch (IF)** â€“ The instruction is fetched from memory based on the **Program Counter (PC)**.  
2ï¸âƒ£ **Decode (ID)** â€“ The instruction is decoded, and operands are read from the **register file**.  
3ï¸âƒ£ **Execute (EX)** â€“ The **ALU** performs operations like **ADD, SUB, AND, OR, XOR, etc.**  
4ï¸âƒ£ **Memory (MEM)** â€“ Memory operations like **Load (LW)** and **Store (SW)** are handled.  
5ï¸âƒ£ **Write Back (WB)** â€“ The result of **ALU/memory operations** is written back to the **register file**.  

### ğŸ”¢ ALU Operations  
- â• **Addition/Subtraction**  
- ğŸ”— **Logical AND/OR/XOR**  
- ğŸ”¼ **Set Less Than (SLT)**  
- ğŸ”„ **Shift operations (SLL, SRL, SRA)**  

### ğŸ’¾ Memory Operations  
- ğŸ“¥ **LW (Load Word)** â€“ Loads data from memory to a register.  
- ğŸ“¤ **SW (Store Word)** â€“ Stores data from a register to memory.  

### ğŸ”€ Branching  
- ğŸ¯ **BEQ (Branch if Equal)** â€“ If two registers are equal, the **PC** is updated to the **branch target address**.  

---

## ğŸ› ï¸ How to Simulate  

1. **Testbench Setup**: The processor is tested through a dedicated testbench file `testbench.v`, which runs through various instructions and checks the outputs.

2. **Run Simulation**: You can run the simulation using the Verilog simulator Icarus-Verilog and check the waveforms with GTKWave.

    ```bash
    iverilog top_proc_tb.v
    ./a.out
    gtkwave dump.vcd
    ```

3. **Expected Output**: The simulation output will show the program counter updates, memory accesses, and register writes as the instructions are executed.

## âš ï¸ Known Issues  

- ğŸ—ï¸ The design assumes a **32-bit architecture** with **32 registers**.  
- ğŸ”„ The ALU **does not handle all corner cases or optimizations** yet.  

---

## ğŸ”® Future Enhancements  

- ğŸ”§ **Support for more RISC-V instructions.**  
- âš¡ **Optimized control signals and handling of complex instruction types.**  
- ğŸ§ª **Improved test coverage for edge cases.**
