<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i386.h source code [netbsd/external/gpl3/gdb/dist/include/opcode/i386.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/external/gpl3/gdb/dist/include/opcode/i386.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>gpl3</a>/<a href='../../..'>gdb</a>/<a href='../..'>dist</a>/<a href='..'>include</a>/<a href='./'>opcode</a>/<a href='i386.h.html'>i386.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* opcode/i386.h -- Intel 80386 opcode macros</i></td></tr>
<tr><th id="2">2</th><td><i>   Copyright (C) 1989-2019 Free Software Foundation, Inc.</i></td></tr>
<tr><th id="3">3</th><td><i></i></td></tr>
<tr><th id="4">4</th><td><i>   This file is part of GAS, the GNU Assembler, and GDB, the GNU Debugger.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>   This program is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="7">7</th><td><i>   it under the terms of the GNU General Public License as published by</i></td></tr>
<tr><th id="8">8</th><td><i>   the Free Software Foundation; either version 3 of the License, or</i></td></tr>
<tr><th id="9">9</th><td><i>   (at your option) any later version.</i></td></tr>
<tr><th id="10">10</th><td><i></i></td></tr>
<tr><th id="11">11</th><td><i>   This program is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="12">12</th><td><i>   but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="13">13</th><td><i>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</i></td></tr>
<tr><th id="14">14</th><td><i>   GNU General Public License for more details.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i>   You should have received a copy of the GNU General Public License</i></td></tr>
<tr><th id="17">17</th><td><i>   along with this program; if not, write to the Free Software</i></td></tr>
<tr><th id="18">18</th><td><i>   Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,</i></td></tr>
<tr><th id="19">19</th><td><i>   MA 02110-1301, USA.  */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i>/* The SystemV/386 SVR3.2 assembler, and probably all AT&amp;T derived</i></td></tr>
<tr><th id="22">22</th><td><i>   ix86 Unix assemblers, generate floating point instructions with</i></td></tr>
<tr><th id="23">23</th><td><i>   reversed source and destination registers in certain cases.</i></td></tr>
<tr><th id="24">24</th><td><i>   Unfortunately, gcc and possibly many other programs use this</i></td></tr>
<tr><th id="25">25</th><td><i>   reversed syntax, so we're stuck with it.</i></td></tr>
<tr><th id="26">26</th><td><i></i></td></tr>
<tr><th id="27">27</th><td><i>   eg. `fsub %st(3),%st' results in st = st - st(3) as expected, but</i></td></tr>
<tr><th id="28">28</th><td><i>   `fsub %st,%st(3)' results in st(3) = st - st(3), rather than</i></td></tr>
<tr><th id="29">29</th><td><i>   the expected st(3) = st(3) - st</i></td></tr>
<tr><th id="30">30</th><td><i></i></td></tr>
<tr><th id="31">31</th><td><i>   This happens with all the non-commutative arithmetic floating point</i></td></tr>
<tr><th id="32">32</th><td><i>   operations with two register operands, where the source register is</i></td></tr>
<tr><th id="33">33</th><td><i>   %st, and destination register is %st(i).</i></td></tr>
<tr><th id="34">34</th><td><i></i></td></tr>
<tr><th id="35">35</th><td><i>   The affected opcode map is dceX, dcfX, deeX, defX.  */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#<span data-ppcond="37">ifndef</span> <span class="macro" data-ref="_M/OPCODE_I386_H">OPCODE_I386_H</span></u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/OPCODE_I386_H" data-ref="_M/OPCODE_I386_H">OPCODE_I386_H</dfn></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#<span data-ppcond="40">ifndef</span> <span class="macro" data-ref="_M/SYSV386_COMPAT">SYSV386_COMPAT</span></u></td></tr>
<tr><th id="41">41</th><td><i>/* Set non-zero for broken, compatible instructions.  Set to zero for</i></td></tr>
<tr><th id="42">42</th><td><i>   non-broken opcodes at your peril.  gcc generates SystemV/386</i></td></tr>
<tr><th id="43">43</th><td><i>   compatible instructions.  */</i></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/SYSV386_COMPAT" data-ref="_M/SYSV386_COMPAT">SYSV386_COMPAT</dfn> 1</u></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="40">endif</span></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/MOV_AX_DISP32" data-ref="_M/MOV_AX_DISP32">MOV_AX_DISP32</dfn> 0xa0</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/POP_SEG_SHORT" data-ref="_M/POP_SEG_SHORT">POP_SEG_SHORT</dfn> 0x07</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/JUMP_PC_RELATIVE" data-ref="_M/JUMP_PC_RELATIVE">JUMP_PC_RELATIVE</dfn> 0xeb</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/INT_OPCODE" data-ref="_M/INT_OPCODE">INT_OPCODE</dfn>  0xcd</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/INT3_OPCODE" data-ref="_M/INT3_OPCODE">INT3_OPCODE</dfn> 0xcc</u></td></tr>
<tr><th id="52">52</th><td><i>/* The opcode for the fwait instruction, which disassembler treats as a</i></td></tr>
<tr><th id="53">53</th><td><i>   prefix when it can.  */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/FWAIT_OPCODE" data-ref="_M/FWAIT_OPCODE">FWAIT_OPCODE</dfn> 0x9b</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/* Instruction prefixes.</i></td></tr>
<tr><th id="57">57</th><td><i>   NOTE: For certain SSE* instructions, 0x66,0xf2,0xf3 are treated as</i></td></tr>
<tr><th id="58">58</th><td><i>   part of the opcode.  Other prefixes may still appear between them</i></td></tr>
<tr><th id="59">59</th><td><i>   and the 0x0f part of the opcode.  */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ADDR_PREFIX_OPCODE" data-ref="_M/ADDR_PREFIX_OPCODE">ADDR_PREFIX_OPCODE</dfn> 0x67</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/DATA_PREFIX_OPCODE" data-ref="_M/DATA_PREFIX_OPCODE">DATA_PREFIX_OPCODE</dfn> 0x66</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/LOCK_PREFIX_OPCODE" data-ref="_M/LOCK_PREFIX_OPCODE">LOCK_PREFIX_OPCODE</dfn> 0xf0</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/CS_PREFIX_OPCODE" data-ref="_M/CS_PREFIX_OPCODE">CS_PREFIX_OPCODE</dfn> 0x2e</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/DS_PREFIX_OPCODE" data-ref="_M/DS_PREFIX_OPCODE">DS_PREFIX_OPCODE</dfn> 0x3e</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/ES_PREFIX_OPCODE" data-ref="_M/ES_PREFIX_OPCODE">ES_PREFIX_OPCODE</dfn> 0x26</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/FS_PREFIX_OPCODE" data-ref="_M/FS_PREFIX_OPCODE">FS_PREFIX_OPCODE</dfn> 0x64</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/GS_PREFIX_OPCODE" data-ref="_M/GS_PREFIX_OPCODE">GS_PREFIX_OPCODE</dfn> 0x65</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/SS_PREFIX_OPCODE" data-ref="_M/SS_PREFIX_OPCODE">SS_PREFIX_OPCODE</dfn> 0x36</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/REPNE_PREFIX_OPCODE" data-ref="_M/REPNE_PREFIX_OPCODE">REPNE_PREFIX_OPCODE</dfn> 0xf2</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/REPE_PREFIX_OPCODE" data-ref="_M/REPE_PREFIX_OPCODE">REPE_PREFIX_OPCODE</dfn>  0xf3</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/XACQUIRE_PREFIX_OPCODE" data-ref="_M/XACQUIRE_PREFIX_OPCODE">XACQUIRE_PREFIX_OPCODE</dfn> 0xf2</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/XRELEASE_PREFIX_OPCODE" data-ref="_M/XRELEASE_PREFIX_OPCODE">XRELEASE_PREFIX_OPCODE</dfn> 0xf3</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/BND_PREFIX_OPCODE" data-ref="_M/BND_PREFIX_OPCODE">BND_PREFIX_OPCODE</dfn> 0xf2</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/NOTRACK_PREFIX_OPCODE" data-ref="_M/NOTRACK_PREFIX_OPCODE">NOTRACK_PREFIX_OPCODE</dfn> 0x3e</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/TWO_BYTE_OPCODE_ESCAPE" data-ref="_M/TWO_BYTE_OPCODE_ESCAPE">TWO_BYTE_OPCODE_ESCAPE</dfn> 0x0f</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/NOP_OPCODE" data-ref="_M/NOP_OPCODE">NOP_OPCODE</dfn> (char) 0x90</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/* register numbers */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/EAX_REG_NUM" data-ref="_M/EAX_REG_NUM">EAX_REG_NUM</dfn> 0</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ECX_REG_NUM" data-ref="_M/ECX_REG_NUM">ECX_REG_NUM</dfn> 1</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/EDX_REG_NUM" data-ref="_M/EDX_REG_NUM">EDX_REG_NUM</dfn> 2</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/EBX_REG_NUM" data-ref="_M/EBX_REG_NUM">EBX_REG_NUM</dfn> 3</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ESP_REG_NUM" data-ref="_M/ESP_REG_NUM">ESP_REG_NUM</dfn> 4</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/EBP_REG_NUM" data-ref="_M/EBP_REG_NUM">EBP_REG_NUM</dfn> 5</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/ESI_REG_NUM" data-ref="_M/ESI_REG_NUM">ESI_REG_NUM</dfn> 6</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/EDI_REG_NUM" data-ref="_M/EDI_REG_NUM">EDI_REG_NUM</dfn> 7</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/* modrm_byte.regmem for twobyte escape */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/ESCAPE_TO_TWO_BYTE_ADDRESSING" data-ref="_M/ESCAPE_TO_TWO_BYTE_ADDRESSING">ESCAPE_TO_TWO_BYTE_ADDRESSING</dfn> ESP_REG_NUM</u></td></tr>
<tr><th id="91">91</th><td><i>/* index_base_byte.index for no index register addressing */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/NO_INDEX_REGISTER" data-ref="_M/NO_INDEX_REGISTER">NO_INDEX_REGISTER</dfn> ESP_REG_NUM</u></td></tr>
<tr><th id="93">93</th><td><i>/* index_base_byte.base for no base register addressing */</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/NO_BASE_REGISTER" data-ref="_M/NO_BASE_REGISTER">NO_BASE_REGISTER</dfn> EBP_REG_NUM</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/NO_BASE_REGISTER_16" data-ref="_M/NO_BASE_REGISTER_16">NO_BASE_REGISTER_16</dfn> 6</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/* modrm.mode = REGMEM_FIELD_HAS_REG when a register is in there */</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/REGMEM_FIELD_HAS_REG" data-ref="_M/REGMEM_FIELD_HAS_REG">REGMEM_FIELD_HAS_REG</dfn> 0x3/* always = 0x3 */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/REGMEM_FIELD_HAS_MEM" data-ref="_M/REGMEM_FIELD_HAS_MEM">REGMEM_FIELD_HAS_MEM</dfn> (~REGMEM_FIELD_HAS_REG)</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/* Extract fields from the mod/rm byte.  */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/MODRM_MOD_FIELD" data-ref="_M/MODRM_MOD_FIELD">MODRM_MOD_FIELD</dfn>(modrm) (((modrm) &gt;&gt; 6) &amp; 3)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/MODRM_REG_FIELD" data-ref="_M/MODRM_REG_FIELD">MODRM_REG_FIELD</dfn>(modrm) (((modrm) &gt;&gt; 3) &amp; 7)</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/MODRM_RM_FIELD" data-ref="_M/MODRM_RM_FIELD">MODRM_RM_FIELD</dfn>(modrm)  (((modrm) &gt;&gt; 0) &amp; 7)</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/* Extract fields from the sib byte.  */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/SIB_SCALE_FIELD" data-ref="_M/SIB_SCALE_FIELD">SIB_SCALE_FIELD</dfn>(sib) (((sib) &gt;&gt; 6) &amp; 3)</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/SIB_INDEX_FIELD" data-ref="_M/SIB_INDEX_FIELD">SIB_INDEX_FIELD</dfn>(sib) (((sib) &gt;&gt; 3) &amp; 7)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/SIB_BASE_FIELD" data-ref="_M/SIB_BASE_FIELD">SIB_BASE_FIELD</dfn>(sib)  (((sib) &gt;&gt; 0) &amp; 7)</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/* x86-64 extension prefix.  */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/REX_OPCODE" data-ref="_M/REX_OPCODE">REX_OPCODE</dfn>	0x40</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* Non-zero if OPCODE is the rex prefix.  */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/REX_PREFIX_P" data-ref="_M/REX_PREFIX_P">REX_PREFIX_P</dfn>(opcode) (((opcode) &amp; 0xf0) == REX_OPCODE)</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i>/* Indicates 64 bit operand size.  */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/REX_W" data-ref="_M/REX_W">REX_W</dfn>	8</u></td></tr>
<tr><th id="119">119</th><td><i>/* High extension to reg field of modrm byte.  */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/REX_R" data-ref="_M/REX_R">REX_R</dfn>	4</u></td></tr>
<tr><th id="121">121</th><td><i>/* High extension to SIB index field.  */</i></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/REX_X" data-ref="_M/REX_X">REX_X</dfn>	2</u></td></tr>
<tr><th id="123">123</th><td><i>/* High extension to base field of modrm or SIB, or reg field of opcode.  */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/REX_B" data-ref="_M/REX_B">REX_B</dfn>	1</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i>/* max operands per insn */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/MAX_OPERANDS" data-ref="_M/MAX_OPERANDS">MAX_OPERANDS</dfn> 5</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/* max immediates per insn (lcall, ljmp, insertq, extrq) */</i></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/MAX_IMMEDIATE_OPERANDS" data-ref="_M/MAX_IMMEDIATE_OPERANDS">MAX_IMMEDIATE_OPERANDS</dfn> 2</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* max memory refs per insn (string ops) */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/MAX_MEMORY_OPERANDS" data-ref="_M/MAX_MEMORY_OPERANDS">MAX_MEMORY_OPERANDS</dfn> 2</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* max size of insn mnemonics.  */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/MAX_MNEM_SIZE" data-ref="_M/MAX_MNEM_SIZE">MAX_MNEM_SIZE</dfn> 20</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><i>/* max size of register name in insn mnemonics.  */</i></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/MAX_REG_NAME_SIZE" data-ref="_M/MAX_REG_NAME_SIZE">MAX_REG_NAME_SIZE</dfn> 8</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#<span data-ppcond="37">endif</span> /* OPCODE_I386_H */</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../bfd/elf32-i386.c.html'>netbsd/external/gpl3/gdb/dist/bfd/elf32-i386.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
