

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:45:38 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       Col_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2942655|  2942655|  2942655|  2942655|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop          |  2942654|  2942654|    113179|          -|          -|    26|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        | + Filter1_Loop     |     4352|     4352|       136|          -|          -|    32|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 236
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 12 
4 --> 10 5 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 3 
12 --> 13 21 
13 --> 19 14 
14 --> 15 13 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 15 
19 --> 20 
20 --> 12 
21 --> 22 30 
22 --> 28 23 
23 --> 24 22 
24 --> 25 23 
25 --> 26 
26 --> 27 
27 --> 24 
28 --> 29 
29 --> 21 
30 --> 31 39 
31 --> 37 32 
32 --> 33 31 
33 --> 34 32 
34 --> 35 
35 --> 36 
36 --> 33 
37 --> 38 
38 --> 30 
39 --> 40 48 
40 --> 46 41 
41 --> 42 40 
42 --> 43 41 
43 --> 44 
44 --> 45 
45 --> 42 
46 --> 47 
47 --> 39 
48 --> 49 57 
49 --> 55 50 
50 --> 51 49 
51 --> 52 50 
52 --> 53 
53 --> 54 
54 --> 51 
55 --> 56 
56 --> 48 
57 --> 58 66 
58 --> 64 59 
59 --> 60 58 
60 --> 61 59 
61 --> 62 
62 --> 63 
63 --> 60 
64 --> 65 
65 --> 57 
66 --> 67 75 
67 --> 73 68 
68 --> 69 67 
69 --> 70 68 
70 --> 71 
71 --> 72 
72 --> 69 
73 --> 74 
74 --> 66 
75 --> 76 84 
76 --> 82 77 
77 --> 78 76 
78 --> 79 77 
79 --> 80 
80 --> 81 
81 --> 78 
82 --> 83 
83 --> 75 
84 --> 85 93 
85 --> 91 86 
86 --> 87 85 
87 --> 88 86 
88 --> 89 
89 --> 90 
90 --> 87 
91 --> 92 
92 --> 84 
93 --> 94 102 
94 --> 100 95 
95 --> 96 94 
96 --> 97 95 
97 --> 98 
98 --> 99 
99 --> 96 
100 --> 101 
101 --> 93 
102 --> 103 111 
103 --> 109 104 
104 --> 105 103 
105 --> 106 104 
106 --> 107 
107 --> 108 
108 --> 105 
109 --> 110 
110 --> 102 
111 --> 112 120 
112 --> 118 113 
113 --> 114 112 
114 --> 115 113 
115 --> 116 
116 --> 117 
117 --> 114 
118 --> 119 
119 --> 111 
120 --> 121 129 
121 --> 127 122 
122 --> 123 121 
123 --> 124 122 
124 --> 125 
125 --> 126 
126 --> 123 
127 --> 128 
128 --> 120 
129 --> 130 138 
130 --> 136 131 
131 --> 132 130 
132 --> 133 131 
133 --> 134 
134 --> 135 
135 --> 132 
136 --> 137 
137 --> 129 
138 --> 139 147 
139 --> 145 140 
140 --> 141 139 
141 --> 142 140 
142 --> 143 
143 --> 144 
144 --> 141 
145 --> 146 
146 --> 138 
147 --> 148 156 
148 --> 154 149 
149 --> 150 148 
150 --> 151 149 
151 --> 152 
152 --> 153 
153 --> 150 
154 --> 155 
155 --> 147 
156 --> 157 165 
157 --> 163 158 
158 --> 159 157 
159 --> 160 158 
160 --> 161 
161 --> 162 
162 --> 159 
163 --> 164 
164 --> 156 
165 --> 166 174 
166 --> 172 167 
167 --> 168 166 
168 --> 169 167 
169 --> 170 
170 --> 171 
171 --> 168 
172 --> 173 
173 --> 165 
174 --> 175 183 
175 --> 181 176 
176 --> 177 175 
177 --> 178 176 
178 --> 179 
179 --> 180 
180 --> 177 
181 --> 182 
182 --> 174 
183 --> 184 192 
184 --> 190 185 
185 --> 186 184 
186 --> 187 185 
187 --> 188 
188 --> 189 
189 --> 186 
190 --> 191 
191 --> 183 
192 --> 193 201 
193 --> 199 194 
194 --> 195 193 
195 --> 196 194 
196 --> 197 
197 --> 198 
198 --> 195 
199 --> 200 
200 --> 192 
201 --> 202 210 
202 --> 208 203 
203 --> 204 202 
204 --> 205 203 
205 --> 206 
206 --> 207 
207 --> 204 
208 --> 209 
209 --> 201 
210 --> 211 219 
211 --> 217 212 
212 --> 213 211 
213 --> 214 212 
214 --> 215 
215 --> 216 
216 --> 213 
217 --> 218 
218 --> 210 
219 --> 220 228 
220 --> 226 221 
221 --> 222 220 
222 --> 223 221 
223 --> 224 
224 --> 225 
225 --> 222 
226 --> 227 
227 --> 219 
228 --> 229 2 
229 --> 235 230 
230 --> 231 229 
231 --> 232 230 
232 --> 233 
233 --> 234 
234 --> 231 
235 --> 236 
236 --> 228 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 237 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 238 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 239 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 240 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Col_Loop_end ]"   --->   Operation 241 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %0 ], [ %add_ln8, %Col_Loop_end ]" [conv_1/conv_1.cpp:8]   --->   Operation 242 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 %phi_mul, 832" [conv_1/conv_1.cpp:8]   --->   Operation 243 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv_1/conv_1.cpp:8]   --->   Operation 244 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 245 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:8]   --->   Operation 246 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %132, label %Col_Loop_begin" [conv_1/conv_1.cpp:8]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv_1/conv_1.cpp:9]   --->   Operation 248 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln35 = or i15 %phi_mul, 32" [conv_1/conv_1.cpp:35]   --->   Operation 249 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i15 %or_ln35 to i16" [conv_1/conv_1.cpp:35]   --->   Operation 250 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (1.94ns)   --->   "%add_ln35 = add i15 %phi_mul, 64" [conv_1/conv_1.cpp:35]   --->   Operation 251 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i15 %phi_mul, 96" [conv_1/conv_1.cpp:35]   --->   Operation 252 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (1.94ns)   --->   "%add_ln35_2 = add i15 %phi_mul, 128" [conv_1/conv_1.cpp:35]   --->   Operation 253 'add' 'add_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (1.94ns)   --->   "%add_ln35_3 = add i15 %phi_mul, 160" [conv_1/conv_1.cpp:35]   --->   Operation 254 'add' 'add_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (1.94ns)   --->   "%add_ln35_4 = add i15 %phi_mul, 192" [conv_1/conv_1.cpp:35]   --->   Operation 255 'add' 'add_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (1.94ns)   --->   "%add_ln35_5 = add i15 %phi_mul, 224" [conv_1/conv_1.cpp:35]   --->   Operation 256 'add' 'add_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (1.94ns)   --->   "%add_ln35_6 = add i15 %phi_mul, 256" [conv_1/conv_1.cpp:35]   --->   Operation 257 'add' 'add_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (1.94ns)   --->   "%add_ln35_7 = add i15 %phi_mul, 288" [conv_1/conv_1.cpp:35]   --->   Operation 258 'add' 'add_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (1.94ns)   --->   "%add_ln35_8 = add i15 %phi_mul, 320" [conv_1/conv_1.cpp:35]   --->   Operation 259 'add' 'add_ln35_8' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (1.94ns)   --->   "%add_ln35_9 = add i15 %phi_mul, 352" [conv_1/conv_1.cpp:35]   --->   Operation 260 'add' 'add_ln35_9' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (1.94ns)   --->   "%add_ln35_10 = add i15 %phi_mul, 384" [conv_1/conv_1.cpp:35]   --->   Operation 261 'add' 'add_ln35_10' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (1.94ns)   --->   "%add_ln35_11 = add i15 %phi_mul, 416" [conv_1/conv_1.cpp:35]   --->   Operation 262 'add' 'add_ln35_11' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (1.94ns)   --->   "%add_ln35_12 = add i15 %phi_mul, 448" [conv_1/conv_1.cpp:35]   --->   Operation 263 'add' 'add_ln35_12' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (1.94ns)   --->   "%add_ln35_13 = add i15 %phi_mul, 480" [conv_1/conv_1.cpp:35]   --->   Operation 264 'add' 'add_ln35_13' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (1.94ns)   --->   "%add_ln35_14 = add i15 %phi_mul, 512" [conv_1/conv_1.cpp:35]   --->   Operation 265 'add' 'add_ln35_14' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (1.94ns)   --->   "%add_ln35_15 = add i15 %phi_mul, 544" [conv_1/conv_1.cpp:35]   --->   Operation 266 'add' 'add_ln35_15' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (1.94ns)   --->   "%add_ln35_16 = add i15 %phi_mul, 576" [conv_1/conv_1.cpp:35]   --->   Operation 267 'add' 'add_ln35_16' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (1.94ns)   --->   "%add_ln35_17 = add i15 %phi_mul, 608" [conv_1/conv_1.cpp:35]   --->   Operation 268 'add' 'add_ln35_17' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (1.94ns)   --->   "%add_ln35_18 = add i15 %phi_mul, 640" [conv_1/conv_1.cpp:35]   --->   Operation 269 'add' 'add_ln35_18' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (1.94ns)   --->   "%add_ln35_19 = add i15 %phi_mul, 672" [conv_1/conv_1.cpp:35]   --->   Operation 270 'add' 'add_ln35_19' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (1.94ns)   --->   "%add_ln35_20 = add i15 %phi_mul, 704" [conv_1/conv_1.cpp:35]   --->   Operation 271 'add' 'add_ln35_20' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (1.94ns)   --->   "%add_ln35_21 = add i15 %phi_mul, 736" [conv_1/conv_1.cpp:35]   --->   Operation 272 'add' 'add_ln35_21' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (1.94ns)   --->   "%add_ln35_22 = add i15 %phi_mul, 768" [conv_1/conv_1.cpp:35]   --->   Operation 273 'add' 'add_ln35_22' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (1.94ns)   --->   "%add_ln35_23 = add i15 %phi_mul, 800" [conv_1/conv_1.cpp:35]   --->   Operation 274 'add' 'add_ln35_23' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 275 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (1.76ns)   --->   "br label %2" [conv_1/conv_1.cpp:14]   --->   Operation 276 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 277 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%f_0_0 = phi i6 [ 0, %Col_Loop_begin ], [ %add_ln14, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:14]   --->   Operation 278 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0_0, -32" [conv_1/conv_1.cpp:14]   --->   Operation 279 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 280 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (1.82ns)   --->   "%add_ln14 = add i6 %f_0_0, 1" [conv_1/conv_1.cpp:14]   --->   Operation 281 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop, label %Filter1_Loop_begin" [conv_1/conv_1.cpp:14]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 283 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 284 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0_0 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 285 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i6 %f_0_0 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 286 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_156 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %phi_mul, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 287 'partselect' 'tmp_156' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_157 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_156, i6 %f_0_0)" [conv_1/conv_1.cpp:35]   --->   Operation 288 'bitconcatenate' 'tmp_157' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i15 %tmp_157 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 289 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 290 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (1.76ns)   --->   "br label %3" [conv_1/conv_1.cpp:18]   --->   Operation 291 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 292 'specregionend' 'empty_8' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 293 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (1.76ns)   --->   "br label %7" [conv_1/conv_1.cpp:14]   --->   Operation 294 'br' <Predicate = (icmp_ln14)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.51>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%wr_0_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %add_ln18, %W_Row_Loop_end ]" [conv_1/conv_1.cpp:18]   --->   Operation 295 'phi' 'wr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1_0, %W_Row_Loop_end ]" [conv_1/conv_1.cpp:26]   --->   Operation 296 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0_0 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 297 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0_0, -1" [conv_1/conv_1.cpp:18]   --->   Operation 298 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 299 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %wr_0_0, 1" [conv_1/conv_1.cpp:18]   --->   Operation 300 'add' 'add_ln18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv_1/conv_1.cpp:18]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 302 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 303 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_158 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_0, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 304 'bitconcatenate' 'tmp_158' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_158 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 305 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 306 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i5 %sub_ln26 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 307 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln18, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 308 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_159 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 309 'bitconcatenate' 'tmp_159' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_159 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 310 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_160 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 311 'bitconcatenate' 'tmp_160' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %tmp_160 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 312 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 313 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (1.76ns)   --->   "br label %4" [conv_1/conv_1.cpp:21]   --->   Operation 314 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:31]   --->   Operation 315 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 316 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 316 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ %w_sum_0_0, %W_Row_Loop_begin ], [ %w_sum_2_0, %W_Col_Loop_end ]" [conv_1/conv_1.cpp:26]   --->   Operation 317 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %W_Col_Loop_end ]" [conv_1/conv_1.cpp:21]   --->   Operation 318 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv_1/conv_1.cpp:21]   --->   Operation 319 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 320 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv_1/conv_1.cpp:21]   --->   Operation 321 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv_1/conv_1.cpp:21]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 323 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 324 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i2 %wc_0_0 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 325 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (1.78ns)   --->   "%add_ln26_45 = add i6 %zext_ln26_10, %sext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 326 'add' 'add_ln26_45' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_4)   --->   "%shl_ln26 = shl i6 %add_ln26_45, 2" [conv_1/conv_1.cpp:26]   --->   Operation 327 'shl' 'shl_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_4 = sub i6 %shl_ln26, %add_ln26_45" [conv_1/conv_1.cpp:26]   --->   Operation 328 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i11 %sub_ln26_1 to i2" [conv_1/conv_1.cpp:26]   --->   Operation 329 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.97ns)   --->   "%or_ln26 = or i2 %trunc_ln26, %wc_0_0" [conv_1/conv_1.cpp:26]   --->   Operation 330 'or' 'or_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_166 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln26_1, i32 2, i32 10)" [conv_1/conv_1.cpp:26]   --->   Operation 331 'partselect' 'tmp_166' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_167 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_166, i2 %or_ln26)" [conv_1/conv_1.cpp:26]   --->   Operation 332 'bitconcatenate' 'tmp_167' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i11 %tmp_167 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 333 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i2.i2(i9 %tmp_166, i2 %or_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 334 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (1.67ns)   --->   "%sub_ln26_5 = sub i13 %p_shl3_cast, %sext_ln26_6" [conv_1/conv_1.cpp:26]   --->   Operation 335 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (1.76ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 336 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 337 'specregionend' 'empty_12' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "br label %3" [conv_1/conv_1.cpp:18]   --->   Operation 338 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.71>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_1_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv_1/conv_1.cpp:26]   --->   Operation 339 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv_1/conv_1.cpp:24]   --->   Operation 340 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0_0, -1" [conv_1/conv_1.cpp:24]   --->   Operation 341 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 342 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (1.56ns)   --->   "%add_ln24 = add i2 %ch_0_0, 1" [conv_1/conv_1.cpp:24]   --->   Operation 343 'add' 'add_ln24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %6" [conv_1/conv_1.cpp:24]   --->   Operation 344 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i2 %ch_0_0 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 345 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i2 %ch_0_0 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 346 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (1.82ns)   --->   "%add_ln26_47 = add i6 %zext_ln26_13, %sub_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 347 'add' 'add_ln26_47' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_182_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_47, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 348 'bitconcatenate' 'tmp_182_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (1.63ns)   --->   "%add_ln26_48 = add i11 %zext_ln35_1, %tmp_182_cast" [conv_1/conv_1.cpp:26]   --->   Operation 349 'add' 'add_ln26_48' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i11 %add_ln26_48 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 350 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%conv_1_weights_addr = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_18" [conv_1/conv_1.cpp:26]   --->   Operation 351 'getelementptr' 'conv_1_weights_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (1.67ns)   --->   "%add_ln26_49 = add i13 %zext_ln26_17, %sub_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 352 'add' 'add_ln26_49' <Predicate = (!icmp_ln24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i13 %add_ln26_49 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 353 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_21" [conv_1/conv_1.cpp:26]   --->   Operation 354 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 355 [2/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 355 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 356 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 356 'load' 'conv_input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_12) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 357 'specregionend' 'empty_14' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "br label %4" [conv_1/conv_1.cpp:21]   --->   Operation 358 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 359 [1/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 359 'load' 'conv_1_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 360 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 360 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 361 [2/2] (12.3ns)   --->   "%tmp_19 = fmul float %conv_1_weights_load, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 361 'fmul' 'tmp_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 34.9>
ST_8 : Operation 362 [1/2] (12.3ns)   --->   "%tmp_19 = fmul float %conv_1_weights_load, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 362 'fmul' 'tmp_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 363 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_19" [conv_1/conv_1.cpp:26]   --->   Operation 363 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 364 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_19" [conv_1/conv_1.cpp:26]   --->   Operation 365 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 25.8>
ST_10 : Operation 367 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 367 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_10 : Operation 368 [2/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 368 'fadd' 'w_sum_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 5> <Delay = 33.5>
ST_11 : Operation 369 [1/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 369 'fadd' 'w_sum_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum_s to i32" [conv_1/conv_1.cpp:34]   --->   Operation 370 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 371 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 372 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 373 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp_4, -1" [conv_1/conv_1.cpp:34]   --->   Operation 373 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 374 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 375 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [1/1] (6.78ns)   --->   "%tmp_5 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 376 'fcmp' 'tmp_5' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_5" [conv_1/conv_1.cpp:34]   --->   Operation 377 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %and_ln34, float %w_sum_s, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 378 'select' 'select_ln34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 379 [1/1] (3.25ns)   --->   "store float %select_ln34, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 379 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_s) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 380 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 381 [1/1] (0.00ns)   --->   "br label %2" [conv_1/conv_1.cpp:14]   --->   Operation 381 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 1.94>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%f_0_1 = phi i6 [ 0, %Col_Loop ], [ %add_ln14_1, %Filter1_Loop_end1 ]" [conv_1/conv_1.cpp:14]   --->   Operation 382 'phi' 'f_0_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 383 [1/1] (1.42ns)   --->   "%icmp_ln14_1 = icmp eq i6 %f_0_1, -32" [conv_1/conv_1.cpp:14]   --->   Operation 383 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 384 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (1.82ns)   --->   "%add_ln14_1 = add i6 %f_0_1, 1" [conv_1/conv_1.cpp:14]   --->   Operation 385 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_1, label %Col_Loop1, label %Filter1_Loop_begin1" [conv_1/conv_1.cpp:14]   --->   Operation 386 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 387 'specloopname' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 388 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %f_0_1 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 389 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i6 %f_0_1 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 390 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i6 %f_0_1 to i16" [conv_1/conv_1.cpp:35]   --->   Operation 391 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 392 [1/1] (1.94ns)   --->   "%add_ln35_24 = add i16 %zext_ln35, %zext_ln35_4" [conv_1/conv_1.cpp:35]   --->   Operation 392 'add' 'add_ln35_24' <Predicate = (!icmp_ln14_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i16 %add_ln35_24 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 393 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv_1/conv_1.cpp:35]   --->   Operation 394 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (1.76ns)   --->   "br label %8" [conv_1/conv_1.cpp:18]   --->   Operation 395 'br' <Predicate = (!icmp_ln14_1)> <Delay = 1.76>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 396 'specregionend' 'empty_16' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 397 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_12 : Operation 398 [1/1] (1.76ns)   --->   "br label %12" [conv_1/conv_1.cpp:14]   --->   Operation 398 'br' <Predicate = (icmp_ln14_1)> <Delay = 1.76>

State 13 <SV = 4> <Delay = 3.51>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%wr_0_1 = phi i2 [ 0, %Filter1_Loop_begin1 ], [ %add_ln18_1, %W_Row_Loop_end1 ]" [conv_1/conv_1.cpp:18]   --->   Operation 399 'phi' 'wr_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%w_sum_0_1 = phi float [ 0.000000e+00, %Filter1_Loop_begin1 ], [ %w_sum_1_1, %W_Row_Loop_end1 ]" [conv_1/conv_1.cpp:26]   --->   Operation 400 'phi' 'w_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %wr_0_1 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 401 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 402 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr_0_1, -1" [conv_1/conv_1.cpp:18]   --->   Operation 402 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 403 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (1.56ns)   --->   "%add_ln18_1 = add i2 %wr_0_1, 1" [conv_1/conv_1.cpp:18]   --->   Operation 404 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %Filter1_Loop_end1, label %W_Row_Loop_begin1" [conv_1/conv_1.cpp:18]   --->   Operation 405 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 406 'specloopname' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 407 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_163 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 408 'bitconcatenate' 'tmp_163' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i4 %tmp_163 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 409 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i5 %zext_ln26_6, %zext_ln18_1" [conv_1/conv_1.cpp:26]   --->   Operation 410 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i5 %sub_ln26_2 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 411 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 412 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %zext_ln18_1, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 412 'add' 'add_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_164 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_1, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 413 'bitconcatenate' 'tmp_164' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i10 %tmp_164 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 414 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_165 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 415 'bitconcatenate' 'tmp_165' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i7 %tmp_165 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 416 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 417 [1/1] (1.73ns)   --->   "%sub_ln26_3 = sub i11 %zext_ln26_7, %zext_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 417 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/1] (1.76ns)   --->   "br label %9" [conv_1/conv_1.cpp:21]   --->   Operation 418 'br' <Predicate = (!icmp_ln18_1)> <Delay = 1.76>
ST_13 : Operation 419 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_1 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_1" [conv_1/conv_1.cpp:31]   --->   Operation 419 'getelementptr' 'conv_1_bias_addr_1' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 420 [2/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 420 'load' 'conv_1_bias_load_1' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 14 <SV = 5> <Delay = 4.22>
ST_14 : Operation 421 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_0_1, %W_Row_Loop_begin1 ], [ %w_sum_2_1, %W_Col_Loop_end1 ]" [conv_1/conv_1.cpp:26]   --->   Operation 421 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 422 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop_begin1 ], [ %add_ln26_26, %W_Col_Loop_end1 ]" [conv_1/conv_1.cpp:26]   --->   Operation 422 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 423 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv_1/conv_1.cpp:21]   --->   Operation 423 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 424 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 424 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 425 [1/1] (1.56ns)   --->   "%add_ln26_26 = add i2 %wc_0_1, 1" [conv_1/conv_1.cpp:26]   --->   Operation 425 'add' 'add_ln26_26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 426 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop_end1, label %W_Col_Loop_begin1" [conv_1/conv_1.cpp:21]   --->   Operation 426 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 427 'specloopname' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 428 'specregionbegin' 'tmp_18' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i2 %wc_0_1 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 429 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (1.78ns)   --->   "%add_ln26_46 = add i6 %zext_ln26_16, %sext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 430 'add' 'add_ln26_46' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_8)   --->   "%shl_ln26_1 = shl i6 %add_ln26_46, 2" [conv_1/conv_1.cpp:26]   --->   Operation 431 'shl' 'shl_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_8 = sub i6 %shl_ln26_1, %add_ln26_46" [conv_1/conv_1.cpp:26]   --->   Operation 432 'sub' 'sub_ln26_8' <Predicate = (!icmp_ln21_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i11 %sub_ln26_3 to i2" [conv_1/conv_1.cpp:26]   --->   Operation 433 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.97ns)   --->   "%or_ln26_6 = or i2 %trunc_ln26_1, %add_ln26_26" [conv_1/conv_1.cpp:26]   --->   Operation 434 'or' 'or_ln26_6' <Predicate = (!icmp_ln21_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_171 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln26_3, i32 2, i32 10)" [conv_1/conv_1.cpp:26]   --->   Operation 435 'partselect' 'tmp_171' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_172 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_171, i2 %or_ln26_6)" [conv_1/conv_1.cpp:26]   --->   Operation 436 'bitconcatenate' 'tmp_172' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i11 %tmp_172 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 437 'sext' 'sext_ln26_9' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i2.i2(i9 %tmp_171, i2 %or_ln26_6, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 438 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (1.67ns)   --->   "%sub_ln26_9 = sub i13 %p_shl8_cast, %sext_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 439 'sub' 'sub_ln26_9' <Predicate = (!icmp_ln21_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 440 [1/1] (1.76ns)   --->   "br label %10" [conv_1/conv_1.cpp:24]   --->   Operation 440 'br' <Predicate = (!icmp_ln21_1)> <Delay = 1.76>
ST_14 : Operation 441 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_11) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 441 'specregionend' 'empty_20' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_14 : Operation 442 [1/1] (0.00ns)   --->   "br label %8" [conv_1/conv_1.cpp:18]   --->   Operation 442 'br' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 6.71>
ST_15 : Operation 443 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_1_1, %W_Col_Loop_begin1 ], [ %w_sum_3_1, %11 ]" [conv_1/conv_1.cpp:26]   --->   Operation 443 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 444 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i2 [ 0, %W_Col_Loop_begin1 ], [ %add_ln24_1, %11 ]" [conv_1/conv_1.cpp:24]   --->   Operation 444 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 445 [1/1] (0.95ns)   --->   "%icmp_ln24_1 = icmp eq i2 %ch_0_1, -1" [conv_1/conv_1.cpp:24]   --->   Operation 445 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 446 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 446 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 447 [1/1] (1.56ns)   --->   "%add_ln24_1 = add i2 %ch_0_1, 1" [conv_1/conv_1.cpp:24]   --->   Operation 447 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 448 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop_end1, label %11" [conv_1/conv_1.cpp:24]   --->   Operation 448 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i2 %ch_0_1 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 449 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_15 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i2 %ch_0_1 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 450 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_15 : Operation 451 [1/1] (1.82ns)   --->   "%add_ln26_52 = add i6 %zext_ln26_19, %sub_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 451 'add' 'add_ln26_52' <Predicate = (!icmp_ln24_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_192_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_52, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 452 'bitconcatenate' 'tmp_192_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (1.63ns)   --->   "%add_ln26_53 = add i11 %zext_ln35_3, %tmp_192_cast" [conv_1/conv_1.cpp:26]   --->   Operation 453 'add' 'add_ln26_53' <Predicate = (!icmp_ln24_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i11 %add_ln26_53 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 454 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_1 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_30" [conv_1/conv_1.cpp:26]   --->   Operation 455 'getelementptr' 'conv_1_weights_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_15 : Operation 456 [1/1] (1.67ns)   --->   "%add_ln26_54 = add i13 %zext_ln26_29, %sub_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 456 'add' 'add_ln26_54' <Predicate = (!icmp_ln24_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i13 %add_ln26_54 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 457 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_15 : Operation 458 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_33" [conv_1/conv_1.cpp:26]   --->   Operation 458 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_15 : Operation 459 [2/2] (3.25ns)   --->   "%conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 459 'load' 'conv_1_weights_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_15 : Operation 460 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 460 'load' 'conv_input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_18) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 461 'specregionend' 'empty_22' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_15 : Operation 462 [1/1] (0.00ns)   --->   "br label %9" [conv_1/conv_1.cpp:21]   --->   Operation 462 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 15.6>
ST_16 : Operation 463 [1/2] (3.25ns)   --->   "%conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 463 'load' 'conv_1_weights_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_16 : Operation 464 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 464 'load' 'conv_input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_16 : Operation 465 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_load_1, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 465 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 34.9>
ST_17 : Operation 466 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_load_1, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 466 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 467 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 467 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 22.5>
ST_18 : Operation 468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 468 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 469 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 469 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 470 [1/1] (0.00ns)   --->   "br label %10" [conv_1/conv_1.cpp:24]   --->   Operation 470 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 5> <Delay = 25.8>
ST_19 : Operation 471 [1/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 471 'load' 'conv_1_bias_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_19 : Operation 472 [2/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_1_bias_load_1" [conv_1/conv_1.cpp:31]   --->   Operation 472 'fadd' 'w_sum_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 6> <Delay = 33.5>
ST_20 : Operation 473 [1/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_1_bias_load_1" [conv_1/conv_1.cpp:31]   --->   Operation 473 'fadd' 'w_sum_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 474 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast float %w_sum_1 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 474 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_1, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 475 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 476 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 477 [1/1] (1.55ns)   --->   "%icmp_ln34_2 = icmp ne i8 %tmp_9, -1" [conv_1/conv_1.cpp:34]   --->   Operation 477 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 478 [1/1] (2.44ns)   --->   "%icmp_ln34_3 = icmp eq i23 %trunc_ln34_1, 0" [conv_1/conv_1.cpp:34]   --->   Operation 478 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, %icmp_ln34_2" [conv_1/conv_1.cpp:34]   --->   Operation 479 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 480 [1/1] (6.78ns)   --->   "%tmp_10 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 480 'fcmp' 'tmp_10' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, %tmp_10" [conv_1/conv_1.cpp:34]   --->   Operation 481 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 482 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_1 = select i1 %and_ln34_1, float %w_sum_1, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 482 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 483 [1/1] (3.25ns)   --->   "store float %select_ln34_1, float* %conv_out_addr_1, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 483 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_20 : Operation 484 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 484 'specregionend' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 485 [1/1] (0.00ns)   --->   "br label %7" [conv_1/conv_1.cpp:14]   --->   Operation 485 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 4> <Delay = 1.82>
ST_21 : Operation 486 [1/1] (0.00ns)   --->   "%f_0_2 = phi i6 [ 0, %Col_Loop1 ], [ %add_ln14_2, %Filter1_Loop_end2 ]" [conv_1/conv_1.cpp:14]   --->   Operation 486 'phi' 'f_0_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 487 [1/1] (1.42ns)   --->   "%icmp_ln14_2 = icmp eq i6 %f_0_2, -32" [conv_1/conv_1.cpp:14]   --->   Operation 487 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 488 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 488 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 489 [1/1] (1.82ns)   --->   "%add_ln14_2 = add i6 %f_0_2, 1" [conv_1/conv_1.cpp:14]   --->   Operation 489 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 490 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_2, label %Col_Loop2, label %Filter1_Loop_begin2" [conv_1/conv_1.cpp:14]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 491 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 491 'specloopname' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 492 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i6 %f_0_2 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 493 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i6 %f_0_2 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 494 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_161 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 495 'partselect' 'tmp_161' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_162 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_161, i6 %f_0_2)" [conv_1/conv_1.cpp:35]   --->   Operation 496 'bitconcatenate' 'tmp_162' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i15 %tmp_162 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 497 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 498 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv_1/conv_1.cpp:35]   --->   Operation 498 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 499 [1/1] (1.76ns)   --->   "br label %13" [conv_1/conv_1.cpp:18]   --->   Operation 499 'br' <Predicate = (!icmp_ln14_2)> <Delay = 1.76>
ST_21 : Operation 500 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 500 'specregionend' 'empty_24' <Predicate = (icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 501 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln14_2)> <Delay = 0.00>
ST_21 : Operation 502 [1/1] (1.76ns)   --->   "br label %17" [conv_1/conv_1.cpp:14]   --->   Operation 502 'br' <Predicate = (icmp_ln14_2)> <Delay = 1.76>

State 22 <SV = 5> <Delay = 3.51>
ST_22 : Operation 503 [1/1] (0.00ns)   --->   "%wr_0_2 = phi i2 [ 0, %Filter1_Loop_begin2 ], [ %add_ln18_2, %W_Row_Loop_end2 ]" [conv_1/conv_1.cpp:18]   --->   Operation 503 'phi' 'wr_0_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 504 [1/1] (0.00ns)   --->   "%w_sum_0_2 = phi float [ 0.000000e+00, %Filter1_Loop_begin2 ], [ %w_sum_1_2, %W_Row_Loop_end2 ]" [conv_1/conv_1.cpp:26]   --->   Operation 504 'phi' 'w_sum_0_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %wr_0_2 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 505 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 506 [1/1] (0.95ns)   --->   "%icmp_ln18_2 = icmp eq i2 %wr_0_2, -1" [conv_1/conv_1.cpp:18]   --->   Operation 506 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 507 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 507 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 508 [1/1] (1.56ns)   --->   "%add_ln18_2 = add i2 %wr_0_2, 1" [conv_1/conv_1.cpp:18]   --->   Operation 508 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 509 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_2, label %Filter1_Loop_end2, label %W_Row_Loop_begin2" [conv_1/conv_1.cpp:18]   --->   Operation 509 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 510 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 510 'specloopname' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 511 'specregionbegin' 'tmp_17' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_168 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 512 'bitconcatenate' 'tmp_168' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i4 %tmp_168 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 513 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 514 [1/1] (1.73ns)   --->   "%sub_ln26_6 = sub i5 %zext_ln26_11, %zext_ln18_2" [conv_1/conv_1.cpp:26]   --->   Operation 514 'sub' 'sub_ln26_6' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i5 %sub_ln26_6 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 515 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 516 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %zext_ln18_2, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 516 'add' 'add_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_169 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 517 'bitconcatenate' 'tmp_169' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i10 %tmp_169 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 518 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_170 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 519 'bitconcatenate' 'tmp_170' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i7 %tmp_170 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 520 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 521 [1/1] (1.73ns)   --->   "%sub_ln26_7 = sub i11 %zext_ln26_12, %zext_ln26_15" [conv_1/conv_1.cpp:26]   --->   Operation 521 'sub' 'sub_ln26_7' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i11 %sub_ln26_7 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 522 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 523 [1/1] (1.76ns)   --->   "br label %14" [conv_1/conv_1.cpp:21]   --->   Operation 523 'br' <Predicate = (!icmp_ln18_2)> <Delay = 1.76>
ST_22 : Operation 524 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_2 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_4" [conv_1/conv_1.cpp:31]   --->   Operation 524 'getelementptr' 'conv_1_bias_addr_2' <Predicate = (icmp_ln18_2)> <Delay = 0.00>
ST_22 : Operation 525 [2/2] (3.25ns)   --->   "%conv_1_bias_load_2 = load float* %conv_1_bias_addr_2, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 525 'load' 'conv_1_bias_load_2' <Predicate = (icmp_ln18_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 23 <SV = 6> <Delay = 4.96>
ST_23 : Operation 526 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_0_2, %W_Row_Loop_begin2 ], [ %w_sum_2_2, %W_Col_Loop_end2 ]" [conv_1/conv_1.cpp:26]   --->   Operation 526 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 527 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop_begin2 ], [ %add_ln21_1, %W_Col_Loop_end2 ]" [conv_1/conv_1.cpp:21]   --->   Operation 527 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_2 to i3" [conv_1/conv_1.cpp:21]   --->   Operation 528 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 529 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv_1/conv_1.cpp:21]   --->   Operation 529 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 530 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 530 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 531 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_2, 1" [conv_1/conv_1.cpp:21]   --->   Operation 531 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 532 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end2, label %W_Col_Loop_begin2" [conv_1/conv_1.cpp:21]   --->   Operation 532 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 533 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 533 'specloopname' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 534 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i2 %wc_0_2 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 535 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 536 [1/1] (1.78ns)   --->   "%add_ln26_50 = add i6 %sext_ln26_7, %zext_ln26_27" [conv_1/conv_1.cpp:26]   --->   Operation 536 'add' 'add_ln26_50' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_12)   --->   "%shl_ln26_2 = shl i6 %add_ln26_50, 2" [conv_1/conv_1.cpp:26]   --->   Operation 537 'shl' 'shl_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 538 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_12 = sub i6 %shl_ln26_2, %add_ln26_50" [conv_1/conv_1.cpp:26]   --->   Operation 538 'sub' 'sub_ln26_12' <Predicate = (!icmp_ln21_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 539 [1/1] (1.65ns)   --->   "%add_ln26_27 = add i3 %zext_ln21, 2" [conv_1/conv_1.cpp:26]   --->   Operation 539 'add' 'add_ln26_27' <Predicate = (!icmp_ln21_2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i3 %add_ln26_27 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 540 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 541 [1/1] (1.63ns)   --->   "%add_ln26_51 = add i12 %sext_ln26_8, %zext_ln26_28" [conv_1/conv_1.cpp:26]   --->   Operation 541 'add' 'add_ln26_51' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i12 %add_ln26_51 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 542 'sext' 'sext_ln26_12' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i12 %add_ln26_51 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 543 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 544 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 544 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 545 [1/1] (1.67ns)   --->   "%sub_ln26_13 = sub i13 %p_shl1_cast, %sext_ln26_12" [conv_1/conv_1.cpp:26]   --->   Operation 545 'sub' 'sub_ln26_13' <Predicate = (!icmp_ln21_2)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 546 [1/1] (1.76ns)   --->   "br label %15" [conv_1/conv_1.cpp:24]   --->   Operation 546 'br' <Predicate = (!icmp_ln21_2)> <Delay = 1.76>
ST_23 : Operation 547 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_17) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 547 'specregionend' 'empty_28' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_23 : Operation 548 [1/1] (0.00ns)   --->   "br label %13" [conv_1/conv_1.cpp:18]   --->   Operation 548 'br' <Predicate = (icmp_ln21_2)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 6.71>
ST_24 : Operation 549 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_1_2, %W_Col_Loop_begin2 ], [ %w_sum_3_2, %16 ]" [conv_1/conv_1.cpp:26]   --->   Operation 549 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 550 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i2 [ 0, %W_Col_Loop_begin2 ], [ %add_ln24_2, %16 ]" [conv_1/conv_1.cpp:24]   --->   Operation 550 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 551 [1/1] (0.95ns)   --->   "%icmp_ln24_2 = icmp eq i2 %ch_0_2, -1" [conv_1/conv_1.cpp:24]   --->   Operation 551 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 552 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 552 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 553 [1/1] (1.56ns)   --->   "%add_ln24_2 = add i2 %ch_0_2, 1" [conv_1/conv_1.cpp:24]   --->   Operation 553 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 554 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end2, label %16" [conv_1/conv_1.cpp:24]   --->   Operation 554 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i2 %ch_0_2 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 555 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_24 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i2 %ch_0_2 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 556 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_24 : Operation 557 [1/1] (1.82ns)   --->   "%add_ln26_57 = add i6 %zext_ln26_25, %sub_ln26_12" [conv_1/conv_1.cpp:26]   --->   Operation 557 'add' 'add_ln26_57' <Predicate = (!icmp_ln24_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_199_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_57, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 558 'bitconcatenate' 'tmp_199_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_24 : Operation 559 [1/1] (1.63ns)   --->   "%add_ln26_58 = add i11 %zext_ln35_6, %tmp_199_cast" [conv_1/conv_1.cpp:26]   --->   Operation 559 'add' 'add_ln26_58' <Predicate = (!icmp_ln24_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i11 %add_ln26_58 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 560 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_24 : Operation 561 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_2 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_42" [conv_1/conv_1.cpp:26]   --->   Operation 561 'getelementptr' 'conv_1_weights_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_24 : Operation 562 [1/1] (1.67ns)   --->   "%add_ln26_59 = add i13 %zext_ln26_41, %sub_ln26_13" [conv_1/conv_1.cpp:26]   --->   Operation 562 'add' 'add_ln26_59' <Predicate = (!icmp_ln24_2)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i13 %add_ln26_59 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 563 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_24 : Operation 564 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_45" [conv_1/conv_1.cpp:26]   --->   Operation 564 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_24 : Operation 565 [2/2] (3.25ns)   --->   "%conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 565 'load' 'conv_1_weights_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_24 : Operation 566 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 566 'load' 'conv_input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_24 : Operation 567 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_25) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 567 'specregionend' 'empty_30' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_24 : Operation 568 [1/1] (0.00ns)   --->   "br label %14" [conv_1/conv_1.cpp:21]   --->   Operation 568 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 15.6>
ST_25 : Operation 569 [1/2] (3.25ns)   --->   "%conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 569 'load' 'conv_1_weights_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_25 : Operation 570 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 570 'load' 'conv_input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_25 : Operation 571 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_load_2, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 571 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 9> <Delay = 34.9>
ST_26 : Operation 572 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_load_2, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 572 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 573 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 573 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 22.5>
ST_27 : Operation 574 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 574 'specloopname' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 575 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 575 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 576 [1/1] (0.00ns)   --->   "br label %15" [conv_1/conv_1.cpp:24]   --->   Operation 576 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 6> <Delay = 25.8>
ST_28 : Operation 577 [1/2] (3.25ns)   --->   "%conv_1_bias_load_2 = load float* %conv_1_bias_addr_2, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 577 'load' 'conv_1_bias_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_28 : Operation 578 [2/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_1_bias_load_2" [conv_1/conv_1.cpp:31]   --->   Operation 578 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 7> <Delay = 33.5>
ST_29 : Operation 579 [1/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_1_bias_load_2" [conv_1/conv_1.cpp:31]   --->   Operation 579 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 580 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast float %w_sum_2 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 580 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_2, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 581 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 582 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 583 [1/1] (1.55ns)   --->   "%icmp_ln34_4 = icmp ne i8 %tmp_15, -1" [conv_1/conv_1.cpp:34]   --->   Operation 583 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 584 [1/1] (2.44ns)   --->   "%icmp_ln34_5 = icmp eq i23 %trunc_ln34_2, 0" [conv_1/conv_1.cpp:34]   --->   Operation 584 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, %icmp_ln34_4" [conv_1/conv_1.cpp:34]   --->   Operation 585 'or' 'or_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 586 [1/1] (6.78ns)   --->   "%tmp_16 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 586 'fcmp' 'tmp_16' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, %tmp_16" [conv_1/conv_1.cpp:34]   --->   Operation 587 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 588 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %and_ln34_2, float %w_sum_2, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 588 'select' 'select_ln34_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 589 [1/1] (3.25ns)   --->   "store float %select_ln34_2, float* %conv_out_addr_2, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 589 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_29 : Operation 590 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_8) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 590 'specregionend' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 591 [1/1] (0.00ns)   --->   "br label %12" [conv_1/conv_1.cpp:14]   --->   Operation 591 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 5> <Delay = 1.94>
ST_30 : Operation 592 [1/1] (0.00ns)   --->   "%f_0_3 = phi i6 [ 0, %Col_Loop2 ], [ %add_ln14_3, %Filter1_Loop_end3 ]" [conv_1/conv_1.cpp:14]   --->   Operation 592 'phi' 'f_0_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 593 [1/1] (1.42ns)   --->   "%icmp_ln14_3 = icmp eq i6 %f_0_3, -32" [conv_1/conv_1.cpp:14]   --->   Operation 593 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 594 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 594 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 595 [1/1] (1.82ns)   --->   "%add_ln14_3 = add i6 %f_0_3, 1" [conv_1/conv_1.cpp:14]   --->   Operation 595 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 596 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_3, label %Col_Loop3, label %Filter1_Loop_begin3" [conv_1/conv_1.cpp:14]   --->   Operation 596 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 597 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 597 'specloopname' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 598 'specregionbegin' 'tmp_14' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i6 %f_0_3 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 599 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i6 %f_0_3 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 600 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i6 %f_0_3 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 601 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 602 [1/1] (1.94ns)   --->   "%add_ln35_25 = add i15 %add_ln35_1, %zext_ln35_9" [conv_1/conv_1.cpp:35]   --->   Operation 602 'add' 'add_ln35_25' <Predicate = (!icmp_ln14_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i15 %add_ln35_25 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 603 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 604 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_10" [conv_1/conv_1.cpp:35]   --->   Operation 604 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 605 [1/1] (1.76ns)   --->   "br label %18" [conv_1/conv_1.cpp:18]   --->   Operation 605 'br' <Predicate = (!icmp_ln14_3)> <Delay = 1.76>
ST_30 : Operation 606 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_7) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 606 'specregionend' 'empty_32' <Predicate = (icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 607 'specregionbegin' 'tmp_13' <Predicate = (icmp_ln14_3)> <Delay = 0.00>
ST_30 : Operation 608 [1/1] (1.76ns)   --->   "br label %22" [conv_1/conv_1.cpp:14]   --->   Operation 608 'br' <Predicate = (icmp_ln14_3)> <Delay = 1.76>

State 31 <SV = 6> <Delay = 3.51>
ST_31 : Operation 609 [1/1] (0.00ns)   --->   "%wr_0_3 = phi i2 [ 0, %Filter1_Loop_begin3 ], [ %add_ln18_3, %W_Row_Loop_end3 ]" [conv_1/conv_1.cpp:18]   --->   Operation 609 'phi' 'wr_0_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 610 [1/1] (0.00ns)   --->   "%w_sum_0_3 = phi float [ 0.000000e+00, %Filter1_Loop_begin3 ], [ %w_sum_1_3, %W_Row_Loop_end3 ]" [conv_1/conv_1.cpp:26]   --->   Operation 610 'phi' 'w_sum_0_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i2 %wr_0_3 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 611 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 612 [1/1] (0.95ns)   --->   "%icmp_ln18_3 = icmp eq i2 %wr_0_3, -1" [conv_1/conv_1.cpp:18]   --->   Operation 612 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 613 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 613 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 614 [1/1] (1.56ns)   --->   "%add_ln18_3 = add i2 %wr_0_3, 1" [conv_1/conv_1.cpp:18]   --->   Operation 614 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 615 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_3, label %Filter1_Loop_end3, label %W_Row_Loop_begin3" [conv_1/conv_1.cpp:18]   --->   Operation 615 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 616 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 616 'specloopname' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 617 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_175 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_3, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 618 'bitconcatenate' 'tmp_175' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i4 %tmp_175 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 619 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 620 [1/1] (1.73ns)   --->   "%sub_ln26_10 = sub i5 %zext_ln26_22, %zext_ln18_3" [conv_1/conv_1.cpp:26]   --->   Operation 620 'sub' 'sub_ln26_10' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i5 %sub_ln26_10 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 621 'sext' 'sext_ln26_10' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 622 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %zext_ln18_3, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 622 'add' 'add_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_176 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_3, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 623 'bitconcatenate' 'tmp_176' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i10 %tmp_176 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 624 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_177 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_3, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 625 'bitconcatenate' 'tmp_177' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i7 %tmp_177 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 626 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 627 [1/1] (1.73ns)   --->   "%sub_ln26_11 = sub i11 %zext_ln26_23, %zext_ln26_24" [conv_1/conv_1.cpp:26]   --->   Operation 627 'sub' 'sub_ln26_11' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i11 %sub_ln26_11 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 628 'sext' 'sext_ln26_11' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 629 [1/1] (1.76ns)   --->   "br label %19" [conv_1/conv_1.cpp:21]   --->   Operation 629 'br' <Predicate = (!icmp_ln18_3)> <Delay = 1.76>
ST_31 : Operation 630 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_3 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:31]   --->   Operation 630 'getelementptr' 'conv_1_bias_addr_3' <Predicate = (icmp_ln18_3)> <Delay = 0.00>
ST_31 : Operation 631 [2/2] (3.25ns)   --->   "%conv_1_bias_load_3 = load float* %conv_1_bias_addr_3, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 631 'load' 'conv_1_bias_load_3' <Predicate = (icmp_ln18_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 32 <SV = 7> <Delay = 4.96>
ST_32 : Operation 632 [1/1] (0.00ns)   --->   "%w_sum_1_3 = phi float [ %w_sum_0_3, %W_Row_Loop_begin3 ], [ %w_sum_2_3, %W_Col_Loop_end3 ]" [conv_1/conv_1.cpp:26]   --->   Operation 632 'phi' 'w_sum_1_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 633 [1/1] (0.00ns)   --->   "%wc_0_3 = phi i2 [ 0, %W_Row_Loop_begin3 ], [ %add_ln21_2, %W_Col_Loop_end3 ]" [conv_1/conv_1.cpp:21]   --->   Operation 633 'phi' 'wc_0_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_3 to i3" [conv_1/conv_1.cpp:21]   --->   Operation 634 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 635 [1/1] (0.95ns)   --->   "%icmp_ln21_3 = icmp eq i2 %wc_0_3, -1" [conv_1/conv_1.cpp:21]   --->   Operation 635 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 636 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 636 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 637 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_3, 1" [conv_1/conv_1.cpp:21]   --->   Operation 637 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 638 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %W_Row_Loop_end3, label %W_Col_Loop_begin3" [conv_1/conv_1.cpp:21]   --->   Operation 638 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 639 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 639 'specloopname' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 640 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i2 %wc_0_3 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 641 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 642 [1/1] (1.78ns)   --->   "%add_ln26_55 = add i6 %sext_ln26_10, %zext_ln26_39" [conv_1/conv_1.cpp:26]   --->   Operation 642 'add' 'add_ln26_55' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_16)   --->   "%shl_ln26_3 = shl i6 %add_ln26_55, 2" [conv_1/conv_1.cpp:26]   --->   Operation 643 'shl' 'shl_ln26_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 644 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_16 = sub i6 %shl_ln26_3, %add_ln26_55" [conv_1/conv_1.cpp:26]   --->   Operation 644 'sub' 'sub_ln26_16' <Predicate = (!icmp_ln21_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 645 [1/1] (1.65ns)   --->   "%add_ln26_28 = add i3 %zext_ln21_1, 3" [conv_1/conv_1.cpp:26]   --->   Operation 645 'add' 'add_ln26_28' <Predicate = (!icmp_ln21_3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i3 %add_ln26_28 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 646 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 647 [1/1] (1.63ns)   --->   "%add_ln26_56 = add i12 %sext_ln26_11, %zext_ln26_40" [conv_1/conv_1.cpp:26]   --->   Operation 647 'add' 'add_ln26_56' <Predicate = (!icmp_ln21_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln26_15 = sext i12 %add_ln26_56 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 648 'sext' 'sext_ln26_15' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = trunc i12 %add_ln26_56 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 649 'trunc' 'trunc_ln26_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 650 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_3, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 650 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 651 [1/1] (1.67ns)   --->   "%sub_ln26_17 = sub i13 %p_shl5_cast, %sext_ln26_15" [conv_1/conv_1.cpp:26]   --->   Operation 651 'sub' 'sub_ln26_17' <Predicate = (!icmp_ln21_3)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 652 [1/1] (1.76ns)   --->   "br label %20" [conv_1/conv_1.cpp:24]   --->   Operation 652 'br' <Predicate = (!icmp_ln21_3)> <Delay = 1.76>
ST_32 : Operation 653 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_24) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 653 'specregionend' 'empty_36' <Predicate = (icmp_ln21_3)> <Delay = 0.00>
ST_32 : Operation 654 [1/1] (0.00ns)   --->   "br label %18" [conv_1/conv_1.cpp:18]   --->   Operation 654 'br' <Predicate = (icmp_ln21_3)> <Delay = 0.00>

State 33 <SV = 8> <Delay = 6.71>
ST_33 : Operation 655 [1/1] (0.00ns)   --->   "%w_sum_2_3 = phi float [ %w_sum_1_3, %W_Col_Loop_begin3 ], [ %w_sum_3_3, %21 ]" [conv_1/conv_1.cpp:26]   --->   Operation 655 'phi' 'w_sum_2_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 656 [1/1] (0.00ns)   --->   "%ch_0_3 = phi i2 [ 0, %W_Col_Loop_begin3 ], [ %add_ln24_3, %21 ]" [conv_1/conv_1.cpp:24]   --->   Operation 656 'phi' 'ch_0_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 657 [1/1] (0.95ns)   --->   "%icmp_ln24_3 = icmp eq i2 %ch_0_3, -1" [conv_1/conv_1.cpp:24]   --->   Operation 657 'icmp' 'icmp_ln24_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 658 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 658 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 659 [1/1] (1.56ns)   --->   "%add_ln24_3 = add i2 %ch_0_3, 1" [conv_1/conv_1.cpp:24]   --->   Operation 659 'add' 'add_ln24_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 660 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_3, label %W_Col_Loop_end3, label %21" [conv_1/conv_1.cpp:24]   --->   Operation 660 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i2 %ch_0_3 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 661 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_33 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i2 %ch_0_3 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 662 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_33 : Operation 663 [1/1] (1.82ns)   --->   "%add_ln26_62 = add i6 %zext_ln26_31, %sub_ln26_16" [conv_1/conv_1.cpp:26]   --->   Operation 663 'add' 'add_ln26_62' <Predicate = (!icmp_ln24_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_209_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_62, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 664 'bitconcatenate' 'tmp_209_cast' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_33 : Operation 665 [1/1] (1.63ns)   --->   "%add_ln26_63 = add i11 %zext_ln35_8, %tmp_209_cast" [conv_1/conv_1.cpp:26]   --->   Operation 665 'add' 'add_ln26_63' <Predicate = (!icmp_ln24_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i11 %add_ln26_63 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 666 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_33 : Operation 667 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_3 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_54" [conv_1/conv_1.cpp:26]   --->   Operation 667 'getelementptr' 'conv_1_weights_addr_3' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_33 : Operation 668 [1/1] (1.67ns)   --->   "%add_ln26_64 = add i13 %zext_ln26_53, %sub_ln26_17" [conv_1/conv_1.cpp:26]   --->   Operation 668 'add' 'add_ln26_64' <Predicate = (!icmp_ln24_3)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i13 %add_ln26_64 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 669 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_33 : Operation 670 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_57" [conv_1/conv_1.cpp:26]   --->   Operation 670 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_33 : Operation 671 [2/2] (3.25ns)   --->   "%conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 671 'load' 'conv_1_weights_load_3' <Predicate = (!icmp_ln24_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_33 : Operation 672 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 672 'load' 'conv_input_load_3' <Predicate = (!icmp_ln24_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_33 : Operation 673 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_31) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 673 'specregionend' 'empty_38' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_33 : Operation 674 [1/1] (0.00ns)   --->   "br label %19" [conv_1/conv_1.cpp:21]   --->   Operation 674 'br' <Predicate = (icmp_ln24_3)> <Delay = 0.00>

State 34 <SV = 9> <Delay = 15.6>
ST_34 : Operation 675 [1/2] (3.25ns)   --->   "%conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 675 'load' 'conv_1_weights_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_34 : Operation 676 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 676 'load' 'conv_input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_34 : Operation 677 [2/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_1_weights_load_3, %conv_input_load_3" [conv_1/conv_1.cpp:26]   --->   Operation 677 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 10> <Delay = 34.9>
ST_35 : Operation 678 [1/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_1_weights_load_3, %conv_input_load_3" [conv_1/conv_1.cpp:26]   --->   Operation 678 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 679 [2/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv_1/conv_1.cpp:26]   --->   Operation 679 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 11> <Delay = 22.5>
ST_36 : Operation 680 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 680 'specloopname' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 681 [1/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv_1/conv_1.cpp:26]   --->   Operation 681 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 682 [1/1] (0.00ns)   --->   "br label %20" [conv_1/conv_1.cpp:24]   --->   Operation 682 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 7> <Delay = 25.8>
ST_37 : Operation 683 [1/2] (3.25ns)   --->   "%conv_1_bias_load_3 = load float* %conv_1_bias_addr_3, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 683 'load' 'conv_1_bias_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_37 : Operation 684 [2/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_0_3, %conv_1_bias_load_3" [conv_1/conv_1.cpp:31]   --->   Operation 684 'fadd' 'w_sum_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 8> <Delay = 33.5>
ST_38 : Operation 685 [1/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_0_3, %conv_1_bias_load_3" [conv_1/conv_1.cpp:31]   --->   Operation 685 'fadd' 'w_sum_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 686 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast float %w_sum_26 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 686 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_3, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 687 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 688 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 689 [1/1] (1.55ns)   --->   "%icmp_ln34_6 = icmp ne i8 %tmp_22, -1" [conv_1/conv_1.cpp:34]   --->   Operation 689 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 690 [1/1] (2.44ns)   --->   "%icmp_ln34_7 = icmp eq i23 %trunc_ln34_3, 0" [conv_1/conv_1.cpp:34]   --->   Operation 690 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, %icmp_ln34_6" [conv_1/conv_1.cpp:34]   --->   Operation 691 'or' 'or_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 692 [1/1] (6.78ns)   --->   "%tmp_23 = fcmp ogt float %w_sum_26, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 692 'fcmp' 'tmp_23' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, %tmp_23" [conv_1/conv_1.cpp:34]   --->   Operation 693 'and' 'and_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 694 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %and_ln34_3, float %w_sum_26, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 694 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 695 [1/1] (3.25ns)   --->   "store float %select_ln34_3, float* %conv_out_addr_3, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 695 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_38 : Operation 696 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_14) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 696 'specregionend' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 697 [1/1] (0.00ns)   --->   "br label %17" [conv_1/conv_1.cpp:14]   --->   Operation 697 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 6> <Delay = 1.82>
ST_39 : Operation 698 [1/1] (0.00ns)   --->   "%f_0_4 = phi i6 [ 0, %Col_Loop3 ], [ %add_ln14_4, %Filter1_Loop_end4 ]" [conv_1/conv_1.cpp:14]   --->   Operation 698 'phi' 'f_0_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 699 [1/1] (1.42ns)   --->   "%icmp_ln14_4 = icmp eq i6 %f_0_4, -32" [conv_1/conv_1.cpp:14]   --->   Operation 699 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 700 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 700 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 701 [1/1] (1.82ns)   --->   "%add_ln14_4 = add i6 %f_0_4, 1" [conv_1/conv_1.cpp:14]   --->   Operation 701 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 702 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_4, label %Col_Loop4, label %Filter1_Loop_begin4" [conv_1/conv_1.cpp:14]   --->   Operation 702 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 703 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 703 'specloopname' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 704 'specregionbegin' 'tmp_21' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i6 %f_0_4 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 705 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i6 %f_0_4 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 706 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_173 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_2, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 707 'partselect' 'tmp_173' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_174 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_173, i6 %f_0_4)" [conv_1/conv_1.cpp:35]   --->   Operation 708 'bitconcatenate' 'tmp_174' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i15 %tmp_174 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 709 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 710 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_12" [conv_1/conv_1.cpp:35]   --->   Operation 710 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 711 [1/1] (1.76ns)   --->   "br label %23" [conv_1/conv_1.cpp:18]   --->   Operation 711 'br' <Predicate = (!icmp_ln14_4)> <Delay = 1.76>
ST_39 : Operation 712 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_13) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 712 'specregionend' 'empty_40' <Predicate = (icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 713 'specregionbegin' 'tmp_20' <Predicate = (icmp_ln14_4)> <Delay = 0.00>
ST_39 : Operation 714 [1/1] (1.76ns)   --->   "br label %27" [conv_1/conv_1.cpp:14]   --->   Operation 714 'br' <Predicate = (icmp_ln14_4)> <Delay = 1.76>

State 40 <SV = 7> <Delay = 3.51>
ST_40 : Operation 715 [1/1] (0.00ns)   --->   "%wr_0_4 = phi i2 [ 0, %Filter1_Loop_begin4 ], [ %add_ln18_4, %W_Row_Loop_end4 ]" [conv_1/conv_1.cpp:18]   --->   Operation 715 'phi' 'wr_0_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 716 [1/1] (0.00ns)   --->   "%w_sum_0_4 = phi float [ 0.000000e+00, %Filter1_Loop_begin4 ], [ %w_sum_1_4, %W_Row_Loop_end4 ]" [conv_1/conv_1.cpp:26]   --->   Operation 716 'phi' 'w_sum_0_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i2 %wr_0_4 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 717 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 718 [1/1] (0.95ns)   --->   "%icmp_ln18_4 = icmp eq i2 %wr_0_4, -1" [conv_1/conv_1.cpp:18]   --->   Operation 718 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 719 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 719 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 720 [1/1] (1.56ns)   --->   "%add_ln18_4 = add i2 %wr_0_4, 1" [conv_1/conv_1.cpp:18]   --->   Operation 720 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 721 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_4, label %Filter1_Loop_end4, label %W_Row_Loop_begin4" [conv_1/conv_1.cpp:18]   --->   Operation 721 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 722 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 722 'specloopname' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 723 'specregionbegin' 'tmp_30' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_178 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_4, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 724 'bitconcatenate' 'tmp_178' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i4 %tmp_178 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 725 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 726 [1/1] (1.73ns)   --->   "%sub_ln26_14 = sub i5 %zext_ln26_34, %zext_ln18_4" [conv_1/conv_1.cpp:26]   --->   Operation 726 'sub' 'sub_ln26_14' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i5 %sub_ln26_14 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 727 'sext' 'sext_ln26_13' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 728 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %zext_ln18_4, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 728 'add' 'add_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_179 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_4, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 729 'bitconcatenate' 'tmp_179' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i10 %tmp_179 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 730 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_180 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_4, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 731 'bitconcatenate' 'tmp_180' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i7 %tmp_180 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 732 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 733 [1/1] (1.73ns)   --->   "%sub_ln26_15 = sub i11 %zext_ln26_35, %zext_ln26_36" [conv_1/conv_1.cpp:26]   --->   Operation 733 'sub' 'sub_ln26_15' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i11 %sub_ln26_15 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 734 'sext' 'sext_ln26_14' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 735 [1/1] (1.76ns)   --->   "br label %24" [conv_1/conv_1.cpp:21]   --->   Operation 735 'br' <Predicate = (!icmp_ln18_4)> <Delay = 1.76>
ST_40 : Operation 736 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_4 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_14" [conv_1/conv_1.cpp:31]   --->   Operation 736 'getelementptr' 'conv_1_bias_addr_4' <Predicate = (icmp_ln18_4)> <Delay = 0.00>
ST_40 : Operation 737 [2/2] (3.25ns)   --->   "%conv_1_bias_load_4 = load float* %conv_1_bias_addr_4, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 737 'load' 'conv_1_bias_load_4' <Predicate = (icmp_ln18_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 41 <SV = 8> <Delay = 3.60>
ST_41 : Operation 738 [1/1] (0.00ns)   --->   "%w_sum_1_4 = phi float [ %w_sum_0_4, %W_Row_Loop_begin4 ], [ %w_sum_2_4, %W_Col_Loop_end4 ]" [conv_1/conv_1.cpp:26]   --->   Operation 738 'phi' 'w_sum_1_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 739 [1/1] (0.00ns)   --->   "%wc_0_4 = phi i2 [ 0, %W_Row_Loop_begin4 ], [ %add_ln21_3, %W_Col_Loop_end4 ]" [conv_1/conv_1.cpp:21]   --->   Operation 739 'phi' 'wc_0_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 740 [1/1] (0.95ns)   --->   "%icmp_ln21_4 = icmp eq i2 %wc_0_4, -1" [conv_1/conv_1.cpp:21]   --->   Operation 740 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 741 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 741 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 742 [1/1] (1.56ns)   --->   "%add_ln21_3 = add i2 %wc_0_4, 1" [conv_1/conv_1.cpp:21]   --->   Operation 742 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 743 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_4, label %W_Row_Loop_end4, label %W_Col_Loop_begin4" [conv_1/conv_1.cpp:21]   --->   Operation 743 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 744 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 744 'specloopname' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 745 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i2 %wc_0_4 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 746 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 747 [1/1] (1.78ns)   --->   "%add_ln26_60 = add i6 %sext_ln26_13, %zext_ln26_51" [conv_1/conv_1.cpp:26]   --->   Operation 747 'add' 'add_ln26_60' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_20)   --->   "%shl_ln26_4 = shl i6 %add_ln26_60, 2" [conv_1/conv_1.cpp:26]   --->   Operation 748 'shl' 'shl_ln26_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 749 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_20 = sub i6 %shl_ln26_4, %add_ln26_60" [conv_1/conv_1.cpp:26]   --->   Operation 749 'sub' 'sub_ln26_20' <Predicate = (!icmp_ln21_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 750 [1/1] (0.00ns)   --->   "%or_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %wc_0_4)" [conv_1/conv_1.cpp:26]   --->   Operation 750 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i3 %or_ln to i12" [conv_1/conv_1.cpp:26]   --->   Operation 751 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 752 [1/1] (1.63ns)   --->   "%add_ln26_61 = add i12 %sext_ln26_14, %zext_ln26_52" [conv_1/conv_1.cpp:26]   --->   Operation 752 'add' 'add_ln26_61' <Predicate = (!icmp_ln21_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln26_18 = sext i12 %add_ln26_61 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 753 'sext' 'sext_ln26_18' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = trunc i12 %add_ln26_61 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 754 'trunc' 'trunc_ln26_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 755 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_4, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 755 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 756 [1/1] (1.67ns)   --->   "%sub_ln26_21 = sub i13 %p_shl7_cast, %sext_ln26_18" [conv_1/conv_1.cpp:26]   --->   Operation 756 'sub' 'sub_ln26_21' <Predicate = (!icmp_ln21_4)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 757 [1/1] (1.76ns)   --->   "br label %25" [conv_1/conv_1.cpp:24]   --->   Operation 757 'br' <Predicate = (!icmp_ln21_4)> <Delay = 1.76>
ST_41 : Operation 758 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_30) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 758 'specregionend' 'empty_44' <Predicate = (icmp_ln21_4)> <Delay = 0.00>
ST_41 : Operation 759 [1/1] (0.00ns)   --->   "br label %23" [conv_1/conv_1.cpp:18]   --->   Operation 759 'br' <Predicate = (icmp_ln21_4)> <Delay = 0.00>

State 42 <SV = 9> <Delay = 6.71>
ST_42 : Operation 760 [1/1] (0.00ns)   --->   "%w_sum_2_4 = phi float [ %w_sum_1_4, %W_Col_Loop_begin4 ], [ %w_sum_3_4, %26 ]" [conv_1/conv_1.cpp:26]   --->   Operation 760 'phi' 'w_sum_2_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 761 [1/1] (0.00ns)   --->   "%ch_0_4 = phi i2 [ 0, %W_Col_Loop_begin4 ], [ %add_ln24_4, %26 ]" [conv_1/conv_1.cpp:24]   --->   Operation 761 'phi' 'ch_0_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 762 [1/1] (0.95ns)   --->   "%icmp_ln24_4 = icmp eq i2 %ch_0_4, -1" [conv_1/conv_1.cpp:24]   --->   Operation 762 'icmp' 'icmp_ln24_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 763 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 763 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 764 [1/1] (1.56ns)   --->   "%add_ln24_4 = add i2 %ch_0_4, 1" [conv_1/conv_1.cpp:24]   --->   Operation 764 'add' 'add_ln24_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 765 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_4, label %W_Col_Loop_end4, label %26" [conv_1/conv_1.cpp:24]   --->   Operation 765 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i2 %ch_0_4 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 766 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_42 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln26_65 = zext i2 %ch_0_4 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 767 'zext' 'zext_ln26_65' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_42 : Operation 768 [1/1] (1.82ns)   --->   "%add_ln26_67 = add i6 %zext_ln26_37, %sub_ln26_20" [conv_1/conv_1.cpp:26]   --->   Operation 768 'add' 'add_ln26_67' <Predicate = (!icmp_ln24_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_216_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_67, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 769 'bitconcatenate' 'tmp_216_cast' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_42 : Operation 770 [1/1] (1.63ns)   --->   "%add_ln26_68 = add i11 %zext_ln35_11, %tmp_216_cast" [conv_1/conv_1.cpp:26]   --->   Operation 770 'add' 'add_ln26_68' <Predicate = (!icmp_ln24_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln26_66 = zext i11 %add_ln26_68 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 771 'zext' 'zext_ln26_66' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_42 : Operation 772 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_4 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_66" [conv_1/conv_1.cpp:26]   --->   Operation 772 'getelementptr' 'conv_1_weights_addr_4' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_42 : Operation 773 [1/1] (1.67ns)   --->   "%add_ln26_69 = add i13 %zext_ln26_65, %sub_ln26_21" [conv_1/conv_1.cpp:26]   --->   Operation 773 'add' 'add_ln26_69' <Predicate = (!icmp_ln24_4)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln26_69 = zext i13 %add_ln26_69 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 774 'zext' 'zext_ln26_69' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_42 : Operation 775 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_69" [conv_1/conv_1.cpp:26]   --->   Operation 775 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_42 : Operation 776 [2/2] (3.25ns)   --->   "%conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 776 'load' 'conv_1_weights_load_4' <Predicate = (!icmp_ln24_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_42 : Operation 777 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 777 'load' 'conv_input_load_4' <Predicate = (!icmp_ln24_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_42 : Operation 778 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_37) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 778 'specregionend' 'empty_46' <Predicate = (icmp_ln24_4)> <Delay = 0.00>
ST_42 : Operation 779 [1/1] (0.00ns)   --->   "br label %24" [conv_1/conv_1.cpp:21]   --->   Operation 779 'br' <Predicate = (icmp_ln24_4)> <Delay = 0.00>

State 43 <SV = 10> <Delay = 15.6>
ST_43 : Operation 780 [1/2] (3.25ns)   --->   "%conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 780 'load' 'conv_1_weights_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_43 : Operation 781 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 781 'load' 'conv_input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_43 : Operation 782 [2/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_1_weights_load_4, %conv_input_load_4" [conv_1/conv_1.cpp:26]   --->   Operation 782 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 34.9>
ST_44 : Operation 783 [1/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_1_weights_load_4, %conv_input_load_4" [conv_1/conv_1.cpp:26]   --->   Operation 783 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 784 [2/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv_1/conv_1.cpp:26]   --->   Operation 784 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 12> <Delay = 22.5>
ST_45 : Operation 785 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 785 'specloopname' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 786 [1/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv_1/conv_1.cpp:26]   --->   Operation 786 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 787 [1/1] (0.00ns)   --->   "br label %25" [conv_1/conv_1.cpp:24]   --->   Operation 787 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 8> <Delay = 25.8>
ST_46 : Operation 788 [1/2] (3.25ns)   --->   "%conv_1_bias_load_4 = load float* %conv_1_bias_addr_4, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 788 'load' 'conv_1_bias_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_46 : Operation 789 [2/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_1_bias_load_4" [conv_1/conv_1.cpp:31]   --->   Operation 789 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 9> <Delay = 33.5>
ST_47 : Operation 790 [1/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_1_bias_load_4" [conv_1/conv_1.cpp:31]   --->   Operation 790 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 791 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast float %w_sum_4 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 791 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_4, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 792 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 793 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 794 [1/1] (1.55ns)   --->   "%icmp_ln34_8 = icmp ne i8 %tmp_28, -1" [conv_1/conv_1.cpp:34]   --->   Operation 794 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 795 [1/1] (2.44ns)   --->   "%icmp_ln34_9 = icmp eq i23 %trunc_ln34_4, 0" [conv_1/conv_1.cpp:34]   --->   Operation 795 'icmp' 'icmp_ln34_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, %icmp_ln34_8" [conv_1/conv_1.cpp:34]   --->   Operation 796 'or' 'or_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 797 [1/1] (6.78ns)   --->   "%tmp_29 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 797 'fcmp' 'tmp_29' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, %tmp_29" [conv_1/conv_1.cpp:34]   --->   Operation 798 'and' 'and_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 799 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_4 = select i1 %and_ln34_4, float %w_sum_4, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 799 'select' 'select_ln34_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 800 [1/1] (3.25ns)   --->   "store float %select_ln34_4, float* %conv_out_addr_4, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 800 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_47 : Operation 801 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_21) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 801 'specregionend' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 802 [1/1] (0.00ns)   --->   "br label %22" [conv_1/conv_1.cpp:14]   --->   Operation 802 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 7> <Delay = 1.94>
ST_48 : Operation 803 [1/1] (0.00ns)   --->   "%f_0_5 = phi i6 [ 0, %Col_Loop4 ], [ %add_ln14_5, %Filter1_Loop_end5 ]" [conv_1/conv_1.cpp:14]   --->   Operation 803 'phi' 'f_0_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 804 [1/1] (1.42ns)   --->   "%icmp_ln14_5 = icmp eq i6 %f_0_5, -32" [conv_1/conv_1.cpp:14]   --->   Operation 804 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 805 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 805 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 806 [1/1] (1.82ns)   --->   "%add_ln14_5 = add i6 %f_0_5, 1" [conv_1/conv_1.cpp:14]   --->   Operation 806 'add' 'add_ln14_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 807 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_5, label %Col_Loop5, label %Filter1_Loop_begin5" [conv_1/conv_1.cpp:14]   --->   Operation 807 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 808 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 808 'specloopname' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 809 'specregionbegin' 'tmp_27' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i6 %f_0_5 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 810 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i6 %f_0_5 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 811 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i6 %f_0_5 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 812 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 813 [1/1] (1.94ns)   --->   "%add_ln35_26 = add i15 %add_ln35_3, %zext_ln35_14" [conv_1/conv_1.cpp:35]   --->   Operation 813 'add' 'add_ln35_26' <Predicate = (!icmp_ln14_5)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i15 %add_ln35_26 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 814 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 815 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_15" [conv_1/conv_1.cpp:35]   --->   Operation 815 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 816 [1/1] (1.76ns)   --->   "br label %28" [conv_1/conv_1.cpp:18]   --->   Operation 816 'br' <Predicate = (!icmp_ln14_5)> <Delay = 1.76>
ST_48 : Operation 817 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_20) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 817 'specregionend' 'empty_48' <Predicate = (icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 818 'specregionbegin' 'tmp_26' <Predicate = (icmp_ln14_5)> <Delay = 0.00>
ST_48 : Operation 819 [1/1] (1.76ns)   --->   "br label %32" [conv_1/conv_1.cpp:14]   --->   Operation 819 'br' <Predicate = (icmp_ln14_5)> <Delay = 1.76>

State 49 <SV = 8> <Delay = 3.51>
ST_49 : Operation 820 [1/1] (0.00ns)   --->   "%wr_0_5 = phi i2 [ 0, %Filter1_Loop_begin5 ], [ %add_ln18_5, %W_Row_Loop_end5 ]" [conv_1/conv_1.cpp:18]   --->   Operation 820 'phi' 'wr_0_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 821 [1/1] (0.00ns)   --->   "%w_sum_0_5 = phi float [ 0.000000e+00, %Filter1_Loop_begin5 ], [ %w_sum_1_5, %W_Row_Loop_end5 ]" [conv_1/conv_1.cpp:26]   --->   Operation 821 'phi' 'w_sum_0_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %wr_0_5 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 822 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 823 [1/1] (0.95ns)   --->   "%icmp_ln18_5 = icmp eq i2 %wr_0_5, -1" [conv_1/conv_1.cpp:18]   --->   Operation 823 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 824 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 824 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 825 [1/1] (1.56ns)   --->   "%add_ln18_5 = add i2 %wr_0_5, 1" [conv_1/conv_1.cpp:18]   --->   Operation 825 'add' 'add_ln18_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 826 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_5, label %Filter1_Loop_end5, label %W_Row_Loop_begin5" [conv_1/conv_1.cpp:18]   --->   Operation 826 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 827 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 827 'specloopname' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 828 'specregionbegin' 'tmp_36' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_183 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_5, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 829 'bitconcatenate' 'tmp_183' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i4 %tmp_183 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 830 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 831 [1/1] (1.73ns)   --->   "%sub_ln26_18 = sub i5 %zext_ln26_46, %zext_ln18_5" [conv_1/conv_1.cpp:26]   --->   Operation 831 'sub' 'sub_ln26_18' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln26_16 = sext i5 %sub_ln26_18 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 832 'sext' 'sext_ln26_16' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 833 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %zext_ln18_5, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 833 'add' 'add_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_184 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_5, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 834 'bitconcatenate' 'tmp_184' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i10 %tmp_184 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 835 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_185 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_5, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 836 'bitconcatenate' 'tmp_185' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i7 %tmp_185 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 837 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 838 [1/1] (1.73ns)   --->   "%sub_ln26_19 = sub i11 %zext_ln26_47, %zext_ln26_48" [conv_1/conv_1.cpp:26]   --->   Operation 838 'sub' 'sub_ln26_19' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln26_17 = sext i11 %sub_ln26_19 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 839 'sext' 'sext_ln26_17' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 840 [1/1] (1.76ns)   --->   "br label %29" [conv_1/conv_1.cpp:21]   --->   Operation 840 'br' <Predicate = (!icmp_ln18_5)> <Delay = 1.76>
ST_49 : Operation 841 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_5 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_20" [conv_1/conv_1.cpp:31]   --->   Operation 841 'getelementptr' 'conv_1_bias_addr_5' <Predicate = (icmp_ln18_5)> <Delay = 0.00>
ST_49 : Operation 842 [2/2] (3.25ns)   --->   "%conv_1_bias_load_5 = load float* %conv_1_bias_addr_5, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 842 'load' 'conv_1_bias_load_5' <Predicate = (icmp_ln18_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 50 <SV = 9> <Delay = 4.96>
ST_50 : Operation 843 [1/1] (0.00ns)   --->   "%w_sum_1_5 = phi float [ %w_sum_0_5, %W_Row_Loop_begin5 ], [ %w_sum_2_5, %W_Col_Loop_end5 ]" [conv_1/conv_1.cpp:26]   --->   Operation 843 'phi' 'w_sum_1_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 844 [1/1] (0.00ns)   --->   "%wc_0_5 = phi i2 [ 0, %W_Row_Loop_begin5 ], [ %add_ln21_4, %W_Col_Loop_end5 ]" [conv_1/conv_1.cpp:21]   --->   Operation 844 'phi' 'wc_0_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_5 to i3" [conv_1/conv_1.cpp:21]   --->   Operation 845 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 846 [1/1] (0.95ns)   --->   "%icmp_ln21_5 = icmp eq i2 %wc_0_5, -1" [conv_1/conv_1.cpp:21]   --->   Operation 846 'icmp' 'icmp_ln21_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 847 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 847 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 848 [1/1] (1.56ns)   --->   "%add_ln21_4 = add i2 %wc_0_5, 1" [conv_1/conv_1.cpp:21]   --->   Operation 848 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 849 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_5, label %W_Row_Loop_end5, label %W_Col_Loop_begin5" [conv_1/conv_1.cpp:21]   --->   Operation 849 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 850 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 850 'specloopname' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 851 'specregionbegin' 'tmp_43' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i2 %wc_0_5 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 852 'zext' 'zext_ln26_63' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 853 [1/1] (1.78ns)   --->   "%add_ln26_65 = add i6 %sext_ln26_16, %zext_ln26_63" [conv_1/conv_1.cpp:26]   --->   Operation 853 'add' 'add_ln26_65' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_24)   --->   "%shl_ln26_5 = shl i6 %add_ln26_65, 2" [conv_1/conv_1.cpp:26]   --->   Operation 854 'shl' 'shl_ln26_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 855 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_24 = sub i6 %shl_ln26_5, %add_ln26_65" [conv_1/conv_1.cpp:26]   --->   Operation 855 'sub' 'sub_ln26_24' <Predicate = (!icmp_ln21_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 856 [1/1] (1.65ns)   --->   "%add_ln26_29 = add i3 %zext_ln21_2, -3" [conv_1/conv_1.cpp:26]   --->   Operation 856 'add' 'add_ln26_29' <Predicate = (!icmp_ln21_5)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln26_64 = zext i3 %add_ln26_29 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 857 'zext' 'zext_ln26_64' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 858 [1/1] (1.63ns)   --->   "%add_ln26_66 = add i12 %sext_ln26_17, %zext_ln26_64" [conv_1/conv_1.cpp:26]   --->   Operation 858 'add' 'add_ln26_66' <Predicate = (!icmp_ln21_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln26_21 = sext i12 %add_ln26_66 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 859 'sext' 'sext_ln26_21' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln26_5 = trunc i12 %add_ln26_66 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 860 'trunc' 'trunc_ln26_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 861 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_5, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 861 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 862 [1/1] (1.67ns)   --->   "%sub_ln26_25 = sub i13 %p_shl11_cast, %sext_ln26_21" [conv_1/conv_1.cpp:26]   --->   Operation 862 'sub' 'sub_ln26_25' <Predicate = (!icmp_ln21_5)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 863 [1/1] (1.76ns)   --->   "br label %30" [conv_1/conv_1.cpp:24]   --->   Operation 863 'br' <Predicate = (!icmp_ln21_5)> <Delay = 1.76>
ST_50 : Operation 864 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_36) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 864 'specregionend' 'empty_52' <Predicate = (icmp_ln21_5)> <Delay = 0.00>
ST_50 : Operation 865 [1/1] (0.00ns)   --->   "br label %28" [conv_1/conv_1.cpp:18]   --->   Operation 865 'br' <Predicate = (icmp_ln21_5)> <Delay = 0.00>

State 51 <SV = 10> <Delay = 6.71>
ST_51 : Operation 866 [1/1] (0.00ns)   --->   "%w_sum_2_5 = phi float [ %w_sum_1_5, %W_Col_Loop_begin5 ], [ %w_sum_3_5, %31 ]" [conv_1/conv_1.cpp:26]   --->   Operation 866 'phi' 'w_sum_2_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 867 [1/1] (0.00ns)   --->   "%ch_0_5 = phi i2 [ 0, %W_Col_Loop_begin5 ], [ %add_ln24_5, %31 ]" [conv_1/conv_1.cpp:24]   --->   Operation 867 'phi' 'ch_0_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 868 [1/1] (0.95ns)   --->   "%icmp_ln24_5 = icmp eq i2 %ch_0_5, -1" [conv_1/conv_1.cpp:24]   --->   Operation 868 'icmp' 'icmp_ln24_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 869 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 869 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 870 [1/1] (1.56ns)   --->   "%add_ln24_5 = add i2 %ch_0_5, 1" [conv_1/conv_1.cpp:24]   --->   Operation 870 'add' 'add_ln24_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 871 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_5, label %W_Col_Loop_end5, label %31" [conv_1/conv_1.cpp:24]   --->   Operation 871 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i2 %ch_0_5 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 872 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_51 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln26_77 = zext i2 %ch_0_5 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 873 'zext' 'zext_ln26_77' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_51 : Operation 874 [1/1] (1.82ns)   --->   "%add_ln26_72 = add i6 %zext_ln26_43, %sub_ln26_24" [conv_1/conv_1.cpp:26]   --->   Operation 874 'add' 'add_ln26_72' <Predicate = (!icmp_ln24_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_226_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_72, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 875 'bitconcatenate' 'tmp_226_cast' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_51 : Operation 876 [1/1] (1.63ns)   --->   "%add_ln26_73 = add i11 %zext_ln35_13, %tmp_226_cast" [conv_1/conv_1.cpp:26]   --->   Operation 876 'add' 'add_ln26_73' <Predicate = (!icmp_ln24_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln26_78 = zext i11 %add_ln26_73 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 877 'zext' 'zext_ln26_78' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_51 : Operation 878 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_5 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_78" [conv_1/conv_1.cpp:26]   --->   Operation 878 'getelementptr' 'conv_1_weights_addr_5' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_51 : Operation 879 [1/1] (1.67ns)   --->   "%add_ln26_74 = add i13 %zext_ln26_77, %sub_ln26_25" [conv_1/conv_1.cpp:26]   --->   Operation 879 'add' 'add_ln26_74' <Predicate = (!icmp_ln24_5)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln26_81 = zext i13 %add_ln26_74 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 880 'zext' 'zext_ln26_81' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_51 : Operation 881 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_81" [conv_1/conv_1.cpp:26]   --->   Operation 881 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_51 : Operation 882 [2/2] (3.25ns)   --->   "%conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 882 'load' 'conv_1_weights_load_5' <Predicate = (!icmp_ln24_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_51 : Operation 883 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 883 'load' 'conv_input_load_5' <Predicate = (!icmp_ln24_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_51 : Operation 884 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_43) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 884 'specregionend' 'empty_54' <Predicate = (icmp_ln24_5)> <Delay = 0.00>
ST_51 : Operation 885 [1/1] (0.00ns)   --->   "br label %29" [conv_1/conv_1.cpp:21]   --->   Operation 885 'br' <Predicate = (icmp_ln24_5)> <Delay = 0.00>

State 52 <SV = 11> <Delay = 15.6>
ST_52 : Operation 886 [1/2] (3.25ns)   --->   "%conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 886 'load' 'conv_1_weights_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_52 : Operation 887 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 887 'load' 'conv_input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_52 : Operation 888 [2/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_1_weights_load_5, %conv_input_load_5" [conv_1/conv_1.cpp:26]   --->   Operation 888 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 12> <Delay = 34.9>
ST_53 : Operation 889 [1/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_1_weights_load_5, %conv_input_load_5" [conv_1/conv_1.cpp:26]   --->   Operation 889 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 890 [2/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv_1/conv_1.cpp:26]   --->   Operation 890 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 13> <Delay = 22.5>
ST_54 : Operation 891 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 891 'specloopname' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 892 [1/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv_1/conv_1.cpp:26]   --->   Operation 892 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 893 [1/1] (0.00ns)   --->   "br label %30" [conv_1/conv_1.cpp:24]   --->   Operation 893 'br' <Predicate = true> <Delay = 0.00>

State 55 <SV = 9> <Delay = 25.8>
ST_55 : Operation 894 [1/2] (3.25ns)   --->   "%conv_1_bias_load_5 = load float* %conv_1_bias_addr_5, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 894 'load' 'conv_1_bias_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_55 : Operation 895 [2/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_1_bias_load_5" [conv_1/conv_1.cpp:31]   --->   Operation 895 'fadd' 'w_sum_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 10> <Delay = 33.5>
ST_56 : Operation 896 [1/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_1_bias_load_5" [conv_1/conv_1.cpp:31]   --->   Operation 896 'fadd' 'w_sum_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 897 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast float %w_sum_5 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 897 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_5, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 898 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 899 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 900 [1/1] (1.55ns)   --->   "%icmp_ln34_10 = icmp ne i8 %tmp_34, -1" [conv_1/conv_1.cpp:34]   --->   Operation 900 'icmp' 'icmp_ln34_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 901 [1/1] (2.44ns)   --->   "%icmp_ln34_11 = icmp eq i23 %trunc_ln34_5, 0" [conv_1/conv_1.cpp:34]   --->   Operation 901 'icmp' 'icmp_ln34_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, %icmp_ln34_10" [conv_1/conv_1.cpp:34]   --->   Operation 902 'or' 'or_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 903 [1/1] (6.78ns)   --->   "%tmp_35 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 903 'fcmp' 'tmp_35' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, %tmp_35" [conv_1/conv_1.cpp:34]   --->   Operation 904 'and' 'and_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 905 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_5 = select i1 %and_ln34_5, float %w_sum_5, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 905 'select' 'select_ln34_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 906 [1/1] (3.25ns)   --->   "store float %select_ln34_5, float* %conv_out_addr_5, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 906 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_56 : Operation 907 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_27) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 907 'specregionend' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 908 [1/1] (0.00ns)   --->   "br label %27" [conv_1/conv_1.cpp:14]   --->   Operation 908 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 8> <Delay = 1.82>
ST_57 : Operation 909 [1/1] (0.00ns)   --->   "%f_0_6 = phi i6 [ 0, %Col_Loop5 ], [ %add_ln14_6, %Filter1_Loop_end6 ]" [conv_1/conv_1.cpp:14]   --->   Operation 909 'phi' 'f_0_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 910 [1/1] (1.42ns)   --->   "%icmp_ln14_6 = icmp eq i6 %f_0_6, -32" [conv_1/conv_1.cpp:14]   --->   Operation 910 'icmp' 'icmp_ln14_6' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 911 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 911 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 912 [1/1] (1.82ns)   --->   "%add_ln14_6 = add i6 %f_0_6, 1" [conv_1/conv_1.cpp:14]   --->   Operation 912 'add' 'add_ln14_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 913 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_6, label %Col_Loop6, label %Filter1_Loop_begin6" [conv_1/conv_1.cpp:14]   --->   Operation 913 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 914 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 914 'specloopname' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 915 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i6 %f_0_6 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 916 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i6 %f_0_6 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 917 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_181 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_4, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 918 'partselect' 'tmp_181' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_182 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_181, i6 %f_0_6)" [conv_1/conv_1.cpp:35]   --->   Operation 919 'bitconcatenate' 'tmp_182' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i15 %tmp_182 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 920 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 921 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_17" [conv_1/conv_1.cpp:35]   --->   Operation 921 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 922 [1/1] (1.76ns)   --->   "br label %33" [conv_1/conv_1.cpp:18]   --->   Operation 922 'br' <Predicate = (!icmp_ln14_6)> <Delay = 1.76>
ST_57 : Operation 923 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_26) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 923 'specregionend' 'empty_56' <Predicate = (icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 924 'specregionbegin' 'tmp_32' <Predicate = (icmp_ln14_6)> <Delay = 0.00>
ST_57 : Operation 925 [1/1] (1.76ns)   --->   "br label %37" [conv_1/conv_1.cpp:14]   --->   Operation 925 'br' <Predicate = (icmp_ln14_6)> <Delay = 1.76>

State 58 <SV = 9> <Delay = 3.51>
ST_58 : Operation 926 [1/1] (0.00ns)   --->   "%wr_0_6 = phi i2 [ 0, %Filter1_Loop_begin6 ], [ %add_ln18_6, %W_Row_Loop_end6 ]" [conv_1/conv_1.cpp:18]   --->   Operation 926 'phi' 'wr_0_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 927 [1/1] (0.00ns)   --->   "%w_sum_0_6 = phi float [ 0.000000e+00, %Filter1_Loop_begin6 ], [ %w_sum_1_6, %W_Row_Loop_end6 ]" [conv_1/conv_1.cpp:26]   --->   Operation 927 'phi' 'w_sum_0_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i2 %wr_0_6 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 928 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 929 [1/1] (0.95ns)   --->   "%icmp_ln18_6 = icmp eq i2 %wr_0_6, -1" [conv_1/conv_1.cpp:18]   --->   Operation 929 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 930 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 930 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 931 [1/1] (1.56ns)   --->   "%add_ln18_6 = add i2 %wr_0_6, 1" [conv_1/conv_1.cpp:18]   --->   Operation 931 'add' 'add_ln18_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 932 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_6, label %Filter1_Loop_end6, label %W_Row_Loop_begin6" [conv_1/conv_1.cpp:18]   --->   Operation 932 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 933 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 933 'specloopname' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 934 'specregionbegin' 'tmp_42' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_186 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_6, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 935 'bitconcatenate' 'tmp_186' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i4 %tmp_186 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 936 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 937 [1/1] (1.73ns)   --->   "%sub_ln26_22 = sub i5 %zext_ln26_58, %zext_ln18_6" [conv_1/conv_1.cpp:26]   --->   Operation 937 'sub' 'sub_ln26_22' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln26_19 = sext i5 %sub_ln26_22 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 938 'sext' 'sext_ln26_19' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 939 [1/1] (1.78ns)   --->   "%add_ln26_6 = add i5 %zext_ln18_6, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 939 'add' 'add_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_187 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_6, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 940 'bitconcatenate' 'tmp_187' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i10 %tmp_187 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 941 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_188 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_6, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 942 'bitconcatenate' 'tmp_188' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i7 %tmp_188 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 943 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 944 [1/1] (1.73ns)   --->   "%sub_ln26_23 = sub i11 %zext_ln26_59, %zext_ln26_60" [conv_1/conv_1.cpp:26]   --->   Operation 944 'sub' 'sub_ln26_23' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln26_20 = sext i11 %sub_ln26_23 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 945 'sext' 'sext_ln26_20' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 946 [1/1] (1.76ns)   --->   "br label %34" [conv_1/conv_1.cpp:21]   --->   Operation 946 'br' <Predicate = (!icmp_ln18_6)> <Delay = 1.76>
ST_58 : Operation 947 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_6 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_26" [conv_1/conv_1.cpp:31]   --->   Operation 947 'getelementptr' 'conv_1_bias_addr_6' <Predicate = (icmp_ln18_6)> <Delay = 0.00>
ST_58 : Operation 948 [2/2] (3.25ns)   --->   "%conv_1_bias_load_6 = load float* %conv_1_bias_addr_6, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 948 'load' 'conv_1_bias_load_6' <Predicate = (icmp_ln18_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 59 <SV = 10> <Delay = 5.05>
ST_59 : Operation 949 [1/1] (0.00ns)   --->   "%w_sum_1_6 = phi float [ %w_sum_0_6, %W_Row_Loop_begin6 ], [ %w_sum_2_6, %W_Col_Loop_end6 ]" [conv_1/conv_1.cpp:26]   --->   Operation 949 'phi' 'w_sum_1_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 950 [1/1] (0.00ns)   --->   "%wc_0_6 = phi i2 [ 0, %W_Row_Loop_begin6 ], [ %add_ln21_5, %W_Col_Loop_end6 ]" [conv_1/conv_1.cpp:21]   --->   Operation 950 'phi' 'wc_0_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i2 %wc_0_6 to i4" [conv_1/conv_1.cpp:21]   --->   Operation 951 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 952 [1/1] (0.95ns)   --->   "%icmp_ln21_6 = icmp eq i2 %wc_0_6, -1" [conv_1/conv_1.cpp:21]   --->   Operation 952 'icmp' 'icmp_ln21_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 953 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 953 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 954 [1/1] (1.56ns)   --->   "%add_ln21_5 = add i2 %wc_0_6, 1" [conv_1/conv_1.cpp:21]   --->   Operation 954 'add' 'add_ln21_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 955 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_6, label %W_Row_Loop_end6, label %W_Col_Loop_begin6" [conv_1/conv_1.cpp:21]   --->   Operation 955 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 956 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 956 'specloopname' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 957 'specregionbegin' 'tmp_49' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln26_75 = zext i2 %wc_0_6 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 958 'zext' 'zext_ln26_75' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 959 [1/1] (1.78ns)   --->   "%add_ln26_70 = add i6 %sext_ln26_19, %zext_ln26_75" [conv_1/conv_1.cpp:26]   --->   Operation 959 'add' 'add_ln26_70' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_28)   --->   "%shl_ln26_6 = shl i6 %add_ln26_70, 2" [conv_1/conv_1.cpp:26]   --->   Operation 960 'shl' 'shl_ln26_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 961 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_28 = sub i6 %shl_ln26_6, %add_ln26_70" [conv_1/conv_1.cpp:26]   --->   Operation 961 'sub' 'sub_ln26_28' <Predicate = (!icmp_ln21_6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 962 [1/1] (1.73ns)   --->   "%add_ln26_30 = add i4 %zext_ln21_3, 6" [conv_1/conv_1.cpp:26]   --->   Operation 962 'add' 'add_ln26_30' <Predicate = (!icmp_ln21_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln26_76 = zext i4 %add_ln26_30 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 963 'zext' 'zext_ln26_76' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 964 [1/1] (1.63ns)   --->   "%add_ln26_71 = add i12 %sext_ln26_20, %zext_ln26_76" [conv_1/conv_1.cpp:26]   --->   Operation 964 'add' 'add_ln26_71' <Predicate = (!icmp_ln21_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln26_24 = sext i12 %add_ln26_71 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 965 'sext' 'sext_ln26_24' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln26_6 = trunc i12 %add_ln26_71 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 966 'trunc' 'trunc_ln26_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 967 [1/1] (0.00ns)   --->   "%p_shl13_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_6, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 967 'bitconcatenate' 'p_shl13_cast' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 968 [1/1] (1.67ns)   --->   "%sub_ln26_29 = sub i13 %p_shl13_cast, %sext_ln26_24" [conv_1/conv_1.cpp:26]   --->   Operation 968 'sub' 'sub_ln26_29' <Predicate = (!icmp_ln21_6)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 969 [1/1] (1.76ns)   --->   "br label %35" [conv_1/conv_1.cpp:24]   --->   Operation 969 'br' <Predicate = (!icmp_ln21_6)> <Delay = 1.76>
ST_59 : Operation 970 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_42) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 970 'specregionend' 'empty_60' <Predicate = (icmp_ln21_6)> <Delay = 0.00>
ST_59 : Operation 971 [1/1] (0.00ns)   --->   "br label %33" [conv_1/conv_1.cpp:18]   --->   Operation 971 'br' <Predicate = (icmp_ln21_6)> <Delay = 0.00>

State 60 <SV = 11> <Delay = 6.71>
ST_60 : Operation 972 [1/1] (0.00ns)   --->   "%w_sum_2_6 = phi float [ %w_sum_1_6, %W_Col_Loop_begin6 ], [ %w_sum_3_6, %36 ]" [conv_1/conv_1.cpp:26]   --->   Operation 972 'phi' 'w_sum_2_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 973 [1/1] (0.00ns)   --->   "%ch_0_6 = phi i2 [ 0, %W_Col_Loop_begin6 ], [ %add_ln24_6, %36 ]" [conv_1/conv_1.cpp:24]   --->   Operation 973 'phi' 'ch_0_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 974 [1/1] (0.95ns)   --->   "%icmp_ln24_6 = icmp eq i2 %ch_0_6, -1" [conv_1/conv_1.cpp:24]   --->   Operation 974 'icmp' 'icmp_ln24_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 975 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 975 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 976 [1/1] (1.56ns)   --->   "%add_ln24_6 = add i2 %ch_0_6, 1" [conv_1/conv_1.cpp:24]   --->   Operation 976 'add' 'add_ln24_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 977 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_6, label %W_Col_Loop_end6, label %36" [conv_1/conv_1.cpp:24]   --->   Operation 977 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i2 %ch_0_6 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 978 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_60 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln26_89 = zext i2 %ch_0_6 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 979 'zext' 'zext_ln26_89' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_60 : Operation 980 [1/1] (1.82ns)   --->   "%add_ln26_77 = add i6 %zext_ln26_49, %sub_ln26_28" [conv_1/conv_1.cpp:26]   --->   Operation 980 'add' 'add_ln26_77' <Predicate = (!icmp_ln24_6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_233_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_77, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 981 'bitconcatenate' 'tmp_233_cast' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_60 : Operation 982 [1/1] (1.63ns)   --->   "%add_ln26_78 = add i11 %zext_ln35_16, %tmp_233_cast" [conv_1/conv_1.cpp:26]   --->   Operation 982 'add' 'add_ln26_78' <Predicate = (!icmp_ln24_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln26_90 = zext i11 %add_ln26_78 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 983 'zext' 'zext_ln26_90' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_60 : Operation 984 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_6 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_90" [conv_1/conv_1.cpp:26]   --->   Operation 984 'getelementptr' 'conv_1_weights_addr_6' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_60 : Operation 985 [1/1] (1.67ns)   --->   "%add_ln26_79 = add i13 %zext_ln26_89, %sub_ln26_29" [conv_1/conv_1.cpp:26]   --->   Operation 985 'add' 'add_ln26_79' <Predicate = (!icmp_ln24_6)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln26_93 = zext i13 %add_ln26_79 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 986 'zext' 'zext_ln26_93' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_60 : Operation 987 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_93" [conv_1/conv_1.cpp:26]   --->   Operation 987 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_60 : Operation 988 [2/2] (3.25ns)   --->   "%conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 988 'load' 'conv_1_weights_load_6' <Predicate = (!icmp_ln24_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_60 : Operation 989 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 989 'load' 'conv_input_load_6' <Predicate = (!icmp_ln24_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_60 : Operation 990 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_49) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 990 'specregionend' 'empty_62' <Predicate = (icmp_ln24_6)> <Delay = 0.00>
ST_60 : Operation 991 [1/1] (0.00ns)   --->   "br label %34" [conv_1/conv_1.cpp:21]   --->   Operation 991 'br' <Predicate = (icmp_ln24_6)> <Delay = 0.00>

State 61 <SV = 12> <Delay = 15.6>
ST_61 : Operation 992 [1/2] (3.25ns)   --->   "%conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 992 'load' 'conv_1_weights_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_61 : Operation 993 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 993 'load' 'conv_input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_61 : Operation 994 [2/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_1_weights_load_6, %conv_input_load_6" [conv_1/conv_1.cpp:26]   --->   Operation 994 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 13> <Delay = 34.9>
ST_62 : Operation 995 [1/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_1_weights_load_6, %conv_input_load_6" [conv_1/conv_1.cpp:26]   --->   Operation 995 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 996 [2/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv_1/conv_1.cpp:26]   --->   Operation 996 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 14> <Delay = 22.5>
ST_63 : Operation 997 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 997 'specloopname' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 998 [1/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv_1/conv_1.cpp:26]   --->   Operation 998 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 999 [1/1] (0.00ns)   --->   "br label %35" [conv_1/conv_1.cpp:24]   --->   Operation 999 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 10> <Delay = 25.8>
ST_64 : Operation 1000 [1/2] (3.25ns)   --->   "%conv_1_bias_load_6 = load float* %conv_1_bias_addr_6, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1000 'load' 'conv_1_bias_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_64 : Operation 1001 [2/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_1_bias_load_6" [conv_1/conv_1.cpp:31]   --->   Operation 1001 'fadd' 'w_sum_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 11> <Delay = 33.5>
ST_65 : Operation 1002 [1/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_1_bias_load_6" [conv_1/conv_1.cpp:31]   --->   Operation 1002 'fadd' 'w_sum_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1003 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast float %w_sum_6 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1003 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_6, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1004 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1005 'trunc' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1006 [1/1] (1.55ns)   --->   "%icmp_ln34_12 = icmp ne i8 %tmp_40, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1006 'icmp' 'icmp_ln34_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1007 [1/1] (2.44ns)   --->   "%icmp_ln34_13 = icmp eq i23 %trunc_ln34_6, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1007 'icmp' 'icmp_ln34_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, %icmp_ln34_12" [conv_1/conv_1.cpp:34]   --->   Operation 1008 'or' 'or_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1009 [1/1] (6.78ns)   --->   "%tmp_41 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1009 'fcmp' 'tmp_41' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, %tmp_41" [conv_1/conv_1.cpp:34]   --->   Operation 1010 'and' 'and_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1011 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %and_ln34_6, float %w_sum_6, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1011 'select' 'select_ln34_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1012 [1/1] (3.25ns)   --->   "store float %select_ln34_6, float* %conv_out_addr_6, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1012 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_65 : Operation 1013 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_33) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1013 'specregionend' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1014 [1/1] (0.00ns)   --->   "br label %32" [conv_1/conv_1.cpp:14]   --->   Operation 1014 'br' <Predicate = true> <Delay = 0.00>

State 66 <SV = 9> <Delay = 1.94>
ST_66 : Operation 1015 [1/1] (0.00ns)   --->   "%f_0_7 = phi i6 [ 0, %Col_Loop6 ], [ %add_ln14_7, %Filter1_Loop_end7 ]" [conv_1/conv_1.cpp:14]   --->   Operation 1015 'phi' 'f_0_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1016 [1/1] (1.42ns)   --->   "%icmp_ln14_7 = icmp eq i6 %f_0_7, -32" [conv_1/conv_1.cpp:14]   --->   Operation 1016 'icmp' 'icmp_ln14_7' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1017 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1017 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1018 [1/1] (1.82ns)   --->   "%add_ln14_7 = add i6 %f_0_7, 1" [conv_1/conv_1.cpp:14]   --->   Operation 1018 'add' 'add_ln14_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1019 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_7, label %Col_Loop7, label %Filter1_Loop_begin7" [conv_1/conv_1.cpp:14]   --->   Operation 1019 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1020 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1020 'specloopname' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1021 'specregionbegin' 'tmp_39' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i6 %f_0_7 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1022 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i6 %f_0_7 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 1023 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i6 %f_0_7 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 1024 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 1025 [1/1] (1.94ns)   --->   "%add_ln35_27 = add i15 %add_ln35_5, %zext_ln35_19" [conv_1/conv_1.cpp:35]   --->   Operation 1025 'add' 'add_ln35_27' <Predicate = (!icmp_ln14_7)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i15 %add_ln35_27 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 1026 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 1027 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_20" [conv_1/conv_1.cpp:35]   --->   Operation 1027 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 1028 [1/1] (1.76ns)   --->   "br label %38" [conv_1/conv_1.cpp:18]   --->   Operation 1028 'br' <Predicate = (!icmp_ln14_7)> <Delay = 1.76>
ST_66 : Operation 1029 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_32) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 1029 'specregionend' 'empty_64' <Predicate = (icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 1030 'specregionbegin' 'tmp_38' <Predicate = (icmp_ln14_7)> <Delay = 0.00>
ST_66 : Operation 1031 [1/1] (1.76ns)   --->   "br label %42" [conv_1/conv_1.cpp:14]   --->   Operation 1031 'br' <Predicate = (icmp_ln14_7)> <Delay = 1.76>

State 67 <SV = 10> <Delay = 3.51>
ST_67 : Operation 1032 [1/1] (0.00ns)   --->   "%wr_0_7 = phi i2 [ 0, %Filter1_Loop_begin7 ], [ %add_ln18_7, %W_Row_Loop_end7 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1032 'phi' 'wr_0_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1033 [1/1] (0.00ns)   --->   "%w_sum_0_7 = phi float [ 0.000000e+00, %Filter1_Loop_begin7 ], [ %w_sum_1_7, %W_Row_Loop_end7 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1033 'phi' 'w_sum_0_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i2 %wr_0_7 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1034 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1035 [1/1] (0.95ns)   --->   "%icmp_ln18_7 = icmp eq i2 %wr_0_7, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1035 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1036 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1036 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1037 [1/1] (1.56ns)   --->   "%add_ln18_7 = add i2 %wr_0_7, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1037 'add' 'add_ln18_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1038 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_7, label %Filter1_Loop_end7, label %W_Row_Loop_begin7" [conv_1/conv_1.cpp:18]   --->   Operation 1038 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1039 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1039 'specloopname' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1040 'specregionbegin' 'tmp_48' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_191 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_7, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1041 'bitconcatenate' 'tmp_191' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln26_70 = zext i4 %tmp_191 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1042 'zext' 'zext_ln26_70' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 1043 [1/1] (1.73ns)   --->   "%sub_ln26_26 = sub i5 %zext_ln26_70, %zext_ln18_7" [conv_1/conv_1.cpp:26]   --->   Operation 1043 'sub' 'sub_ln26_26' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln26_22 = sext i5 %sub_ln26_26 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1044 'sext' 'sext_ln26_22' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 1045 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 %zext_ln18_7, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1045 'add' 'add_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_192 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_7, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1046 'bitconcatenate' 'tmp_192' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln26_71 = zext i10 %tmp_192 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1047 'zext' 'zext_ln26_71' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_193 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_7, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1048 'bitconcatenate' 'tmp_193' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln26_72 = zext i7 %tmp_193 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1049 'zext' 'zext_ln26_72' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 1050 [1/1] (1.73ns)   --->   "%sub_ln26_27 = sub i11 %zext_ln26_71, %zext_ln26_72" [conv_1/conv_1.cpp:26]   --->   Operation 1050 'sub' 'sub_ln26_27' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln26_23 = sext i11 %sub_ln26_27 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1051 'sext' 'sext_ln26_23' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 1052 [1/1] (1.76ns)   --->   "br label %39" [conv_1/conv_1.cpp:21]   --->   Operation 1052 'br' <Predicate = (!icmp_ln18_7)> <Delay = 1.76>
ST_67 : Operation 1053 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_7 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_32" [conv_1/conv_1.cpp:31]   --->   Operation 1053 'getelementptr' 'conv_1_bias_addr_7' <Predicate = (icmp_ln18_7)> <Delay = 0.00>
ST_67 : Operation 1054 [2/2] (3.25ns)   --->   "%conv_1_bias_load_7 = load float* %conv_1_bias_addr_7, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1054 'load' 'conv_1_bias_load_7' <Predicate = (icmp_ln18_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 68 <SV = 11> <Delay = 5.05>
ST_68 : Operation 1055 [1/1] (0.00ns)   --->   "%w_sum_1_7 = phi float [ %w_sum_0_7, %W_Row_Loop_begin7 ], [ %w_sum_2_7, %W_Col_Loop_end7 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1055 'phi' 'w_sum_1_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1056 [1/1] (0.00ns)   --->   "%wc_0_7 = phi i2 [ 0, %W_Row_Loop_begin7 ], [ %add_ln21_6, %W_Col_Loop_end7 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1056 'phi' 'wc_0_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i2 %wc_0_7 to i4" [conv_1/conv_1.cpp:21]   --->   Operation 1057 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1058 [1/1] (0.95ns)   --->   "%icmp_ln21_7 = icmp eq i2 %wc_0_7, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1058 'icmp' 'icmp_ln21_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1059 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1059 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1060 [1/1] (1.56ns)   --->   "%add_ln21_6 = add i2 %wc_0_7, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1060 'add' 'add_ln21_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1061 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_7, label %W_Row_Loop_end7, label %W_Col_Loop_begin7" [conv_1/conv_1.cpp:21]   --->   Operation 1061 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1062 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1062 'specloopname' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1063 'specregionbegin' 'tmp_55' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln26_87 = zext i2 %wc_0_7 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1064 'zext' 'zext_ln26_87' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 1065 [1/1] (1.78ns)   --->   "%add_ln26_75 = add i6 %sext_ln26_22, %zext_ln26_87" [conv_1/conv_1.cpp:26]   --->   Operation 1065 'add' 'add_ln26_75' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_32)   --->   "%shl_ln26_7 = shl i6 %add_ln26_75, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1066 'shl' 'shl_ln26_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 1067 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_32 = sub i6 %shl_ln26_7, %add_ln26_75" [conv_1/conv_1.cpp:26]   --->   Operation 1067 'sub' 'sub_ln26_32' <Predicate = (!icmp_ln21_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1068 [1/1] (1.73ns)   --->   "%add_ln26_31 = add i4 %zext_ln21_4, 7" [conv_1/conv_1.cpp:26]   --->   Operation 1068 'add' 'add_ln26_31' <Predicate = (!icmp_ln21_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln26_88 = zext i4 %add_ln26_31 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1069 'zext' 'zext_ln26_88' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 1070 [1/1] (1.63ns)   --->   "%add_ln26_76 = add i12 %sext_ln26_23, %zext_ln26_88" [conv_1/conv_1.cpp:26]   --->   Operation 1070 'add' 'add_ln26_76' <Predicate = (!icmp_ln21_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln26_27 = sext i12 %add_ln26_76 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1071 'sext' 'sext_ln26_27' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln26_7 = trunc i12 %add_ln26_76 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1072 'trunc' 'trunc_ln26_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 1073 [1/1] (0.00ns)   --->   "%p_shl15_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_7, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1073 'bitconcatenate' 'p_shl15_cast' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 1074 [1/1] (1.67ns)   --->   "%sub_ln26_33 = sub i13 %p_shl15_cast, %sext_ln26_27" [conv_1/conv_1.cpp:26]   --->   Operation 1074 'sub' 'sub_ln26_33' <Predicate = (!icmp_ln21_7)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1075 [1/1] (1.76ns)   --->   "br label %40" [conv_1/conv_1.cpp:24]   --->   Operation 1075 'br' <Predicate = (!icmp_ln21_7)> <Delay = 1.76>
ST_68 : Operation 1076 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_48) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1076 'specregionend' 'empty_68' <Predicate = (icmp_ln21_7)> <Delay = 0.00>
ST_68 : Operation 1077 [1/1] (0.00ns)   --->   "br label %38" [conv_1/conv_1.cpp:18]   --->   Operation 1077 'br' <Predicate = (icmp_ln21_7)> <Delay = 0.00>

State 69 <SV = 12> <Delay = 6.71>
ST_69 : Operation 1078 [1/1] (0.00ns)   --->   "%w_sum_2_7 = phi float [ %w_sum_1_7, %W_Col_Loop_begin7 ], [ %w_sum_3_7, %41 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1078 'phi' 'w_sum_2_7' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1079 [1/1] (0.00ns)   --->   "%ch_0_7 = phi i2 [ 0, %W_Col_Loop_begin7 ], [ %add_ln24_7, %41 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1079 'phi' 'ch_0_7' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1080 [1/1] (0.95ns)   --->   "%icmp_ln24_7 = icmp eq i2 %ch_0_7, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1080 'icmp' 'icmp_ln24_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1081 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1081 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1082 [1/1] (1.56ns)   --->   "%add_ln24_7 = add i2 %ch_0_7, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1082 'add' 'add_ln24_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1083 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_7, label %W_Col_Loop_end7, label %41" [conv_1/conv_1.cpp:24]   --->   Operation 1083 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i2 %ch_0_7 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1084 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_69 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln26_101 = zext i2 %ch_0_7 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1085 'zext' 'zext_ln26_101' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_69 : Operation 1086 [1/1] (1.82ns)   --->   "%add_ln26_82 = add i6 %zext_ln26_55, %sub_ln26_32" [conv_1/conv_1.cpp:26]   --->   Operation 1086 'add' 'add_ln26_82' <Predicate = (!icmp_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_243_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_82, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1087 'bitconcatenate' 'tmp_243_cast' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_69 : Operation 1088 [1/1] (1.63ns)   --->   "%add_ln26_83 = add i11 %zext_ln35_18, %tmp_243_cast" [conv_1/conv_1.cpp:26]   --->   Operation 1088 'add' 'add_ln26_83' <Predicate = (!icmp_ln24_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln26_102 = zext i11 %add_ln26_83 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1089 'zext' 'zext_ln26_102' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_69 : Operation 1090 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_7 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_102" [conv_1/conv_1.cpp:26]   --->   Operation 1090 'getelementptr' 'conv_1_weights_addr_7' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_69 : Operation 1091 [1/1] (1.67ns)   --->   "%add_ln26_84 = add i13 %zext_ln26_101, %sub_ln26_33" [conv_1/conv_1.cpp:26]   --->   Operation 1091 'add' 'add_ln26_84' <Predicate = (!icmp_ln24_7)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln26_105 = zext i13 %add_ln26_84 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1092 'zext' 'zext_ln26_105' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_69 : Operation 1093 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_105" [conv_1/conv_1.cpp:26]   --->   Operation 1093 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_69 : Operation 1094 [2/2] (3.25ns)   --->   "%conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1094 'load' 'conv_1_weights_load_7' <Predicate = (!icmp_ln24_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_69 : Operation 1095 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1095 'load' 'conv_input_load_7' <Predicate = (!icmp_ln24_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_69 : Operation 1096 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_55) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1096 'specregionend' 'empty_70' <Predicate = (icmp_ln24_7)> <Delay = 0.00>
ST_69 : Operation 1097 [1/1] (0.00ns)   --->   "br label %39" [conv_1/conv_1.cpp:21]   --->   Operation 1097 'br' <Predicate = (icmp_ln24_7)> <Delay = 0.00>

State 70 <SV = 13> <Delay = 15.6>
ST_70 : Operation 1098 [1/2] (3.25ns)   --->   "%conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1098 'load' 'conv_1_weights_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_70 : Operation 1099 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1099 'load' 'conv_input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_70 : Operation 1100 [2/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_1_weights_load_7, %conv_input_load_7" [conv_1/conv_1.cpp:26]   --->   Operation 1100 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 14> <Delay = 34.9>
ST_71 : Operation 1101 [1/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_1_weights_load_7, %conv_input_load_7" [conv_1/conv_1.cpp:26]   --->   Operation 1101 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1102 [2/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv_1/conv_1.cpp:26]   --->   Operation 1102 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 15> <Delay = 22.5>
ST_72 : Operation 1103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1104 [1/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv_1/conv_1.cpp:26]   --->   Operation 1104 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1105 [1/1] (0.00ns)   --->   "br label %40" [conv_1/conv_1.cpp:24]   --->   Operation 1105 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 11> <Delay = 25.8>
ST_73 : Operation 1106 [1/2] (3.25ns)   --->   "%conv_1_bias_load_7 = load float* %conv_1_bias_addr_7, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1106 'load' 'conv_1_bias_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_73 : Operation 1107 [2/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_1_bias_load_7" [conv_1/conv_1.cpp:31]   --->   Operation 1107 'fadd' 'w_sum_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 12> <Delay = 33.5>
ST_74 : Operation 1108 [1/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_1_bias_load_7" [conv_1/conv_1.cpp:31]   --->   Operation 1108 'fadd' 'w_sum_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1109 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast float %w_sum_7 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1109 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_7, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1110 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1111 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1111 'trunc' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1112 [1/1] (1.55ns)   --->   "%icmp_ln34_14 = icmp ne i8 %tmp_46, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1112 'icmp' 'icmp_ln34_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1113 [1/1] (2.44ns)   --->   "%icmp_ln34_15 = icmp eq i23 %trunc_ln34_7, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1113 'icmp' 'icmp_ln34_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, %icmp_ln34_14" [conv_1/conv_1.cpp:34]   --->   Operation 1114 'or' 'or_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1115 [1/1] (6.78ns)   --->   "%tmp_47 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1115 'fcmp' 'tmp_47' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, %tmp_47" [conv_1/conv_1.cpp:34]   --->   Operation 1116 'and' 'and_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1117 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_7 = select i1 %and_ln34_7, float %w_sum_7, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1117 'select' 'select_ln34_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 1118 [1/1] (3.25ns)   --->   "store float %select_ln34_7, float* %conv_out_addr_7, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_74 : Operation 1119 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_39) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1119 'specregionend' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1120 [1/1] (0.00ns)   --->   "br label %37" [conv_1/conv_1.cpp:14]   --->   Operation 1120 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 10> <Delay = 1.82>
ST_75 : Operation 1121 [1/1] (0.00ns)   --->   "%f_0_8 = phi i6 [ 0, %Col_Loop7 ], [ %add_ln14_8, %Filter1_Loop_end8 ]" [conv_1/conv_1.cpp:14]   --->   Operation 1121 'phi' 'f_0_8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1122 [1/1] (1.42ns)   --->   "%icmp_ln14_8 = icmp eq i6 %f_0_8, -32" [conv_1/conv_1.cpp:14]   --->   Operation 1122 'icmp' 'icmp_ln14_8' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1123 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1123 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1124 [1/1] (1.82ns)   --->   "%add_ln14_8 = add i6 %f_0_8, 1" [conv_1/conv_1.cpp:14]   --->   Operation 1124 'add' 'add_ln14_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_8, label %Col_Loop8, label %Filter1_Loop_begin8" [conv_1/conv_1.cpp:14]   --->   Operation 1125 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1126 'specloopname' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1127 'specregionbegin' 'tmp_45' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i6 %f_0_8 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1128 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i6 %f_0_8 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 1129 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_189 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_6, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 1130 'partselect' 'tmp_189' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_190 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_189, i6 %f_0_8)" [conv_1/conv_1.cpp:35]   --->   Operation 1131 'bitconcatenate' 'tmp_190' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i15 %tmp_190 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 1132 'zext' 'zext_ln35_22' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1133 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_22" [conv_1/conv_1.cpp:35]   --->   Operation 1133 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1134 [1/1] (1.76ns)   --->   "br label %43" [conv_1/conv_1.cpp:18]   --->   Operation 1134 'br' <Predicate = (!icmp_ln14_8)> <Delay = 1.76>
ST_75 : Operation 1135 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_38) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 1135 'specregionend' 'empty_72' <Predicate = (icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 1136 'specregionbegin' 'tmp_44' <Predicate = (icmp_ln14_8)> <Delay = 0.00>
ST_75 : Operation 1137 [1/1] (1.76ns)   --->   "br label %47" [conv_1/conv_1.cpp:14]   --->   Operation 1137 'br' <Predicate = (icmp_ln14_8)> <Delay = 1.76>

State 76 <SV = 11> <Delay = 3.51>
ST_76 : Operation 1138 [1/1] (0.00ns)   --->   "%wr_0_8 = phi i2 [ 0, %Filter1_Loop_begin8 ], [ %add_ln18_8, %W_Row_Loop_end8 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1138 'phi' 'wr_0_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1139 [1/1] (0.00ns)   --->   "%w_sum_0_8 = phi float [ 0.000000e+00, %Filter1_Loop_begin8 ], [ %w_sum_1_8, %W_Row_Loop_end8 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1139 'phi' 'w_sum_0_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i2 %wr_0_8 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1140 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1141 [1/1] (0.95ns)   --->   "%icmp_ln18_8 = icmp eq i2 %wr_0_8, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1141 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1142 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1142 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1143 [1/1] (1.56ns)   --->   "%add_ln18_8 = add i2 %wr_0_8, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1143 'add' 'add_ln18_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_8, label %Filter1_Loop_end8, label %W_Row_Loop_begin8" [conv_1/conv_1.cpp:18]   --->   Operation 1144 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1145 'specloopname' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1146 'specregionbegin' 'tmp_54' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_194 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_8, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1147 'bitconcatenate' 'tmp_194' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln26_82 = zext i4 %tmp_194 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1148 'zext' 'zext_ln26_82' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1149 [1/1] (1.73ns)   --->   "%sub_ln26_30 = sub i5 %zext_ln26_82, %zext_ln18_8" [conv_1/conv_1.cpp:26]   --->   Operation 1149 'sub' 'sub_ln26_30' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln26_25 = sext i5 %sub_ln26_30 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1150 'sext' 'sext_ln26_25' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1151 [1/1] (1.78ns)   --->   "%add_ln26_8 = add i5 %zext_ln18_8, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1151 'add' 'add_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_195 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_8, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1152 'bitconcatenate' 'tmp_195' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln26_83 = zext i10 %tmp_195 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1153 'zext' 'zext_ln26_83' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_196 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_8, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1154 'bitconcatenate' 'tmp_196' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln26_84 = zext i7 %tmp_196 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1155 'zext' 'zext_ln26_84' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1156 [1/1] (1.73ns)   --->   "%sub_ln26_31 = sub i11 %zext_ln26_83, %zext_ln26_84" [conv_1/conv_1.cpp:26]   --->   Operation 1156 'sub' 'sub_ln26_31' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln26_26 = sext i11 %sub_ln26_31 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1157 'sext' 'sext_ln26_26' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1158 [1/1] (1.76ns)   --->   "br label %44" [conv_1/conv_1.cpp:21]   --->   Operation 1158 'br' <Predicate = (!icmp_ln18_8)> <Delay = 1.76>
ST_76 : Operation 1159 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_8 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_38" [conv_1/conv_1.cpp:31]   --->   Operation 1159 'getelementptr' 'conv_1_bias_addr_8' <Predicate = (icmp_ln18_8)> <Delay = 0.00>
ST_76 : Operation 1160 [2/2] (3.25ns)   --->   "%conv_1_bias_load_8 = load float* %conv_1_bias_addr_8, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1160 'load' 'conv_1_bias_load_8' <Predicate = (icmp_ln18_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 77 <SV = 12> <Delay = 3.60>
ST_77 : Operation 1161 [1/1] (0.00ns)   --->   "%w_sum_1_8 = phi float [ %w_sum_0_8, %W_Row_Loop_begin8 ], [ %w_sum_2_8, %W_Col_Loop_end8 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1161 'phi' 'w_sum_1_8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1162 [1/1] (0.00ns)   --->   "%wc_0_8 = phi i2 [ 0, %W_Row_Loop_begin8 ], [ %add_ln21_7, %W_Col_Loop_end8 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1162 'phi' 'wc_0_8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1163 [1/1] (0.95ns)   --->   "%icmp_ln21_8 = icmp eq i2 %wc_0_8, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1163 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1164 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1164 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1165 [1/1] (1.56ns)   --->   "%add_ln21_7 = add i2 %wc_0_8, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1165 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_8, label %W_Row_Loop_end8, label %W_Col_Loop_begin8" [conv_1/conv_1.cpp:21]   --->   Operation 1166 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1167 'specloopname' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1168 'specregionbegin' 'tmp_61' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln26_99 = zext i2 %wc_0_8 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1169 'zext' 'zext_ln26_99' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1170 [1/1] (1.78ns)   --->   "%add_ln26_80 = add i6 %sext_ln26_25, %zext_ln26_99" [conv_1/conv_1.cpp:26]   --->   Operation 1170 'add' 'add_ln26_80' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_36)   --->   "%shl_ln26_8 = shl i6 %add_ln26_80, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1171 'shl' 'shl_ln26_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1172 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_36 = sub i6 %shl_ln26_8, %add_ln26_80" [conv_1/conv_1.cpp:26]   --->   Operation 1172 'sub' 'sub_ln26_36' <Predicate = (!icmp_ln21_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1173 [1/1] (0.00ns)   --->   "%or_ln26_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %wc_0_8)" [conv_1/conv_1.cpp:26]   --->   Operation 1173 'bitconcatenate' 'or_ln26_1' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln26_100 = zext i4 %or_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1174 'zext' 'zext_ln26_100' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1175 [1/1] (1.63ns)   --->   "%add_ln26_81 = add i12 %sext_ln26_26, %zext_ln26_100" [conv_1/conv_1.cpp:26]   --->   Operation 1175 'add' 'add_ln26_81' <Predicate = (!icmp_ln21_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln26_30 = sext i12 %add_ln26_81 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1176 'sext' 'sext_ln26_30' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = trunc i12 %add_ln26_81 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1177 'trunc' 'trunc_ln26_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1178 [1/1] (0.00ns)   --->   "%p_shl17_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_8, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1178 'bitconcatenate' 'p_shl17_cast' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1179 [1/1] (1.67ns)   --->   "%sub_ln26_37 = sub i13 %p_shl17_cast, %sext_ln26_30" [conv_1/conv_1.cpp:26]   --->   Operation 1179 'sub' 'sub_ln26_37' <Predicate = (!icmp_ln21_8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1180 [1/1] (1.76ns)   --->   "br label %45" [conv_1/conv_1.cpp:24]   --->   Operation 1180 'br' <Predicate = (!icmp_ln21_8)> <Delay = 1.76>
ST_77 : Operation 1181 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_54) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1181 'specregionend' 'empty_76' <Predicate = (icmp_ln21_8)> <Delay = 0.00>
ST_77 : Operation 1182 [1/1] (0.00ns)   --->   "br label %43" [conv_1/conv_1.cpp:18]   --->   Operation 1182 'br' <Predicate = (icmp_ln21_8)> <Delay = 0.00>

State 78 <SV = 13> <Delay = 6.71>
ST_78 : Operation 1183 [1/1] (0.00ns)   --->   "%w_sum_2_8 = phi float [ %w_sum_1_8, %W_Col_Loop_begin8 ], [ %w_sum_3_8, %46 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1183 'phi' 'w_sum_2_8' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1184 [1/1] (0.00ns)   --->   "%ch_0_8 = phi i2 [ 0, %W_Col_Loop_begin8 ], [ %add_ln24_8, %46 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1184 'phi' 'ch_0_8' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1185 [1/1] (0.95ns)   --->   "%icmp_ln24_8 = icmp eq i2 %ch_0_8, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1185 'icmp' 'icmp_ln24_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1186 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1186 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1187 [1/1] (1.56ns)   --->   "%add_ln24_8 = add i2 %ch_0_8, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1187 'add' 'add_ln24_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1188 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_8, label %W_Col_Loop_end8, label %46" [conv_1/conv_1.cpp:24]   --->   Operation 1188 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i2 %ch_0_8 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1189 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_78 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln26_113 = zext i2 %ch_0_8 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1190 'zext' 'zext_ln26_113' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_78 : Operation 1191 [1/1] (1.82ns)   --->   "%add_ln26_87 = add i6 %zext_ln26_61, %sub_ln26_36" [conv_1/conv_1.cpp:26]   --->   Operation 1191 'add' 'add_ln26_87' <Predicate = (!icmp_ln24_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_250_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_87, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1192 'bitconcatenate' 'tmp_250_cast' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_78 : Operation 1193 [1/1] (1.63ns)   --->   "%add_ln26_88 = add i11 %zext_ln35_21, %tmp_250_cast" [conv_1/conv_1.cpp:26]   --->   Operation 1193 'add' 'add_ln26_88' <Predicate = (!icmp_ln24_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln26_114 = zext i11 %add_ln26_88 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1194 'zext' 'zext_ln26_114' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_78 : Operation 1195 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_8 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_114" [conv_1/conv_1.cpp:26]   --->   Operation 1195 'getelementptr' 'conv_1_weights_addr_8' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_78 : Operation 1196 [1/1] (1.67ns)   --->   "%add_ln26_89 = add i13 %zext_ln26_113, %sub_ln26_37" [conv_1/conv_1.cpp:26]   --->   Operation 1196 'add' 'add_ln26_89' <Predicate = (!icmp_ln24_8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln26_117 = zext i13 %add_ln26_89 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1197 'zext' 'zext_ln26_117' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_78 : Operation 1198 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_117" [conv_1/conv_1.cpp:26]   --->   Operation 1198 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_78 : Operation 1199 [2/2] (3.25ns)   --->   "%conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1199 'load' 'conv_1_weights_load_8' <Predicate = (!icmp_ln24_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_78 : Operation 1200 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1200 'load' 'conv_input_load_8' <Predicate = (!icmp_ln24_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_78 : Operation 1201 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_61) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1201 'specregionend' 'empty_78' <Predicate = (icmp_ln24_8)> <Delay = 0.00>
ST_78 : Operation 1202 [1/1] (0.00ns)   --->   "br label %44" [conv_1/conv_1.cpp:21]   --->   Operation 1202 'br' <Predicate = (icmp_ln24_8)> <Delay = 0.00>

State 79 <SV = 14> <Delay = 15.6>
ST_79 : Operation 1203 [1/2] (3.25ns)   --->   "%conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1203 'load' 'conv_1_weights_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_79 : Operation 1204 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1204 'load' 'conv_input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_79 : Operation 1205 [2/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_1_weights_load_8, %conv_input_load_8" [conv_1/conv_1.cpp:26]   --->   Operation 1205 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 15> <Delay = 34.9>
ST_80 : Operation 1206 [1/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_1_weights_load_8, %conv_input_load_8" [conv_1/conv_1.cpp:26]   --->   Operation 1206 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1207 [2/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv_1/conv_1.cpp:26]   --->   Operation 1207 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 16> <Delay = 22.5>
ST_81 : Operation 1208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1208 'specloopname' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1209 [1/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv_1/conv_1.cpp:26]   --->   Operation 1209 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1210 [1/1] (0.00ns)   --->   "br label %45" [conv_1/conv_1.cpp:24]   --->   Operation 1210 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 12> <Delay = 25.8>
ST_82 : Operation 1211 [1/2] (3.25ns)   --->   "%conv_1_bias_load_8 = load float* %conv_1_bias_addr_8, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1211 'load' 'conv_1_bias_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_82 : Operation 1212 [2/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_1_bias_load_8" [conv_1/conv_1.cpp:31]   --->   Operation 1212 'fadd' 'w_sum_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 13> <Delay = 33.5>
ST_83 : Operation 1213 [1/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_1_bias_load_8" [conv_1/conv_1.cpp:31]   --->   Operation 1213 'fadd' 'w_sum_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1214 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast float %w_sum_8 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1214 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_8, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1215 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1216 'trunc' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1217 [1/1] (1.55ns)   --->   "%icmp_ln34_16 = icmp ne i8 %tmp_52, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1217 'icmp' 'icmp_ln34_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1218 [1/1] (2.44ns)   --->   "%icmp_ln34_17 = icmp eq i23 %trunc_ln34_8, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1218 'icmp' 'icmp_ln34_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, %icmp_ln34_16" [conv_1/conv_1.cpp:34]   --->   Operation 1219 'or' 'or_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1220 [1/1] (6.78ns)   --->   "%tmp_53 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1220 'fcmp' 'tmp_53' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, %tmp_53" [conv_1/conv_1.cpp:34]   --->   Operation 1221 'and' 'and_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1222 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_8 = select i1 %and_ln34_8, float %w_sum_8, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1222 'select' 'select_ln34_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1223 [1/1] (3.25ns)   --->   "store float %select_ln34_8, float* %conv_out_addr_8, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1223 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_83 : Operation 1224 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_45) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1224 'specregionend' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1225 [1/1] (0.00ns)   --->   "br label %42" [conv_1/conv_1.cpp:14]   --->   Operation 1225 'br' <Predicate = true> <Delay = 0.00>

State 84 <SV = 11> <Delay = 1.94>
ST_84 : Operation 1226 [1/1] (0.00ns)   --->   "%f_0_9 = phi i6 [ 0, %Col_Loop8 ], [ %add_ln14_9, %Filter1_Loop_end9 ]" [conv_1/conv_1.cpp:14]   --->   Operation 1226 'phi' 'f_0_9' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1227 [1/1] (1.42ns)   --->   "%icmp_ln14_9 = icmp eq i6 %f_0_9, -32" [conv_1/conv_1.cpp:14]   --->   Operation 1227 'icmp' 'icmp_ln14_9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1228 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1228 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1229 [1/1] (1.82ns)   --->   "%add_ln14_9 = add i6 %f_0_9, 1" [conv_1/conv_1.cpp:14]   --->   Operation 1229 'add' 'add_ln14_9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1230 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_9, label %Col_Loop9, label %Filter1_Loop_begin9" [conv_1/conv_1.cpp:14]   --->   Operation 1230 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1231 'specloopname' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1232 'specregionbegin' 'tmp_51' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i6 %f_0_9 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1233 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i6 %f_0_9 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 1234 'zext' 'zext_ln35_23' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i6 %f_0_9 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 1235 'zext' 'zext_ln35_24' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1236 [1/1] (1.94ns)   --->   "%add_ln35_28 = add i15 %add_ln35_7, %zext_ln35_24" [conv_1/conv_1.cpp:35]   --->   Operation 1236 'add' 'add_ln35_28' <Predicate = (!icmp_ln14_9)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i15 %add_ln35_28 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 1237 'zext' 'zext_ln35_25' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1238 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_25" [conv_1/conv_1.cpp:35]   --->   Operation 1238 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1239 [1/1] (1.76ns)   --->   "br label %48" [conv_1/conv_1.cpp:18]   --->   Operation 1239 'br' <Predicate = (!icmp_ln14_9)> <Delay = 1.76>
ST_84 : Operation 1240 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_44) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 1240 'specregionend' 'empty_80' <Predicate = (icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 1241 'specregionbegin' 'tmp_50' <Predicate = (icmp_ln14_9)> <Delay = 0.00>
ST_84 : Operation 1242 [1/1] (1.76ns)   --->   "br label %52" [conv_1/conv_1.cpp:14]   --->   Operation 1242 'br' <Predicate = (icmp_ln14_9)> <Delay = 1.76>

State 85 <SV = 12> <Delay = 3.51>
ST_85 : Operation 1243 [1/1] (0.00ns)   --->   "%wr_0_9 = phi i2 [ 0, %Filter1_Loop_begin9 ], [ %add_ln18_9, %W_Row_Loop_end9 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1243 'phi' 'wr_0_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1244 [1/1] (0.00ns)   --->   "%w_sum_0_9 = phi float [ 0.000000e+00, %Filter1_Loop_begin9 ], [ %w_sum_1_9, %W_Row_Loop_end9 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1244 'phi' 'w_sum_0_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i2 %wr_0_9 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1245 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1246 [1/1] (0.95ns)   --->   "%icmp_ln18_9 = icmp eq i2 %wr_0_9, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1246 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1247 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1247 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1248 [1/1] (1.56ns)   --->   "%add_ln18_9 = add i2 %wr_0_9, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1248 'add' 'add_ln18_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1249 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_9, label %Filter1_Loop_end9, label %W_Row_Loop_begin9" [conv_1/conv_1.cpp:18]   --->   Operation 1249 'br' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1250 'specloopname' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1251 'specregionbegin' 'tmp_60' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_199 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_9, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1252 'bitconcatenate' 'tmp_199' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln26_94 = zext i4 %tmp_199 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1253 'zext' 'zext_ln26_94' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1254 [1/1] (1.73ns)   --->   "%sub_ln26_34 = sub i5 %zext_ln26_94, %zext_ln18_9" [conv_1/conv_1.cpp:26]   --->   Operation 1254 'sub' 'sub_ln26_34' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln26_28 = sext i5 %sub_ln26_34 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1255 'sext' 'sext_ln26_28' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1256 [1/1] (1.78ns)   --->   "%add_ln26_9 = add i5 %zext_ln18_9, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1256 'add' 'add_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_200 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_9, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1257 'bitconcatenate' 'tmp_200' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln26_95 = zext i10 %tmp_200 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1258 'zext' 'zext_ln26_95' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_201 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_9, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1259 'bitconcatenate' 'tmp_201' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln26_96 = zext i7 %tmp_201 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1260 'zext' 'zext_ln26_96' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1261 [1/1] (1.73ns)   --->   "%sub_ln26_35 = sub i11 %zext_ln26_95, %zext_ln26_96" [conv_1/conv_1.cpp:26]   --->   Operation 1261 'sub' 'sub_ln26_35' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln26_29 = sext i11 %sub_ln26_35 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1262 'sext' 'sext_ln26_29' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1263 [1/1] (1.76ns)   --->   "br label %49" [conv_1/conv_1.cpp:21]   --->   Operation 1263 'br' <Predicate = (!icmp_ln18_9)> <Delay = 1.76>
ST_85 : Operation 1264 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_9 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_44" [conv_1/conv_1.cpp:31]   --->   Operation 1264 'getelementptr' 'conv_1_bias_addr_9' <Predicate = (icmp_ln18_9)> <Delay = 0.00>
ST_85 : Operation 1265 [2/2] (3.25ns)   --->   "%conv_1_bias_load_9 = load float* %conv_1_bias_addr_9, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1265 'load' 'conv_1_bias_load_9' <Predicate = (icmp_ln18_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 86 <SV = 13> <Delay = 5.05>
ST_86 : Operation 1266 [1/1] (0.00ns)   --->   "%w_sum_1_9 = phi float [ %w_sum_0_9, %W_Row_Loop_begin9 ], [ %w_sum_2_9, %W_Col_Loop_end9 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1266 'phi' 'w_sum_1_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1267 [1/1] (0.00ns)   --->   "%wc_0_9 = phi i2 [ 0, %W_Row_Loop_begin9 ], [ %add_ln21_8, %W_Col_Loop_end9 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1267 'phi' 'wc_0_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i2 %wc_0_9 to i4" [conv_1/conv_1.cpp:21]   --->   Operation 1268 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1269 [1/1] (0.95ns)   --->   "%icmp_ln21_9 = icmp eq i2 %wc_0_9, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1269 'icmp' 'icmp_ln21_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1270 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1270 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1271 [1/1] (1.56ns)   --->   "%add_ln21_8 = add i2 %wc_0_9, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1271 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1272 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_9, label %W_Row_Loop_end9, label %W_Col_Loop_begin9" [conv_1/conv_1.cpp:21]   --->   Operation 1272 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1273 'specloopname' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1274 'specregionbegin' 'tmp_67' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln26_111 = zext i2 %wc_0_9 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1275 'zext' 'zext_ln26_111' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1276 [1/1] (1.78ns)   --->   "%add_ln26_85 = add i6 %sext_ln26_28, %zext_ln26_111" [conv_1/conv_1.cpp:26]   --->   Operation 1276 'add' 'add_ln26_85' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_40)   --->   "%shl_ln26_9 = shl i6 %add_ln26_85, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1277 'shl' 'shl_ln26_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1278 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_40 = sub i6 %shl_ln26_9, %add_ln26_85" [conv_1/conv_1.cpp:26]   --->   Operation 1278 'sub' 'sub_ln26_40' <Predicate = (!icmp_ln21_9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1279 [1/1] (1.73ns)   --->   "%add_ln26_32 = add i4 %zext_ln21_5, -7" [conv_1/conv_1.cpp:26]   --->   Operation 1279 'add' 'add_ln26_32' <Predicate = (!icmp_ln21_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln26_112 = zext i4 %add_ln26_32 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1280 'zext' 'zext_ln26_112' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1281 [1/1] (1.63ns)   --->   "%add_ln26_86 = add i12 %sext_ln26_29, %zext_ln26_112" [conv_1/conv_1.cpp:26]   --->   Operation 1281 'add' 'add_ln26_86' <Predicate = (!icmp_ln21_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln26_33 = sext i12 %add_ln26_86 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1282 'sext' 'sext_ln26_33' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = trunc i12 %add_ln26_86 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1283 'trunc' 'trunc_ln26_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1284 [1/1] (0.00ns)   --->   "%p_shl19_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_9, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1284 'bitconcatenate' 'p_shl19_cast' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1285 [1/1] (1.67ns)   --->   "%sub_ln26_41 = sub i13 %p_shl19_cast, %sext_ln26_33" [conv_1/conv_1.cpp:26]   --->   Operation 1285 'sub' 'sub_ln26_41' <Predicate = (!icmp_ln21_9)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1286 [1/1] (1.76ns)   --->   "br label %50" [conv_1/conv_1.cpp:24]   --->   Operation 1286 'br' <Predicate = (!icmp_ln21_9)> <Delay = 1.76>
ST_86 : Operation 1287 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_60) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1287 'specregionend' 'empty_84' <Predicate = (icmp_ln21_9)> <Delay = 0.00>
ST_86 : Operation 1288 [1/1] (0.00ns)   --->   "br label %48" [conv_1/conv_1.cpp:18]   --->   Operation 1288 'br' <Predicate = (icmp_ln21_9)> <Delay = 0.00>

State 87 <SV = 14> <Delay = 6.71>
ST_87 : Operation 1289 [1/1] (0.00ns)   --->   "%w_sum_2_9 = phi float [ %w_sum_1_9, %W_Col_Loop_begin9 ], [ %w_sum_3_9, %51 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1289 'phi' 'w_sum_2_9' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1290 [1/1] (0.00ns)   --->   "%ch_0_9 = phi i2 [ 0, %W_Col_Loop_begin9 ], [ %add_ln24_9, %51 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1290 'phi' 'ch_0_9' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1291 [1/1] (0.95ns)   --->   "%icmp_ln24_9 = icmp eq i2 %ch_0_9, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1291 'icmp' 'icmp_ln24_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1292 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1292 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1293 [1/1] (1.56ns)   --->   "%add_ln24_9 = add i2 %ch_0_9, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1293 'add' 'add_ln24_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1294 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_9, label %W_Col_Loop_end9, label %51" [conv_1/conv_1.cpp:24]   --->   Operation 1294 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln26_67 = zext i2 %ch_0_9 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1295 'zext' 'zext_ln26_67' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_87 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln26_125 = zext i2 %ch_0_9 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1296 'zext' 'zext_ln26_125' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_87 : Operation 1297 [1/1] (1.82ns)   --->   "%add_ln26_92 = add i6 %zext_ln26_67, %sub_ln26_40" [conv_1/conv_1.cpp:26]   --->   Operation 1297 'add' 'add_ln26_92' <Predicate = (!icmp_ln24_9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_260_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_92, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1298 'bitconcatenate' 'tmp_260_cast' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_87 : Operation 1299 [1/1] (1.63ns)   --->   "%add_ln26_93 = add i11 %zext_ln35_23, %tmp_260_cast" [conv_1/conv_1.cpp:26]   --->   Operation 1299 'add' 'add_ln26_93' <Predicate = (!icmp_ln24_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln26_126 = zext i11 %add_ln26_93 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1300 'zext' 'zext_ln26_126' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_87 : Operation 1301 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_9 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_126" [conv_1/conv_1.cpp:26]   --->   Operation 1301 'getelementptr' 'conv_1_weights_addr_9' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_87 : Operation 1302 [1/1] (1.67ns)   --->   "%add_ln26_94 = add i13 %zext_ln26_125, %sub_ln26_41" [conv_1/conv_1.cpp:26]   --->   Operation 1302 'add' 'add_ln26_94' <Predicate = (!icmp_ln24_9)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln26_129 = zext i13 %add_ln26_94 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1303 'zext' 'zext_ln26_129' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_87 : Operation 1304 [1/1] (0.00ns)   --->   "%conv_input_addr_9 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_129" [conv_1/conv_1.cpp:26]   --->   Operation 1304 'getelementptr' 'conv_input_addr_9' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_87 : Operation 1305 [2/2] (3.25ns)   --->   "%conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1305 'load' 'conv_1_weights_load_9' <Predicate = (!icmp_ln24_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_87 : Operation 1306 [2/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1306 'load' 'conv_input_load_9' <Predicate = (!icmp_ln24_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_87 : Operation 1307 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_67) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1307 'specregionend' 'empty_86' <Predicate = (icmp_ln24_9)> <Delay = 0.00>
ST_87 : Operation 1308 [1/1] (0.00ns)   --->   "br label %49" [conv_1/conv_1.cpp:21]   --->   Operation 1308 'br' <Predicate = (icmp_ln24_9)> <Delay = 0.00>

State 88 <SV = 15> <Delay = 15.6>
ST_88 : Operation 1309 [1/2] (3.25ns)   --->   "%conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1309 'load' 'conv_1_weights_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_88 : Operation 1310 [1/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1310 'load' 'conv_input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_88 : Operation 1311 [2/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_1_weights_load_9, %conv_input_load_9" [conv_1/conv_1.cpp:26]   --->   Operation 1311 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 16> <Delay = 34.9>
ST_89 : Operation 1312 [1/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_1_weights_load_9, %conv_input_load_9" [conv_1/conv_1.cpp:26]   --->   Operation 1312 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1313 [2/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv_1/conv_1.cpp:26]   --->   Operation 1313 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 17> <Delay = 22.5>
ST_90 : Operation 1314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1314 'specloopname' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1315 [1/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv_1/conv_1.cpp:26]   --->   Operation 1315 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1316 [1/1] (0.00ns)   --->   "br label %50" [conv_1/conv_1.cpp:24]   --->   Operation 1316 'br' <Predicate = true> <Delay = 0.00>

State 91 <SV = 13> <Delay = 25.8>
ST_91 : Operation 1317 [1/2] (3.25ns)   --->   "%conv_1_bias_load_9 = load float* %conv_1_bias_addr_9, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1317 'load' 'conv_1_bias_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_91 : Operation 1318 [2/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_1_bias_load_9" [conv_1/conv_1.cpp:31]   --->   Operation 1318 'fadd' 'w_sum_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 14> <Delay = 33.5>
ST_92 : Operation 1319 [1/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_1_bias_load_9" [conv_1/conv_1.cpp:31]   --->   Operation 1319 'fadd' 'w_sum_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1320 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast float %w_sum_9 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1320 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_9, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1321 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1322 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1322 'trunc' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1323 [1/1] (1.55ns)   --->   "%icmp_ln34_18 = icmp ne i8 %tmp_58, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1323 'icmp' 'icmp_ln34_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1324 [1/1] (2.44ns)   --->   "%icmp_ln34_19 = icmp eq i23 %trunc_ln34_9, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1324 'icmp' 'icmp_ln34_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, %icmp_ln34_18" [conv_1/conv_1.cpp:34]   --->   Operation 1325 'or' 'or_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1326 [1/1] (6.78ns)   --->   "%tmp_59 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1326 'fcmp' 'tmp_59' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, %tmp_59" [conv_1/conv_1.cpp:34]   --->   Operation 1327 'and' 'and_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1328 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_9 = select i1 %and_ln34_9, float %w_sum_9, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1328 'select' 'select_ln34_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1329 [1/1] (3.25ns)   --->   "store float %select_ln34_9, float* %conv_out_addr_9, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_92 : Operation 1330 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_51) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1330 'specregionend' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1331 [1/1] (0.00ns)   --->   "br label %47" [conv_1/conv_1.cpp:14]   --->   Operation 1331 'br' <Predicate = true> <Delay = 0.00>

State 93 <SV = 12> <Delay = 1.82>
ST_93 : Operation 1332 [1/1] (0.00ns)   --->   "%f_0_10 = phi i6 [ 0, %Col_Loop9 ], [ %add_ln14_10, %Filter1_Loop_end10 ]" [conv_1/conv_1.cpp:14]   --->   Operation 1332 'phi' 'f_0_10' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1333 [1/1] (1.42ns)   --->   "%icmp_ln14_10 = icmp eq i6 %f_0_10, -32" [conv_1/conv_1.cpp:14]   --->   Operation 1333 'icmp' 'icmp_ln14_10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1334 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1334 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1335 [1/1] (1.82ns)   --->   "%add_ln14_10 = add i6 %f_0_10, 1" [conv_1/conv_1.cpp:14]   --->   Operation 1335 'add' 'add_ln14_10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1336 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_10, label %Col_Loop10, label %Filter1_Loop_begin10" [conv_1/conv_1.cpp:14]   --->   Operation 1336 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1337 'specloopname' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1338 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1338 'specregionbegin' 'tmp_57' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i6 %f_0_10 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1339 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i6 %f_0_10 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 1340 'zext' 'zext_ln35_26' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_197 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_8, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 1341 'partselect' 'tmp_197' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_198 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_197, i6 %f_0_10)" [conv_1/conv_1.cpp:35]   --->   Operation 1342 'bitconcatenate' 'tmp_198' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i15 %tmp_198 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 1343 'zext' 'zext_ln35_27' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1344 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_27" [conv_1/conv_1.cpp:35]   --->   Operation 1344 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1345 [1/1] (1.76ns)   --->   "br label %53" [conv_1/conv_1.cpp:18]   --->   Operation 1345 'br' <Predicate = (!icmp_ln14_10)> <Delay = 1.76>
ST_93 : Operation 1346 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_50) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 1346 'specregionend' 'empty_88' <Predicate = (icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 1347 'specregionbegin' 'tmp_56' <Predicate = (icmp_ln14_10)> <Delay = 0.00>
ST_93 : Operation 1348 [1/1] (1.76ns)   --->   "br label %57" [conv_1/conv_1.cpp:14]   --->   Operation 1348 'br' <Predicate = (icmp_ln14_10)> <Delay = 1.76>

State 94 <SV = 13> <Delay = 3.51>
ST_94 : Operation 1349 [1/1] (0.00ns)   --->   "%wr_0_10 = phi i2 [ 0, %Filter1_Loop_begin10 ], [ %add_ln18_10, %W_Row_Loop_end10 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1349 'phi' 'wr_0_10' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1350 [1/1] (0.00ns)   --->   "%w_sum_0_10 = phi float [ 0.000000e+00, %Filter1_Loop_begin10 ], [ %w_sum_1_10, %W_Row_Loop_end10 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1350 'phi' 'w_sum_0_10' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i2 %wr_0_10 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1351 'zext' 'zext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1352 [1/1] (0.95ns)   --->   "%icmp_ln18_10 = icmp eq i2 %wr_0_10, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1352 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1353 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1353 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1354 [1/1] (1.56ns)   --->   "%add_ln18_10 = add i2 %wr_0_10, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1354 'add' 'add_ln18_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1355 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_10, label %Filter1_Loop_end10, label %W_Row_Loop_begin10" [conv_1/conv_1.cpp:18]   --->   Operation 1355 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1356 'specloopname' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1357 'specregionbegin' 'tmp_66' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_202 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_10, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1358 'bitconcatenate' 'tmp_202' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1359 [1/1] (0.00ns)   --->   "%zext_ln26_106 = zext i4 %tmp_202 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1359 'zext' 'zext_ln26_106' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1360 [1/1] (1.73ns)   --->   "%sub_ln26_38 = sub i5 %zext_ln26_106, %zext_ln18_10" [conv_1/conv_1.cpp:26]   --->   Operation 1360 'sub' 'sub_ln26_38' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln26_31 = sext i5 %sub_ln26_38 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1361 'sext' 'sext_ln26_31' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1362 [1/1] (1.78ns)   --->   "%add_ln26_10 = add i5 %zext_ln18_10, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1362 'add' 'add_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_203 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_10, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1363 'bitconcatenate' 'tmp_203' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1364 [1/1] (0.00ns)   --->   "%zext_ln26_107 = zext i10 %tmp_203 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1364 'zext' 'zext_ln26_107' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_204 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_10, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1365 'bitconcatenate' 'tmp_204' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln26_108 = zext i7 %tmp_204 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1366 'zext' 'zext_ln26_108' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1367 [1/1] (1.73ns)   --->   "%sub_ln26_39 = sub i11 %zext_ln26_107, %zext_ln26_108" [conv_1/conv_1.cpp:26]   --->   Operation 1367 'sub' 'sub_ln26_39' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln26_32 = sext i11 %sub_ln26_39 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1368 'sext' 'sext_ln26_32' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1369 [1/1] (1.76ns)   --->   "br label %54" [conv_1/conv_1.cpp:21]   --->   Operation 1369 'br' <Predicate = (!icmp_ln18_10)> <Delay = 1.76>
ST_94 : Operation 1370 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_10 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_50" [conv_1/conv_1.cpp:31]   --->   Operation 1370 'getelementptr' 'conv_1_bias_addr_10' <Predicate = (icmp_ln18_10)> <Delay = 0.00>
ST_94 : Operation 1371 [2/2] (3.25ns)   --->   "%conv_1_bias_load_10 = load float* %conv_1_bias_addr_10, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1371 'load' 'conv_1_bias_load_10' <Predicate = (icmp_ln18_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 95 <SV = 14> <Delay = 5.05>
ST_95 : Operation 1372 [1/1] (0.00ns)   --->   "%w_sum_1_10 = phi float [ %w_sum_0_10, %W_Row_Loop_begin10 ], [ %w_sum_2_10, %W_Col_Loop_end10 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1372 'phi' 'w_sum_1_10' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1373 [1/1] (0.00ns)   --->   "%wc_0_10 = phi i2 [ 0, %W_Row_Loop_begin10 ], [ %add_ln21_9, %W_Col_Loop_end10 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1373 'phi' 'wc_0_10' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i2 %wc_0_10 to i4" [conv_1/conv_1.cpp:21]   --->   Operation 1374 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1375 [1/1] (0.95ns)   --->   "%icmp_ln21_10 = icmp eq i2 %wc_0_10, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1375 'icmp' 'icmp_ln21_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1376 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1376 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1377 [1/1] (1.56ns)   --->   "%add_ln21_9 = add i2 %wc_0_10, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1377 'add' 'add_ln21_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1378 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_10, label %W_Row_Loop_end10, label %W_Col_Loop_begin10" [conv_1/conv_1.cpp:21]   --->   Operation 1378 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1379 'specloopname' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1380 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1380 'specregionbegin' 'tmp_73' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln26_123 = zext i2 %wc_0_10 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1381 'zext' 'zext_ln26_123' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1382 [1/1] (1.78ns)   --->   "%add_ln26_90 = add i6 %sext_ln26_31, %zext_ln26_123" [conv_1/conv_1.cpp:26]   --->   Operation 1382 'add' 'add_ln26_90' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_44)   --->   "%shl_ln26_10 = shl i6 %add_ln26_90, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1383 'shl' 'shl_ln26_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1384 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_44 = sub i6 %shl_ln26_10, %add_ln26_90" [conv_1/conv_1.cpp:26]   --->   Operation 1384 'sub' 'sub_ln26_44' <Predicate = (!icmp_ln21_10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1385 [1/1] (1.73ns)   --->   "%add_ln26_33 = add i4 %zext_ln21_6, -6" [conv_1/conv_1.cpp:26]   --->   Operation 1385 'add' 'add_ln26_33' <Predicate = (!icmp_ln21_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1386 [1/1] (0.00ns)   --->   "%zext_ln26_124 = zext i4 %add_ln26_33 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1386 'zext' 'zext_ln26_124' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1387 [1/1] (1.63ns)   --->   "%add_ln26_91 = add i12 %sext_ln26_32, %zext_ln26_124" [conv_1/conv_1.cpp:26]   --->   Operation 1387 'add' 'add_ln26_91' <Predicate = (!icmp_ln21_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln26_36 = sext i12 %add_ln26_91 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1388 'sext' 'sext_ln26_36' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1389 [1/1] (0.00ns)   --->   "%trunc_ln26_10 = trunc i12 %add_ln26_91 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1389 'trunc' 'trunc_ln26_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1390 [1/1] (0.00ns)   --->   "%p_shl21_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_10, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1390 'bitconcatenate' 'p_shl21_cast' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1391 [1/1] (1.67ns)   --->   "%sub_ln26_45 = sub i13 %p_shl21_cast, %sext_ln26_36" [conv_1/conv_1.cpp:26]   --->   Operation 1391 'sub' 'sub_ln26_45' <Predicate = (!icmp_ln21_10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1392 [1/1] (1.76ns)   --->   "br label %55" [conv_1/conv_1.cpp:24]   --->   Operation 1392 'br' <Predicate = (!icmp_ln21_10)> <Delay = 1.76>
ST_95 : Operation 1393 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_66) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1393 'specregionend' 'empty_92' <Predicate = (icmp_ln21_10)> <Delay = 0.00>
ST_95 : Operation 1394 [1/1] (0.00ns)   --->   "br label %53" [conv_1/conv_1.cpp:18]   --->   Operation 1394 'br' <Predicate = (icmp_ln21_10)> <Delay = 0.00>

State 96 <SV = 15> <Delay = 6.71>
ST_96 : Operation 1395 [1/1] (0.00ns)   --->   "%w_sum_2_10 = phi float [ %w_sum_1_10, %W_Col_Loop_begin10 ], [ %w_sum_3_s, %56 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1395 'phi' 'w_sum_2_10' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1396 [1/1] (0.00ns)   --->   "%ch_0_10 = phi i2 [ 0, %W_Col_Loop_begin10 ], [ %add_ln24_10, %56 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1396 'phi' 'ch_0_10' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1397 [1/1] (0.95ns)   --->   "%icmp_ln24_10 = icmp eq i2 %ch_0_10, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1397 'icmp' 'icmp_ln24_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1398 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1398 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1399 [1/1] (1.56ns)   --->   "%add_ln24_10 = add i2 %ch_0_10, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1399 'add' 'add_ln24_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1400 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_10, label %W_Col_Loop_end10, label %56" [conv_1/conv_1.cpp:24]   --->   Operation 1400 'br' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln26_73 = zext i2 %ch_0_10 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1401 'zext' 'zext_ln26_73' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_96 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln26_137 = zext i2 %ch_0_10 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1402 'zext' 'zext_ln26_137' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_96 : Operation 1403 [1/1] (1.82ns)   --->   "%add_ln26_97 = add i6 %zext_ln26_73, %sub_ln26_44" [conv_1/conv_1.cpp:26]   --->   Operation 1403 'add' 'add_ln26_97' <Predicate = (!icmp_ln24_10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_267_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_97, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1404 'bitconcatenate' 'tmp_267_cast' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_96 : Operation 1405 [1/1] (1.63ns)   --->   "%add_ln26_98 = add i11 %zext_ln35_26, %tmp_267_cast" [conv_1/conv_1.cpp:26]   --->   Operation 1405 'add' 'add_ln26_98' <Predicate = (!icmp_ln24_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1406 [1/1] (0.00ns)   --->   "%zext_ln26_138 = zext i11 %add_ln26_98 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1406 'zext' 'zext_ln26_138' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_96 : Operation 1407 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_10 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_138" [conv_1/conv_1.cpp:26]   --->   Operation 1407 'getelementptr' 'conv_1_weights_addr_10' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_96 : Operation 1408 [1/1] (1.67ns)   --->   "%add_ln26_99 = add i13 %zext_ln26_137, %sub_ln26_45" [conv_1/conv_1.cpp:26]   --->   Operation 1408 'add' 'add_ln26_99' <Predicate = (!icmp_ln24_10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln26_141 = zext i13 %add_ln26_99 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1409 'zext' 'zext_ln26_141' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_96 : Operation 1410 [1/1] (0.00ns)   --->   "%conv_input_addr_10 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_141" [conv_1/conv_1.cpp:26]   --->   Operation 1410 'getelementptr' 'conv_input_addr_10' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_96 : Operation 1411 [2/2] (3.25ns)   --->   "%conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1411 'load' 'conv_1_weights_load_10' <Predicate = (!icmp_ln24_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_96 : Operation 1412 [2/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1412 'load' 'conv_input_load_10' <Predicate = (!icmp_ln24_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_96 : Operation 1413 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_73) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1413 'specregionend' 'empty_94' <Predicate = (icmp_ln24_10)> <Delay = 0.00>
ST_96 : Operation 1414 [1/1] (0.00ns)   --->   "br label %54" [conv_1/conv_1.cpp:21]   --->   Operation 1414 'br' <Predicate = (icmp_ln24_10)> <Delay = 0.00>

State 97 <SV = 16> <Delay = 15.6>
ST_97 : Operation 1415 [1/2] (3.25ns)   --->   "%conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1415 'load' 'conv_1_weights_load_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_97 : Operation 1416 [1/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1416 'load' 'conv_input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_97 : Operation 1417 [2/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_1_weights_load_10, %conv_input_load_10" [conv_1/conv_1.cpp:26]   --->   Operation 1417 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 17> <Delay = 34.9>
ST_98 : Operation 1418 [1/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_1_weights_load_10, %conv_input_load_10" [conv_1/conv_1.cpp:26]   --->   Operation 1418 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1419 [2/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv_1/conv_1.cpp:26]   --->   Operation 1419 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 18> <Delay = 22.5>
ST_99 : Operation 1420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1420 'specloopname' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1421 [1/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv_1/conv_1.cpp:26]   --->   Operation 1421 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1422 [1/1] (0.00ns)   --->   "br label %55" [conv_1/conv_1.cpp:24]   --->   Operation 1422 'br' <Predicate = true> <Delay = 0.00>

State 100 <SV = 14> <Delay = 25.8>
ST_100 : Operation 1423 [1/2] (3.25ns)   --->   "%conv_1_bias_load_10 = load float* %conv_1_bias_addr_10, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1423 'load' 'conv_1_bias_load_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_100 : Operation 1424 [2/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_1_bias_load_10" [conv_1/conv_1.cpp:31]   --->   Operation 1424 'fadd' 'w_sum_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 15> <Delay = 33.5>
ST_101 : Operation 1425 [1/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_1_bias_load_10" [conv_1/conv_1.cpp:31]   --->   Operation 1425 'fadd' 'w_sum_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1426 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast float %w_sum_10 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1426 'bitcast' 'bitcast_ln34_10' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_10, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1427 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1428 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1428 'trunc' 'trunc_ln34_10' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1429 [1/1] (1.55ns)   --->   "%icmp_ln34_20 = icmp ne i8 %tmp_64, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1429 'icmp' 'icmp_ln34_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1430 [1/1] (2.44ns)   --->   "%icmp_ln34_21 = icmp eq i23 %trunc_ln34_10, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1430 'icmp' 'icmp_ln34_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, %icmp_ln34_20" [conv_1/conv_1.cpp:34]   --->   Operation 1431 'or' 'or_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1432 [1/1] (6.78ns)   --->   "%tmp_65 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1432 'fcmp' 'tmp_65' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, %tmp_65" [conv_1/conv_1.cpp:34]   --->   Operation 1433 'and' 'and_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1434 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_10 = select i1 %and_ln34_10, float %w_sum_10, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1434 'select' 'select_ln34_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1435 [1/1] (3.25ns)   --->   "store float %select_ln34_10, float* %conv_out_addr_10, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1435 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_101 : Operation 1436 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_57) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1436 'specregionend' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1437 [1/1] (0.00ns)   --->   "br label %52" [conv_1/conv_1.cpp:14]   --->   Operation 1437 'br' <Predicate = true> <Delay = 0.00>

State 102 <SV = 13> <Delay = 1.94>
ST_102 : Operation 1438 [1/1] (0.00ns)   --->   "%f_0_11 = phi i6 [ 0, %Col_Loop10 ], [ %add_ln14_11, %Filter1_Loop_end11 ]" [conv_1/conv_1.cpp:14]   --->   Operation 1438 'phi' 'f_0_11' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1439 [1/1] (1.42ns)   --->   "%icmp_ln14_11 = icmp eq i6 %f_0_11, -32" [conv_1/conv_1.cpp:14]   --->   Operation 1439 'icmp' 'icmp_ln14_11' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1440 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1440 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1441 [1/1] (1.82ns)   --->   "%add_ln14_11 = add i6 %f_0_11, 1" [conv_1/conv_1.cpp:14]   --->   Operation 1441 'add' 'add_ln14_11' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1442 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_11, label %Col_Loop11, label %Filter1_Loop_begin11" [conv_1/conv_1.cpp:14]   --->   Operation 1442 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1443 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1443 'specloopname' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1444 'specregionbegin' 'tmp_63' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i6 %f_0_11 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1445 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i6 %f_0_11 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 1446 'zext' 'zext_ln35_28' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i6 %f_0_11 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 1447 'zext' 'zext_ln35_29' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1448 [1/1] (1.94ns)   --->   "%add_ln35_29 = add i15 %add_ln35_9, %zext_ln35_29" [conv_1/conv_1.cpp:35]   --->   Operation 1448 'add' 'add_ln35_29' <Predicate = (!icmp_ln14_11)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1449 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i15 %add_ln35_29 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 1449 'zext' 'zext_ln35_30' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1450 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_30" [conv_1/conv_1.cpp:35]   --->   Operation 1450 'getelementptr' 'conv_out_addr_11' <Predicate = (!icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1451 [1/1] (1.76ns)   --->   "br label %58" [conv_1/conv_1.cpp:18]   --->   Operation 1451 'br' <Predicate = (!icmp_ln14_11)> <Delay = 1.76>
ST_102 : Operation 1452 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_56) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 1452 'specregionend' 'empty_96' <Predicate = (icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 1453 'specregionbegin' 'tmp_62' <Predicate = (icmp_ln14_11)> <Delay = 0.00>
ST_102 : Operation 1454 [1/1] (1.76ns)   --->   "br label %62" [conv_1/conv_1.cpp:14]   --->   Operation 1454 'br' <Predicate = (icmp_ln14_11)> <Delay = 1.76>

State 103 <SV = 14> <Delay = 3.51>
ST_103 : Operation 1455 [1/1] (0.00ns)   --->   "%wr_0_11 = phi i2 [ 0, %Filter1_Loop_begin11 ], [ %add_ln18_11, %W_Row_Loop_end11 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1455 'phi' 'wr_0_11' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1456 [1/1] (0.00ns)   --->   "%w_sum_0_11 = phi float [ 0.000000e+00, %Filter1_Loop_begin11 ], [ %w_sum_1_11, %W_Row_Loop_end11 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1456 'phi' 'w_sum_0_11' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i2 %wr_0_11 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1457 'zext' 'zext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1458 [1/1] (0.95ns)   --->   "%icmp_ln18_11 = icmp eq i2 %wr_0_11, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1458 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1459 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1459 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1460 [1/1] (1.56ns)   --->   "%add_ln18_11 = add i2 %wr_0_11, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1460 'add' 'add_ln18_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1461 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_11, label %Filter1_Loop_end11, label %W_Row_Loop_begin11" [conv_1/conv_1.cpp:18]   --->   Operation 1461 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1462 'specloopname' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1463 'specregionbegin' 'tmp_72' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1464 [1/1] (0.00ns)   --->   "%tmp_207 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_11, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1464 'bitconcatenate' 'tmp_207' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln26_118 = zext i4 %tmp_207 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1465 'zext' 'zext_ln26_118' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1466 [1/1] (1.73ns)   --->   "%sub_ln26_42 = sub i5 %zext_ln26_118, %zext_ln18_11" [conv_1/conv_1.cpp:26]   --->   Operation 1466 'sub' 'sub_ln26_42' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln26_34 = sext i5 %sub_ln26_42 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1467 'sext' 'sext_ln26_34' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1468 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 %zext_ln18_11, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1468 'add' 'add_ln26_11' <Predicate = (!icmp_ln18_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_208 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_11, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1469 'bitconcatenate' 'tmp_208' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1470 [1/1] (0.00ns)   --->   "%zext_ln26_119 = zext i10 %tmp_208 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1470 'zext' 'zext_ln26_119' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_209 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_11, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1471 'bitconcatenate' 'tmp_209' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln26_120 = zext i7 %tmp_209 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1472 'zext' 'zext_ln26_120' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1473 [1/1] (1.73ns)   --->   "%sub_ln26_43 = sub i11 %zext_ln26_119, %zext_ln26_120" [conv_1/conv_1.cpp:26]   --->   Operation 1473 'sub' 'sub_ln26_43' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln26_35 = sext i11 %sub_ln26_43 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1474 'sext' 'sext_ln26_35' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1475 [1/1] (1.76ns)   --->   "br label %59" [conv_1/conv_1.cpp:21]   --->   Operation 1475 'br' <Predicate = (!icmp_ln18_11)> <Delay = 1.76>
ST_103 : Operation 1476 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_11 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_56" [conv_1/conv_1.cpp:31]   --->   Operation 1476 'getelementptr' 'conv_1_bias_addr_11' <Predicate = (icmp_ln18_11)> <Delay = 0.00>
ST_103 : Operation 1477 [2/2] (3.25ns)   --->   "%conv_1_bias_load_11 = load float* %conv_1_bias_addr_11, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1477 'load' 'conv_1_bias_load_11' <Predicate = (icmp_ln18_11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 104 <SV = 15> <Delay = 5.05>
ST_104 : Operation 1478 [1/1] (0.00ns)   --->   "%w_sum_1_11 = phi float [ %w_sum_0_11, %W_Row_Loop_begin11 ], [ %w_sum_2_11, %W_Col_Loop_end11 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1478 'phi' 'w_sum_1_11' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1479 [1/1] (0.00ns)   --->   "%wc_0_11 = phi i2 [ 0, %W_Row_Loop_begin11 ], [ %add_ln21_10, %W_Col_Loop_end11 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1479 'phi' 'wc_0_11' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i2 %wc_0_11 to i4" [conv_1/conv_1.cpp:21]   --->   Operation 1480 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1481 [1/1] (0.95ns)   --->   "%icmp_ln21_11 = icmp eq i2 %wc_0_11, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1481 'icmp' 'icmp_ln21_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1482 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1482 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1483 [1/1] (1.56ns)   --->   "%add_ln21_10 = add i2 %wc_0_11, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1483 'add' 'add_ln21_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1484 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_11, label %W_Row_Loop_end11, label %W_Col_Loop_begin11" [conv_1/conv_1.cpp:21]   --->   Operation 1484 'br' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1485 'specloopname' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1486 'specregionbegin' 'tmp_78' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln26_135 = zext i2 %wc_0_11 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1487 'zext' 'zext_ln26_135' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1488 [1/1] (1.78ns)   --->   "%add_ln26_95 = add i6 %sext_ln26_34, %zext_ln26_135" [conv_1/conv_1.cpp:26]   --->   Operation 1488 'add' 'add_ln26_95' <Predicate = (!icmp_ln21_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_48)   --->   "%shl_ln26_11 = shl i6 %add_ln26_95, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1489 'shl' 'shl_ln26_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1490 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_48 = sub i6 %shl_ln26_11, %add_ln26_95" [conv_1/conv_1.cpp:26]   --->   Operation 1490 'sub' 'sub_ln26_48' <Predicate = (!icmp_ln21_11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1491 [1/1] (1.73ns)   --->   "%add_ln26_34 = add i4 %zext_ln21_7, -5" [conv_1/conv_1.cpp:26]   --->   Operation 1491 'add' 'add_ln26_34' <Predicate = (!icmp_ln21_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln26_136 = zext i4 %add_ln26_34 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1492 'zext' 'zext_ln26_136' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1493 [1/1] (1.63ns)   --->   "%add_ln26_96 = add i12 %sext_ln26_35, %zext_ln26_136" [conv_1/conv_1.cpp:26]   --->   Operation 1493 'add' 'add_ln26_96' <Predicate = (!icmp_ln21_11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln26_39 = sext i12 %add_ln26_96 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1494 'sext' 'sext_ln26_39' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1495 [1/1] (0.00ns)   --->   "%trunc_ln26_11 = trunc i12 %add_ln26_96 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1495 'trunc' 'trunc_ln26_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1496 [1/1] (0.00ns)   --->   "%p_shl23_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_11, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1496 'bitconcatenate' 'p_shl23_cast' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1497 [1/1] (1.67ns)   --->   "%sub_ln26_49 = sub i13 %p_shl23_cast, %sext_ln26_39" [conv_1/conv_1.cpp:26]   --->   Operation 1497 'sub' 'sub_ln26_49' <Predicate = (!icmp_ln21_11)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1498 [1/1] (1.76ns)   --->   "br label %60" [conv_1/conv_1.cpp:24]   --->   Operation 1498 'br' <Predicate = (!icmp_ln21_11)> <Delay = 1.76>
ST_104 : Operation 1499 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_72) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1499 'specregionend' 'empty_100' <Predicate = (icmp_ln21_11)> <Delay = 0.00>
ST_104 : Operation 1500 [1/1] (0.00ns)   --->   "br label %58" [conv_1/conv_1.cpp:18]   --->   Operation 1500 'br' <Predicate = (icmp_ln21_11)> <Delay = 0.00>

State 105 <SV = 16> <Delay = 6.71>
ST_105 : Operation 1501 [1/1] (0.00ns)   --->   "%w_sum_2_11 = phi float [ %w_sum_1_11, %W_Col_Loop_begin11 ], [ %w_sum_3_10, %61 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1501 'phi' 'w_sum_2_11' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1502 [1/1] (0.00ns)   --->   "%ch_0_11 = phi i2 [ 0, %W_Col_Loop_begin11 ], [ %add_ln24_11, %61 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1502 'phi' 'ch_0_11' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1503 [1/1] (0.95ns)   --->   "%icmp_ln24_11 = icmp eq i2 %ch_0_11, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1503 'icmp' 'icmp_ln24_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1504 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1504 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1505 [1/1] (1.56ns)   --->   "%add_ln24_11 = add i2 %ch_0_11, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1505 'add' 'add_ln24_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1506 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_11, label %W_Col_Loop_end11, label %61" [conv_1/conv_1.cpp:24]   --->   Operation 1506 'br' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln26_79 = zext i2 %ch_0_11 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1507 'zext' 'zext_ln26_79' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_105 : Operation 1508 [1/1] (0.00ns)   --->   "%zext_ln26_148 = zext i2 %ch_0_11 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1508 'zext' 'zext_ln26_148' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_105 : Operation 1509 [1/1] (1.82ns)   --->   "%add_ln26_102 = add i6 %zext_ln26_79, %sub_ln26_48" [conv_1/conv_1.cpp:26]   --->   Operation 1509 'add' 'add_ln26_102' <Predicate = (!icmp_ln24_11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_277_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_102, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1510 'bitconcatenate' 'tmp_277_cast' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_105 : Operation 1511 [1/1] (1.63ns)   --->   "%add_ln26_103 = add i11 %zext_ln35_28, %tmp_277_cast" [conv_1/conv_1.cpp:26]   --->   Operation 1511 'add' 'add_ln26_103' <Predicate = (!icmp_ln24_11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln26_149 = zext i11 %add_ln26_103 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1512 'zext' 'zext_ln26_149' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_105 : Operation 1513 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_11 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_149" [conv_1/conv_1.cpp:26]   --->   Operation 1513 'getelementptr' 'conv_1_weights_addr_11' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_105 : Operation 1514 [1/1] (1.67ns)   --->   "%add_ln26_104 = add i13 %zext_ln26_148, %sub_ln26_49" [conv_1/conv_1.cpp:26]   --->   Operation 1514 'add' 'add_ln26_104' <Predicate = (!icmp_ln24_11)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln26_151 = zext i13 %add_ln26_104 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1515 'zext' 'zext_ln26_151' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_105 : Operation 1516 [1/1] (0.00ns)   --->   "%conv_input_addr_11 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_151" [conv_1/conv_1.cpp:26]   --->   Operation 1516 'getelementptr' 'conv_input_addr_11' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_105 : Operation 1517 [2/2] (3.25ns)   --->   "%conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1517 'load' 'conv_1_weights_load_11' <Predicate = (!icmp_ln24_11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_105 : Operation 1518 [2/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1518 'load' 'conv_input_load_11' <Predicate = (!icmp_ln24_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_105 : Operation 1519 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_78) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1519 'specregionend' 'empty_102' <Predicate = (icmp_ln24_11)> <Delay = 0.00>
ST_105 : Operation 1520 [1/1] (0.00ns)   --->   "br label %59" [conv_1/conv_1.cpp:21]   --->   Operation 1520 'br' <Predicate = (icmp_ln24_11)> <Delay = 0.00>

State 106 <SV = 17> <Delay = 15.6>
ST_106 : Operation 1521 [1/2] (3.25ns)   --->   "%conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1521 'load' 'conv_1_weights_load_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_106 : Operation 1522 [1/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1522 'load' 'conv_input_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_106 : Operation 1523 [2/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_1_weights_load_11, %conv_input_load_11" [conv_1/conv_1.cpp:26]   --->   Operation 1523 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 18> <Delay = 34.9>
ST_107 : Operation 1524 [1/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_1_weights_load_11, %conv_input_load_11" [conv_1/conv_1.cpp:26]   --->   Operation 1524 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1525 [2/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_2_11, %tmp_1_10" [conv_1/conv_1.cpp:26]   --->   Operation 1525 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 19> <Delay = 22.5>
ST_108 : Operation 1526 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1526 'specloopname' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1527 [1/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_2_11, %tmp_1_10" [conv_1/conv_1.cpp:26]   --->   Operation 1527 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1528 [1/1] (0.00ns)   --->   "br label %60" [conv_1/conv_1.cpp:24]   --->   Operation 1528 'br' <Predicate = true> <Delay = 0.00>

State 109 <SV = 15> <Delay = 25.8>
ST_109 : Operation 1529 [1/2] (3.25ns)   --->   "%conv_1_bias_load_11 = load float* %conv_1_bias_addr_11, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1529 'load' 'conv_1_bias_load_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_109 : Operation 1530 [2/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, %conv_1_bias_load_11" [conv_1/conv_1.cpp:31]   --->   Operation 1530 'fadd' 'w_sum_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 16> <Delay = 33.5>
ST_110 : Operation 1531 [1/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, %conv_1_bias_load_11" [conv_1/conv_1.cpp:31]   --->   Operation 1531 'fadd' 'w_sum_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1532 [1/1] (0.00ns)   --->   "%bitcast_ln34_11 = bitcast float %w_sum_11 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1532 'bitcast' 'bitcast_ln34_11' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1533 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_11, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1533 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1534 [1/1] (0.00ns)   --->   "%trunc_ln34_11 = trunc i32 %bitcast_ln34_11 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1534 'trunc' 'trunc_ln34_11' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1535 [1/1] (1.55ns)   --->   "%icmp_ln34_22 = icmp ne i8 %tmp_70, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1535 'icmp' 'icmp_ln34_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1536 [1/1] (2.44ns)   --->   "%icmp_ln34_23 = icmp eq i23 %trunc_ln34_11, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1536 'icmp' 'icmp_ln34_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%or_ln34_11 = or i1 %icmp_ln34_23, %icmp_ln34_22" [conv_1/conv_1.cpp:34]   --->   Operation 1537 'or' 'or_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1538 [1/1] (6.78ns)   --->   "%tmp_71 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1538 'fcmp' 'tmp_71' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%and_ln34_11 = and i1 %or_ln34_11, %tmp_71" [conv_1/conv_1.cpp:34]   --->   Operation 1539 'and' 'and_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1540 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_11 = select i1 %and_ln34_11, float %w_sum_11, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1540 'select' 'select_ln34_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 1541 [1/1] (3.25ns)   --->   "store float %select_ln34_11, float* %conv_out_addr_11, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1541 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_110 : Operation 1542 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_63) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1542 'specregionend' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1543 [1/1] (0.00ns)   --->   "br label %57" [conv_1/conv_1.cpp:14]   --->   Operation 1543 'br' <Predicate = true> <Delay = 0.00>

State 111 <SV = 14> <Delay = 1.82>
ST_111 : Operation 1544 [1/1] (0.00ns)   --->   "%f_0_12 = phi i6 [ 0, %Col_Loop11 ], [ %add_ln14_12, %Filter1_Loop_end12 ]" [conv_1/conv_1.cpp:14]   --->   Operation 1544 'phi' 'f_0_12' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1545 [1/1] (1.42ns)   --->   "%icmp_ln14_12 = icmp eq i6 %f_0_12, -32" [conv_1/conv_1.cpp:14]   --->   Operation 1545 'icmp' 'icmp_ln14_12' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1546 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1546 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1547 [1/1] (1.82ns)   --->   "%add_ln14_12 = add i6 %f_0_12, 1" [conv_1/conv_1.cpp:14]   --->   Operation 1547 'add' 'add_ln14_12' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1548 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_12, label %Col_Loop12, label %Filter1_Loop_begin12" [conv_1/conv_1.cpp:14]   --->   Operation 1548 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1549 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1549 'specloopname' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1550 'specregionbegin' 'tmp_69' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i6 %f_0_12 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1551 'zext' 'zext_ln26_62' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i6 %f_0_12 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 1552 'zext' 'zext_ln35_31' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_205 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_10, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 1553 'partselect' 'tmp_205' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_206 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_205, i6 %f_0_12)" [conv_1/conv_1.cpp:35]   --->   Operation 1554 'bitconcatenate' 'tmp_206' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i15 %tmp_206 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 1555 'zext' 'zext_ln35_32' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1556 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_32" [conv_1/conv_1.cpp:35]   --->   Operation 1556 'getelementptr' 'conv_out_addr_12' <Predicate = (!icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1557 [1/1] (1.76ns)   --->   "br label %63" [conv_1/conv_1.cpp:18]   --->   Operation 1557 'br' <Predicate = (!icmp_ln14_12)> <Delay = 1.76>
ST_111 : Operation 1558 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_62) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 1558 'specregionend' 'empty_104' <Predicate = (icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 1559 'specregionbegin' 'tmp_68' <Predicate = (icmp_ln14_12)> <Delay = 0.00>
ST_111 : Operation 1560 [1/1] (1.76ns)   --->   "br label %67" [conv_1/conv_1.cpp:14]   --->   Operation 1560 'br' <Predicate = (icmp_ln14_12)> <Delay = 1.76>

State 112 <SV = 15> <Delay = 3.51>
ST_112 : Operation 1561 [1/1] (0.00ns)   --->   "%wr_0_12 = phi i2 [ 0, %Filter1_Loop_begin12 ], [ %add_ln18_12, %W_Row_Loop_end12 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1561 'phi' 'wr_0_12' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1562 [1/1] (0.00ns)   --->   "%w_sum_0_12 = phi float [ 0.000000e+00, %Filter1_Loop_begin12 ], [ %w_sum_1_12, %W_Row_Loop_end12 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1562 'phi' 'w_sum_0_12' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i2 %wr_0_12 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1563 'zext' 'zext_ln18_12' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1564 [1/1] (0.95ns)   --->   "%icmp_ln18_12 = icmp eq i2 %wr_0_12, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1564 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1565 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1565 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1566 [1/1] (1.56ns)   --->   "%add_ln18_12 = add i2 %wr_0_12, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1566 'add' 'add_ln18_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1567 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_12, label %Filter1_Loop_end12, label %W_Row_Loop_begin12" [conv_1/conv_1.cpp:18]   --->   Operation 1567 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1568 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1568 'specloopname' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1569 'specregionbegin' 'tmp_77' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1570 [1/1] (0.00ns)   --->   "%tmp_210 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_12, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1570 'bitconcatenate' 'tmp_210' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln26_130 = zext i4 %tmp_210 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1571 'zext' 'zext_ln26_130' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1572 [1/1] (1.73ns)   --->   "%sub_ln26_46 = sub i5 %zext_ln26_130, %zext_ln18_12" [conv_1/conv_1.cpp:26]   --->   Operation 1572 'sub' 'sub_ln26_46' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln26_37 = sext i5 %sub_ln26_46 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1573 'sext' 'sext_ln26_37' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1574 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %zext_ln18_12, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1574 'add' 'add_ln26_12' <Predicate = (!icmp_ln18_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_211 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_12, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1575 'bitconcatenate' 'tmp_211' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln26_131 = zext i10 %tmp_211 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1576 'zext' 'zext_ln26_131' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_212 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_12, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1577 'bitconcatenate' 'tmp_212' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1578 [1/1] (0.00ns)   --->   "%zext_ln26_132 = zext i7 %tmp_212 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1578 'zext' 'zext_ln26_132' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1579 [1/1] (1.73ns)   --->   "%sub_ln26_47 = sub i11 %zext_ln26_131, %zext_ln26_132" [conv_1/conv_1.cpp:26]   --->   Operation 1579 'sub' 'sub_ln26_47' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln26_38 = sext i11 %sub_ln26_47 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1580 'sext' 'sext_ln26_38' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1581 [1/1] (1.76ns)   --->   "br label %64" [conv_1/conv_1.cpp:21]   --->   Operation 1581 'br' <Predicate = (!icmp_ln18_12)> <Delay = 1.76>
ST_112 : Operation 1582 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_12 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_62" [conv_1/conv_1.cpp:31]   --->   Operation 1582 'getelementptr' 'conv_1_bias_addr_12' <Predicate = (icmp_ln18_12)> <Delay = 0.00>
ST_112 : Operation 1583 [2/2] (3.25ns)   --->   "%conv_1_bias_load_12 = load float* %conv_1_bias_addr_12, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1583 'load' 'conv_1_bias_load_12' <Predicate = (icmp_ln18_12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 113 <SV = 16> <Delay = 3.60>
ST_113 : Operation 1584 [1/1] (0.00ns)   --->   "%w_sum_1_12 = phi float [ %w_sum_0_12, %W_Row_Loop_begin12 ], [ %w_sum_2_12, %W_Col_Loop_end12 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1584 'phi' 'w_sum_1_12' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1585 [1/1] (0.00ns)   --->   "%wc_0_12 = phi i2 [ 0, %W_Row_Loop_begin12 ], [ %add_ln21_11, %W_Col_Loop_end12 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1585 'phi' 'wc_0_12' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1586 [1/1] (0.95ns)   --->   "%icmp_ln21_12 = icmp eq i2 %wc_0_12, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1586 'icmp' 'icmp_ln21_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1587 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1587 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1588 [1/1] (1.56ns)   --->   "%add_ln21_11 = add i2 %wc_0_12, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1588 'add' 'add_ln21_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1589 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_12, label %W_Row_Loop_end12, label %W_Col_Loop_begin12" [conv_1/conv_1.cpp:21]   --->   Operation 1589 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1590 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1590 'specloopname' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1591 'specregionbegin' 'tmp_82' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln26_146 = zext i2 %wc_0_12 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1592 'zext' 'zext_ln26_146' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1593 [1/1] (1.78ns)   --->   "%add_ln26_100 = add i6 %sext_ln26_37, %zext_ln26_146" [conv_1/conv_1.cpp:26]   --->   Operation 1593 'add' 'add_ln26_100' <Predicate = (!icmp_ln21_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_52)   --->   "%shl_ln26_12 = shl i6 %add_ln26_100, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1594 'shl' 'shl_ln26_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1595 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_52 = sub i6 %shl_ln26_12, %add_ln26_100" [conv_1/conv_1.cpp:26]   --->   Operation 1595 'sub' 'sub_ln26_52' <Predicate = (!icmp_ln21_12)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1596 [1/1] (0.00ns)   --->   "%or_ln26_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %wc_0_12)" [conv_1/conv_1.cpp:26]   --->   Operation 1596 'bitconcatenate' 'or_ln26_2' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i3 %or_ln26_2 to i4" [conv_1/conv_1.cpp:26]   --->   Operation 1597 'sext' 'sext_ln26' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln26_147 = zext i4 %sext_ln26 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1598 'zext' 'zext_ln26_147' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1599 [1/1] (1.63ns)   --->   "%add_ln26_101 = add i12 %sext_ln26_38, %zext_ln26_147" [conv_1/conv_1.cpp:26]   --->   Operation 1599 'add' 'add_ln26_101' <Predicate = (!icmp_ln21_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln26_42 = sext i12 %add_ln26_101 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1600 'sext' 'sext_ln26_42' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln26_12 = trunc i12 %add_ln26_101 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1601 'trunc' 'trunc_ln26_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1602 [1/1] (0.00ns)   --->   "%p_shl25_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_12, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1602 'bitconcatenate' 'p_shl25_cast' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1603 [1/1] (1.67ns)   --->   "%sub_ln26_53 = sub i13 %p_shl25_cast, %sext_ln26_42" [conv_1/conv_1.cpp:26]   --->   Operation 1603 'sub' 'sub_ln26_53' <Predicate = (!icmp_ln21_12)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1604 [1/1] (1.76ns)   --->   "br label %65" [conv_1/conv_1.cpp:24]   --->   Operation 1604 'br' <Predicate = (!icmp_ln21_12)> <Delay = 1.76>
ST_113 : Operation 1605 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_77) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1605 'specregionend' 'empty_108' <Predicate = (icmp_ln21_12)> <Delay = 0.00>
ST_113 : Operation 1606 [1/1] (0.00ns)   --->   "br label %63" [conv_1/conv_1.cpp:18]   --->   Operation 1606 'br' <Predicate = (icmp_ln21_12)> <Delay = 0.00>

State 114 <SV = 17> <Delay = 6.71>
ST_114 : Operation 1607 [1/1] (0.00ns)   --->   "%w_sum_2_12 = phi float [ %w_sum_1_12, %W_Col_Loop_begin12 ], [ %w_sum_3_11, %66 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1607 'phi' 'w_sum_2_12' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1608 [1/1] (0.00ns)   --->   "%ch_0_12 = phi i2 [ 0, %W_Col_Loop_begin12 ], [ %add_ln24_12, %66 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1608 'phi' 'ch_0_12' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1609 [1/1] (0.95ns)   --->   "%icmp_ln24_12 = icmp eq i2 %ch_0_12, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1609 'icmp' 'icmp_ln24_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1610 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1610 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1611 [1/1] (1.56ns)   --->   "%add_ln24_12 = add i2 %ch_0_12, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1611 'add' 'add_ln24_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1612 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_12, label %W_Col_Loop_end12, label %66" [conv_1/conv_1.cpp:24]   --->   Operation 1612 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln26_85 = zext i2 %ch_0_12 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1613 'zext' 'zext_ln26_85' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_114 : Operation 1614 [1/1] (0.00ns)   --->   "%zext_ln26_159 = zext i2 %ch_0_12 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1614 'zext' 'zext_ln26_159' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_114 : Operation 1615 [1/1] (1.82ns)   --->   "%add_ln26_107 = add i6 %zext_ln26_85, %sub_ln26_52" [conv_1/conv_1.cpp:26]   --->   Operation 1615 'add' 'add_ln26_107' <Predicate = (!icmp_ln24_12)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1616 [1/1] (0.00ns)   --->   "%tmp_284_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_107, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1616 'bitconcatenate' 'tmp_284_cast' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_114 : Operation 1617 [1/1] (1.63ns)   --->   "%add_ln26_108 = add i11 %zext_ln35_31, %tmp_284_cast" [conv_1/conv_1.cpp:26]   --->   Operation 1617 'add' 'add_ln26_108' <Predicate = (!icmp_ln24_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln26_160 = zext i11 %add_ln26_108 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1618 'zext' 'zext_ln26_160' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_114 : Operation 1619 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_12 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_160" [conv_1/conv_1.cpp:26]   --->   Operation 1619 'getelementptr' 'conv_1_weights_addr_12' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_114 : Operation 1620 [1/1] (1.67ns)   --->   "%add_ln26_109 = add i13 %zext_ln26_159, %sub_ln26_53" [conv_1/conv_1.cpp:26]   --->   Operation 1620 'add' 'add_ln26_109' <Predicate = (!icmp_ln24_12)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1621 [1/1] (0.00ns)   --->   "%zext_ln26_161 = zext i13 %add_ln26_109 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1621 'zext' 'zext_ln26_161' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_114 : Operation 1622 [1/1] (0.00ns)   --->   "%conv_input_addr_12 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_161" [conv_1/conv_1.cpp:26]   --->   Operation 1622 'getelementptr' 'conv_input_addr_12' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_114 : Operation 1623 [2/2] (3.25ns)   --->   "%conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1623 'load' 'conv_1_weights_load_12' <Predicate = (!icmp_ln24_12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_114 : Operation 1624 [2/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1624 'load' 'conv_input_load_12' <Predicate = (!icmp_ln24_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_114 : Operation 1625 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_82) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1625 'specregionend' 'empty_110' <Predicate = (icmp_ln24_12)> <Delay = 0.00>
ST_114 : Operation 1626 [1/1] (0.00ns)   --->   "br label %64" [conv_1/conv_1.cpp:21]   --->   Operation 1626 'br' <Predicate = (icmp_ln24_12)> <Delay = 0.00>

State 115 <SV = 18> <Delay = 15.6>
ST_115 : Operation 1627 [1/2] (3.25ns)   --->   "%conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1627 'load' 'conv_1_weights_load_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_115 : Operation 1628 [1/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1628 'load' 'conv_input_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_115 : Operation 1629 [2/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_1_weights_load_12, %conv_input_load_12" [conv_1/conv_1.cpp:26]   --->   Operation 1629 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 19> <Delay = 34.9>
ST_116 : Operation 1630 [1/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_1_weights_load_12, %conv_input_load_12" [conv_1/conv_1.cpp:26]   --->   Operation 1630 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1631 [2/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_2_12, %tmp_1_11" [conv_1/conv_1.cpp:26]   --->   Operation 1631 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 20> <Delay = 22.5>
ST_117 : Operation 1632 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1632 'specloopname' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1633 [1/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_2_12, %tmp_1_11" [conv_1/conv_1.cpp:26]   --->   Operation 1633 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1634 [1/1] (0.00ns)   --->   "br label %65" [conv_1/conv_1.cpp:24]   --->   Operation 1634 'br' <Predicate = true> <Delay = 0.00>

State 118 <SV = 16> <Delay = 25.8>
ST_118 : Operation 1635 [1/2] (3.25ns)   --->   "%conv_1_bias_load_12 = load float* %conv_1_bias_addr_12, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1635 'load' 'conv_1_bias_load_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_118 : Operation 1636 [2/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, %conv_1_bias_load_12" [conv_1/conv_1.cpp:31]   --->   Operation 1636 'fadd' 'w_sum_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 17> <Delay = 33.5>
ST_119 : Operation 1637 [1/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, %conv_1_bias_load_12" [conv_1/conv_1.cpp:31]   --->   Operation 1637 'fadd' 'w_sum_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1638 [1/1] (0.00ns)   --->   "%bitcast_ln34_12 = bitcast float %w_sum_12 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1638 'bitcast' 'bitcast_ln34_12' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_12, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1639 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1640 [1/1] (0.00ns)   --->   "%trunc_ln34_12 = trunc i32 %bitcast_ln34_12 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1640 'trunc' 'trunc_ln34_12' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1641 [1/1] (1.55ns)   --->   "%icmp_ln34_24 = icmp ne i8 %tmp_76, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1641 'icmp' 'icmp_ln34_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1642 [1/1] (2.44ns)   --->   "%icmp_ln34_25 = icmp eq i23 %trunc_ln34_12, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1642 'icmp' 'icmp_ln34_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%or_ln34_12 = or i1 %icmp_ln34_25, %icmp_ln34_24" [conv_1/conv_1.cpp:34]   --->   Operation 1643 'or' 'or_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1644 [1/1] (6.78ns)   --->   "%tmp_129 = fcmp ogt float %w_sum_12, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1644 'fcmp' 'tmp_129' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%and_ln34_12 = and i1 %or_ln34_12, %tmp_129" [conv_1/conv_1.cpp:34]   --->   Operation 1645 'and' 'and_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1646 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_12 = select i1 %and_ln34_12, float %w_sum_12, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1646 'select' 'select_ln34_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1647 [1/1] (3.25ns)   --->   "store float %select_ln34_12, float* %conv_out_addr_12, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1647 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_119 : Operation 1648 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_69) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1648 'specregionend' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1649 [1/1] (0.00ns)   --->   "br label %62" [conv_1/conv_1.cpp:14]   --->   Operation 1649 'br' <Predicate = true> <Delay = 0.00>

State 120 <SV = 15> <Delay = 1.94>
ST_120 : Operation 1650 [1/1] (0.00ns)   --->   "%f_0_13 = phi i6 [ 0, %Col_Loop12 ], [ %add_ln14_13, %Filter1_Loop_end13 ]" [conv_1/conv_1.cpp:14]   --->   Operation 1650 'phi' 'f_0_13' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1651 [1/1] (1.42ns)   --->   "%icmp_ln14_13 = icmp eq i6 %f_0_13, -32" [conv_1/conv_1.cpp:14]   --->   Operation 1651 'icmp' 'icmp_ln14_13' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1652 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1652 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1653 [1/1] (1.82ns)   --->   "%add_ln14_13 = add i6 %f_0_13, 1" [conv_1/conv_1.cpp:14]   --->   Operation 1653 'add' 'add_ln14_13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1654 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_13, label %Col_Loop13, label %Filter1_Loop_begin13" [conv_1/conv_1.cpp:14]   --->   Operation 1654 'br' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1655 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1655 'specloopname' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1656 'specregionbegin' 'tmp_75' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln26_68 = zext i6 %f_0_13 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1657 'zext' 'zext_ln26_68' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln35_33 = zext i6 %f_0_13 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 1658 'zext' 'zext_ln35_33' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1659 [1/1] (0.00ns)   --->   "%zext_ln35_34 = zext i6 %f_0_13 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 1659 'zext' 'zext_ln35_34' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1660 [1/1] (1.94ns)   --->   "%add_ln35_30 = add i15 %add_ln35_11, %zext_ln35_34" [conv_1/conv_1.cpp:35]   --->   Operation 1660 'add' 'add_ln35_30' <Predicate = (!icmp_ln14_13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln35_35 = zext i15 %add_ln35_30 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 1661 'zext' 'zext_ln35_35' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1662 [1/1] (0.00ns)   --->   "%conv_out_addr_13 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_35" [conv_1/conv_1.cpp:35]   --->   Operation 1662 'getelementptr' 'conv_out_addr_13' <Predicate = (!icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1663 [1/1] (1.76ns)   --->   "br label %68" [conv_1/conv_1.cpp:18]   --->   Operation 1663 'br' <Predicate = (!icmp_ln14_13)> <Delay = 1.76>
ST_120 : Operation 1664 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_68) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 1664 'specregionend' 'empty_112' <Predicate = (icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 1665 'specregionbegin' 'tmp_74' <Predicate = (icmp_ln14_13)> <Delay = 0.00>
ST_120 : Operation 1666 [1/1] (1.76ns)   --->   "br label %72" [conv_1/conv_1.cpp:14]   --->   Operation 1666 'br' <Predicate = (icmp_ln14_13)> <Delay = 1.76>

State 121 <SV = 16> <Delay = 3.51>
ST_121 : Operation 1667 [1/1] (0.00ns)   --->   "%wr_0_13 = phi i2 [ 0, %Filter1_Loop_begin13 ], [ %add_ln18_13, %W_Row_Loop_end13 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1667 'phi' 'wr_0_13' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1668 [1/1] (0.00ns)   --->   "%w_sum_0_13 = phi float [ 0.000000e+00, %Filter1_Loop_begin13 ], [ %w_sum_1_13, %W_Row_Loop_end13 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1668 'phi' 'w_sum_0_13' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i2 %wr_0_13 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1669 'zext' 'zext_ln18_13' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1670 [1/1] (0.95ns)   --->   "%icmp_ln18_13 = icmp eq i2 %wr_0_13, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1670 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1671 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1671 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1672 [1/1] (1.56ns)   --->   "%add_ln18_13 = add i2 %wr_0_13, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1672 'add' 'add_ln18_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1673 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_13, label %Filter1_Loop_end13, label %W_Row_Loop_begin13" [conv_1/conv_1.cpp:18]   --->   Operation 1673 'br' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1674 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1674 'specloopname' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1675 'specregionbegin' 'tmp_81' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1676 [1/1] (0.00ns)   --->   "%tmp_215 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_13, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1676 'bitconcatenate' 'tmp_215' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln26_142 = zext i4 %tmp_215 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1677 'zext' 'zext_ln26_142' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1678 [1/1] (1.73ns)   --->   "%sub_ln26_50 = sub i5 %zext_ln26_142, %zext_ln18_13" [conv_1/conv_1.cpp:26]   --->   Operation 1678 'sub' 'sub_ln26_50' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln26_40 = sext i5 %sub_ln26_50 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1679 'sext' 'sext_ln26_40' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1680 [1/1] (1.78ns)   --->   "%add_ln26_13 = add i5 %zext_ln18_13, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1680 'add' 'add_ln26_13' <Predicate = (!icmp_ln18_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp_216 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_13, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1681 'bitconcatenate' 'tmp_216' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln26_143 = zext i10 %tmp_216 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1682 'zext' 'zext_ln26_143' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1683 [1/1] (0.00ns)   --->   "%tmp_217 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_13, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1683 'bitconcatenate' 'tmp_217' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1684 [1/1] (0.00ns)   --->   "%zext_ln26_144 = zext i7 %tmp_217 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1684 'zext' 'zext_ln26_144' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1685 [1/1] (1.73ns)   --->   "%sub_ln26_51 = sub i11 %zext_ln26_143, %zext_ln26_144" [conv_1/conv_1.cpp:26]   --->   Operation 1685 'sub' 'sub_ln26_51' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln26_41 = sext i11 %sub_ln26_51 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1686 'sext' 'sext_ln26_41' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1687 [1/1] (1.76ns)   --->   "br label %69" [conv_1/conv_1.cpp:21]   --->   Operation 1687 'br' <Predicate = (!icmp_ln18_13)> <Delay = 1.76>
ST_121 : Operation 1688 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_13 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_68" [conv_1/conv_1.cpp:31]   --->   Operation 1688 'getelementptr' 'conv_1_bias_addr_13' <Predicate = (icmp_ln18_13)> <Delay = 0.00>
ST_121 : Operation 1689 [2/2] (3.25ns)   --->   "%conv_1_bias_load_13 = load float* %conv_1_bias_addr_13, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1689 'load' 'conv_1_bias_load_13' <Predicate = (icmp_ln18_13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 122 <SV = 17> <Delay = 4.96>
ST_122 : Operation 1690 [1/1] (0.00ns)   --->   "%w_sum_1_13 = phi float [ %w_sum_0_13, %W_Row_Loop_begin13 ], [ %w_sum_2_13, %W_Col_Loop_end13 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1690 'phi' 'w_sum_1_13' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1691 [1/1] (0.00ns)   --->   "%wc_0_13 = phi i2 [ 0, %W_Row_Loop_begin13 ], [ %add_ln21_12, %W_Col_Loop_end13 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1691 'phi' 'wc_0_13' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i2 %wc_0_13 to i3" [conv_1/conv_1.cpp:21]   --->   Operation 1692 'zext' 'zext_ln21_8' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1693 [1/1] (0.95ns)   --->   "%icmp_ln21_13 = icmp eq i2 %wc_0_13, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1693 'icmp' 'icmp_ln21_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1694 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1694 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1695 [1/1] (1.56ns)   --->   "%add_ln21_12 = add i2 %wc_0_13, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1695 'add' 'add_ln21_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1696 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_13, label %W_Row_Loop_end13, label %W_Col_Loop_begin13" [conv_1/conv_1.cpp:21]   --->   Operation 1696 'br' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1697 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1697 'specloopname' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1698 'specregionbegin' 'tmp_86' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln26_157 = zext i2 %wc_0_13 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1699 'zext' 'zext_ln26_157' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1700 [1/1] (1.78ns)   --->   "%add_ln26_105 = add i6 %sext_ln26_40, %zext_ln26_157" [conv_1/conv_1.cpp:26]   --->   Operation 1700 'add' 'add_ln26_105' <Predicate = (!icmp_ln21_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_56)   --->   "%shl_ln26_13 = shl i6 %add_ln26_105, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1701 'shl' 'shl_ln26_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1702 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_56 = sub i6 %shl_ln26_13, %add_ln26_105" [conv_1/conv_1.cpp:26]   --->   Operation 1702 'sub' 'sub_ln26_56' <Predicate = (!icmp_ln21_13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1703 [1/1] (1.65ns)   --->   "%add_ln26_35 = add i3 %zext_ln21_8, -3" [conv_1/conv_1.cpp:26]   --->   Operation 1703 'add' 'add_ln26_35' <Predicate = (!icmp_ln21_13)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i3 %add_ln26_35 to i4" [conv_1/conv_1.cpp:26]   --->   Operation 1704 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1705 [1/1] (0.00ns)   --->   "%zext_ln26_158 = zext i4 %sext_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1705 'zext' 'zext_ln26_158' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1706 [1/1] (1.63ns)   --->   "%add_ln26_106 = add i12 %sext_ln26_41, %zext_ln26_158" [conv_1/conv_1.cpp:26]   --->   Operation 1706 'add' 'add_ln26_106' <Predicate = (!icmp_ln21_13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln26_45 = sext i12 %add_ln26_106 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1707 'sext' 'sext_ln26_45' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1708 [1/1] (0.00ns)   --->   "%trunc_ln26_13 = trunc i12 %add_ln26_106 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1708 'trunc' 'trunc_ln26_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1709 [1/1] (0.00ns)   --->   "%p_shl27_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_13, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1709 'bitconcatenate' 'p_shl27_cast' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1710 [1/1] (1.67ns)   --->   "%sub_ln26_57 = sub i13 %p_shl27_cast, %sext_ln26_45" [conv_1/conv_1.cpp:26]   --->   Operation 1710 'sub' 'sub_ln26_57' <Predicate = (!icmp_ln21_13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1711 [1/1] (1.76ns)   --->   "br label %70" [conv_1/conv_1.cpp:24]   --->   Operation 1711 'br' <Predicate = (!icmp_ln21_13)> <Delay = 1.76>
ST_122 : Operation 1712 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_81) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1712 'specregionend' 'empty_116' <Predicate = (icmp_ln21_13)> <Delay = 0.00>
ST_122 : Operation 1713 [1/1] (0.00ns)   --->   "br label %68" [conv_1/conv_1.cpp:18]   --->   Operation 1713 'br' <Predicate = (icmp_ln21_13)> <Delay = 0.00>

State 123 <SV = 18> <Delay = 6.71>
ST_123 : Operation 1714 [1/1] (0.00ns)   --->   "%w_sum_2_13 = phi float [ %w_sum_1_13, %W_Col_Loop_begin13 ], [ %w_sum_3_12, %71 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1714 'phi' 'w_sum_2_13' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1715 [1/1] (0.00ns)   --->   "%ch_0_13 = phi i2 [ 0, %W_Col_Loop_begin13 ], [ %add_ln24_13, %71 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1715 'phi' 'ch_0_13' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1716 [1/1] (0.95ns)   --->   "%icmp_ln24_13 = icmp eq i2 %ch_0_13, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1716 'icmp' 'icmp_ln24_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1717 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1717 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1718 [1/1] (1.56ns)   --->   "%add_ln24_13 = add i2 %ch_0_13, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1718 'add' 'add_ln24_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1719 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_13, label %W_Col_Loop_end13, label %71" [conv_1/conv_1.cpp:24]   --->   Operation 1719 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln26_91 = zext i2 %ch_0_13 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1720 'zext' 'zext_ln26_91' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_123 : Operation 1721 [1/1] (0.00ns)   --->   "%zext_ln26_167 = zext i2 %ch_0_13 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1721 'zext' 'zext_ln26_167' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_123 : Operation 1722 [1/1] (1.82ns)   --->   "%add_ln26_112 = add i6 %zext_ln26_91, %sub_ln26_56" [conv_1/conv_1.cpp:26]   --->   Operation 1722 'add' 'add_ln26_112' <Predicate = (!icmp_ln24_13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp_294_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_112, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1723 'bitconcatenate' 'tmp_294_cast' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_123 : Operation 1724 [1/1] (1.63ns)   --->   "%add_ln26_113 = add i11 %zext_ln35_33, %tmp_294_cast" [conv_1/conv_1.cpp:26]   --->   Operation 1724 'add' 'add_ln26_113' <Predicate = (!icmp_ln24_13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln26_168 = zext i11 %add_ln26_113 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1725 'zext' 'zext_ln26_168' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_123 : Operation 1726 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_13 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_168" [conv_1/conv_1.cpp:26]   --->   Operation 1726 'getelementptr' 'conv_1_weights_addr_13' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_123 : Operation 1727 [1/1] (1.67ns)   --->   "%add_ln26_114 = add i13 %zext_ln26_167, %sub_ln26_57" [conv_1/conv_1.cpp:26]   --->   Operation 1727 'add' 'add_ln26_114' <Predicate = (!icmp_ln24_13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln26_169 = zext i13 %add_ln26_114 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1728 'zext' 'zext_ln26_169' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_123 : Operation 1729 [1/1] (0.00ns)   --->   "%conv_input_addr_13 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_169" [conv_1/conv_1.cpp:26]   --->   Operation 1729 'getelementptr' 'conv_input_addr_13' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_123 : Operation 1730 [2/2] (3.25ns)   --->   "%conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1730 'load' 'conv_1_weights_load_13' <Predicate = (!icmp_ln24_13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_123 : Operation 1731 [2/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1731 'load' 'conv_input_load_13' <Predicate = (!icmp_ln24_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_123 : Operation 1732 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_86) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1732 'specregionend' 'empty_118' <Predicate = (icmp_ln24_13)> <Delay = 0.00>
ST_123 : Operation 1733 [1/1] (0.00ns)   --->   "br label %69" [conv_1/conv_1.cpp:21]   --->   Operation 1733 'br' <Predicate = (icmp_ln24_13)> <Delay = 0.00>

State 124 <SV = 19> <Delay = 15.6>
ST_124 : Operation 1734 [1/2] (3.25ns)   --->   "%conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1734 'load' 'conv_1_weights_load_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_124 : Operation 1735 [1/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1735 'load' 'conv_input_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_124 : Operation 1736 [2/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_1_weights_load_13, %conv_input_load_13" [conv_1/conv_1.cpp:26]   --->   Operation 1736 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 20> <Delay = 34.9>
ST_125 : Operation 1737 [1/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_1_weights_load_13, %conv_input_load_13" [conv_1/conv_1.cpp:26]   --->   Operation 1737 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1738 [2/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_2_13, %tmp_1_12" [conv_1/conv_1.cpp:26]   --->   Operation 1738 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 21> <Delay = 22.5>
ST_126 : Operation 1739 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1739 'specloopname' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1740 [1/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_2_13, %tmp_1_12" [conv_1/conv_1.cpp:26]   --->   Operation 1740 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1741 [1/1] (0.00ns)   --->   "br label %70" [conv_1/conv_1.cpp:24]   --->   Operation 1741 'br' <Predicate = true> <Delay = 0.00>

State 127 <SV = 17> <Delay = 25.8>
ST_127 : Operation 1742 [1/2] (3.25ns)   --->   "%conv_1_bias_load_13 = load float* %conv_1_bias_addr_13, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1742 'load' 'conv_1_bias_load_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_127 : Operation 1743 [2/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, %conv_1_bias_load_13" [conv_1/conv_1.cpp:31]   --->   Operation 1743 'fadd' 'w_sum_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 18> <Delay = 33.5>
ST_128 : Operation 1744 [1/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, %conv_1_bias_load_13" [conv_1/conv_1.cpp:31]   --->   Operation 1744 'fadd' 'w_sum_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1745 [1/1] (0.00ns)   --->   "%bitcast_ln34_13 = bitcast float %w_sum_13 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1745 'bitcast' 'bitcast_ln34_13' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_13, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1746 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1747 [1/1] (0.00ns)   --->   "%trunc_ln34_13 = trunc i32 %bitcast_ln34_13 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1747 'trunc' 'trunc_ln34_13' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1748 [1/1] (1.55ns)   --->   "%icmp_ln34_26 = icmp ne i8 %tmp_130, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1748 'icmp' 'icmp_ln34_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1749 [1/1] (2.44ns)   --->   "%icmp_ln34_27 = icmp eq i23 %trunc_ln34_13, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1749 'icmp' 'icmp_ln34_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%or_ln34_13 = or i1 %icmp_ln34_27, %icmp_ln34_26" [conv_1/conv_1.cpp:34]   --->   Operation 1750 'or' 'or_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1751 [1/1] (6.78ns)   --->   "%tmp_131 = fcmp ogt float %w_sum_13, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1751 'fcmp' 'tmp_131' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%and_ln34_13 = and i1 %or_ln34_13, %tmp_131" [conv_1/conv_1.cpp:34]   --->   Operation 1752 'and' 'and_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1753 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_13 = select i1 %and_ln34_13, float %w_sum_13, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1753 'select' 'select_ln34_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 1754 [1/1] (3.25ns)   --->   "store float %select_ln34_13, float* %conv_out_addr_13, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1754 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_128 : Operation 1755 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_75) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1755 'specregionend' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1756 [1/1] (0.00ns)   --->   "br label %67" [conv_1/conv_1.cpp:14]   --->   Operation 1756 'br' <Predicate = true> <Delay = 0.00>

State 129 <SV = 16> <Delay = 1.82>
ST_129 : Operation 1757 [1/1] (0.00ns)   --->   "%f_0_14 = phi i6 [ 0, %Col_Loop13 ], [ %add_ln14_14, %Filter1_Loop_end14 ]" [conv_1/conv_1.cpp:14]   --->   Operation 1757 'phi' 'f_0_14' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1758 [1/1] (1.42ns)   --->   "%icmp_ln14_14 = icmp eq i6 %f_0_14, -32" [conv_1/conv_1.cpp:14]   --->   Operation 1758 'icmp' 'icmp_ln14_14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1759 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1759 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1760 [1/1] (1.82ns)   --->   "%add_ln14_14 = add i6 %f_0_14, 1" [conv_1/conv_1.cpp:14]   --->   Operation 1760 'add' 'add_ln14_14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1761 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_14, label %Col_Loop14, label %Filter1_Loop_begin14" [conv_1/conv_1.cpp:14]   --->   Operation 1761 'br' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1762 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1762 'specloopname' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1763 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1763 'specregionbegin' 'tmp_80' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln26_74 = zext i6 %f_0_14 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1764 'zext' 'zext_ln26_74' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln35_36 = zext i6 %f_0_14 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 1765 'zext' 'zext_ln35_36' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_213 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_12, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 1766 'partselect' 'tmp_213' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1767 [1/1] (0.00ns)   --->   "%tmp_214 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_213, i6 %f_0_14)" [conv_1/conv_1.cpp:35]   --->   Operation 1767 'bitconcatenate' 'tmp_214' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1768 [1/1] (0.00ns)   --->   "%zext_ln35_37 = zext i15 %tmp_214 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 1768 'zext' 'zext_ln35_37' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1769 [1/1] (0.00ns)   --->   "%conv_out_addr_14 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_37" [conv_1/conv_1.cpp:35]   --->   Operation 1769 'getelementptr' 'conv_out_addr_14' <Predicate = (!icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1770 [1/1] (1.76ns)   --->   "br label %73" [conv_1/conv_1.cpp:18]   --->   Operation 1770 'br' <Predicate = (!icmp_ln14_14)> <Delay = 1.76>
ST_129 : Operation 1771 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_74) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 1771 'specregionend' 'empty_120' <Predicate = (icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1772 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 1772 'specregionbegin' 'tmp_79' <Predicate = (icmp_ln14_14)> <Delay = 0.00>
ST_129 : Operation 1773 [1/1] (1.76ns)   --->   "br label %77" [conv_1/conv_1.cpp:14]   --->   Operation 1773 'br' <Predicate = (icmp_ln14_14)> <Delay = 1.76>

State 130 <SV = 17> <Delay = 3.51>
ST_130 : Operation 1774 [1/1] (0.00ns)   --->   "%wr_0_14 = phi i2 [ 0, %Filter1_Loop_begin14 ], [ %add_ln18_14, %W_Row_Loop_end14 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1774 'phi' 'wr_0_14' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1775 [1/1] (0.00ns)   --->   "%w_sum_0_14 = phi float [ 0.000000e+00, %Filter1_Loop_begin14 ], [ %w_sum_1_14, %W_Row_Loop_end14 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1775 'phi' 'w_sum_0_14' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i2 %wr_0_14 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1776 'zext' 'zext_ln18_14' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1777 [1/1] (0.95ns)   --->   "%icmp_ln18_14 = icmp eq i2 %wr_0_14, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1777 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1778 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1778 'speclooptripcount' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1779 [1/1] (1.56ns)   --->   "%add_ln18_14 = add i2 %wr_0_14, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1779 'add' 'add_ln18_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1780 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_14, label %Filter1_Loop_end14, label %W_Row_Loop_begin14" [conv_1/conv_1.cpp:18]   --->   Operation 1780 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1781 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1781 'specloopname' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1782 'specregionbegin' 'tmp_85' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_218 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_14, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1783 'bitconcatenate' 'tmp_218' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln26_152 = zext i4 %tmp_218 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1784 'zext' 'zext_ln26_152' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1785 [1/1] (1.73ns)   --->   "%sub_ln26_54 = sub i5 %zext_ln26_152, %zext_ln18_14" [conv_1/conv_1.cpp:26]   --->   Operation 1785 'sub' 'sub_ln26_54' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln26_43 = sext i5 %sub_ln26_54 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1786 'sext' 'sext_ln26_43' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1787 [1/1] (1.78ns)   --->   "%add_ln26_14 = add i5 %zext_ln18_14, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1787 'add' 'add_ln26_14' <Predicate = (!icmp_ln18_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_219 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_14, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1788 'bitconcatenate' 'tmp_219' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln26_155 = zext i10 %tmp_219 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1789 'zext' 'zext_ln26_155' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_220 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_14, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1790 'bitconcatenate' 'tmp_220' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1791 [1/1] (0.00ns)   --->   "%zext_ln26_156 = zext i7 %tmp_220 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1791 'zext' 'zext_ln26_156' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1792 [1/1] (1.73ns)   --->   "%sub_ln26_55 = sub i11 %zext_ln26_155, %zext_ln26_156" [conv_1/conv_1.cpp:26]   --->   Operation 1792 'sub' 'sub_ln26_55' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln26_44 = sext i11 %sub_ln26_55 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1793 'sext' 'sext_ln26_44' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1794 [1/1] (1.76ns)   --->   "br label %74" [conv_1/conv_1.cpp:21]   --->   Operation 1794 'br' <Predicate = (!icmp_ln18_14)> <Delay = 1.76>
ST_130 : Operation 1795 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_14 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_74" [conv_1/conv_1.cpp:31]   --->   Operation 1795 'getelementptr' 'conv_1_bias_addr_14' <Predicate = (icmp_ln18_14)> <Delay = 0.00>
ST_130 : Operation 1796 [2/2] (3.25ns)   --->   "%conv_1_bias_load_14 = load float* %conv_1_bias_addr_14, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1796 'load' 'conv_1_bias_load_14' <Predicate = (icmp_ln18_14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 131 <SV = 18> <Delay = 5.09>
ST_131 : Operation 1797 [1/1] (0.00ns)   --->   "%w_sum_1_14 = phi float [ %w_sum_0_14, %W_Row_Loop_begin14 ], [ %w_sum_2_14, %W_Col_Loop_end14 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1797 'phi' 'w_sum_1_14' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1798 [1/1] (0.00ns)   --->   "%wc_0_14 = phi i2 [ 0, %W_Row_Loop_begin14 ], [ %add_ln21_13, %W_Col_Loop_end14 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1798 'phi' 'wc_0_14' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1799 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i2 %wc_0_14 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1799 'zext' 'zext_ln21_9' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1800 [1/1] (0.95ns)   --->   "%icmp_ln21_14 = icmp eq i2 %wc_0_14, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1800 'icmp' 'icmp_ln21_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1801 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1801 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1802 [1/1] (1.56ns)   --->   "%add_ln21_13 = add i2 %wc_0_14, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1802 'add' 'add_ln21_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1803 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_14, label %W_Row_Loop_end14, label %W_Col_Loop_begin14" [conv_1/conv_1.cpp:21]   --->   Operation 1803 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1804 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1804 'specloopname' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1805 'specregionbegin' 'tmp_90' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1806 [1/1] (0.00ns)   --->   "%zext_ln26_165 = zext i2 %wc_0_14 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1806 'zext' 'zext_ln26_165' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1807 [1/1] (1.78ns)   --->   "%add_ln26_110 = add i6 %sext_ln26_43, %zext_ln26_165" [conv_1/conv_1.cpp:26]   --->   Operation 1807 'add' 'add_ln26_110' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_60)   --->   "%shl_ln26_14 = shl i6 %add_ln26_110, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1808 'shl' 'shl_ln26_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1809 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_60 = sub i6 %shl_ln26_14, %add_ln26_110" [conv_1/conv_1.cpp:26]   --->   Operation 1809 'sub' 'sub_ln26_60' <Predicate = (!icmp_ln21_14)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1810 [1/1] (1.78ns)   --->   "%add_ln26_36 = add i5 %zext_ln21_9, 14" [conv_1/conv_1.cpp:26]   --->   Operation 1810 'add' 'add_ln26_36' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1811 [1/1] (0.00ns)   --->   "%zext_ln26_166 = zext i5 %add_ln26_36 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1811 'zext' 'zext_ln26_166' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1812 [1/1] (1.63ns)   --->   "%add_ln26_111 = add i12 %sext_ln26_44, %zext_ln26_166" [conv_1/conv_1.cpp:26]   --->   Operation 1812 'add' 'add_ln26_111' <Predicate = (!icmp_ln21_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln26_48 = sext i12 %add_ln26_111 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1813 'sext' 'sext_ln26_48' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1814 [1/1] (0.00ns)   --->   "%trunc_ln26_14 = trunc i12 %add_ln26_111 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1814 'trunc' 'trunc_ln26_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1815 [1/1] (0.00ns)   --->   "%p_shl29_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_14, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1815 'bitconcatenate' 'p_shl29_cast' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1816 [1/1] (1.67ns)   --->   "%sub_ln26_61 = sub i13 %p_shl29_cast, %sext_ln26_48" [conv_1/conv_1.cpp:26]   --->   Operation 1816 'sub' 'sub_ln26_61' <Predicate = (!icmp_ln21_14)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1817 [1/1] (1.76ns)   --->   "br label %75" [conv_1/conv_1.cpp:24]   --->   Operation 1817 'br' <Predicate = (!icmp_ln21_14)> <Delay = 1.76>
ST_131 : Operation 1818 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_85) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1818 'specregionend' 'empty_124' <Predicate = (icmp_ln21_14)> <Delay = 0.00>
ST_131 : Operation 1819 [1/1] (0.00ns)   --->   "br label %73" [conv_1/conv_1.cpp:18]   --->   Operation 1819 'br' <Predicate = (icmp_ln21_14)> <Delay = 0.00>

State 132 <SV = 19> <Delay = 6.71>
ST_132 : Operation 1820 [1/1] (0.00ns)   --->   "%w_sum_2_14 = phi float [ %w_sum_1_14, %W_Col_Loop_begin14 ], [ %w_sum_3_13, %76 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1820 'phi' 'w_sum_2_14' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1821 [1/1] (0.00ns)   --->   "%ch_0_14 = phi i2 [ 0, %W_Col_Loop_begin14 ], [ %add_ln24_14, %76 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1821 'phi' 'ch_0_14' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1822 [1/1] (0.95ns)   --->   "%icmp_ln24_14 = icmp eq i2 %ch_0_14, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1822 'icmp' 'icmp_ln24_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1823 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1823 'speclooptripcount' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1824 [1/1] (1.56ns)   --->   "%add_ln24_14 = add i2 %ch_0_14, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1824 'add' 'add_ln24_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1825 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_14, label %W_Col_Loop_end14, label %76" [conv_1/conv_1.cpp:24]   --->   Operation 1825 'br' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1826 [1/1] (0.00ns)   --->   "%zext_ln26_97 = zext i2 %ch_0_14 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1826 'zext' 'zext_ln26_97' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_132 : Operation 1827 [1/1] (0.00ns)   --->   "%zext_ln26_175 = zext i2 %ch_0_14 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1827 'zext' 'zext_ln26_175' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_132 : Operation 1828 [1/1] (1.82ns)   --->   "%add_ln26_117 = add i6 %zext_ln26_97, %sub_ln26_60" [conv_1/conv_1.cpp:26]   --->   Operation 1828 'add' 'add_ln26_117' <Predicate = (!icmp_ln24_14)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1829 [1/1] (0.00ns)   --->   "%tmp_301_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_117, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1829 'bitconcatenate' 'tmp_301_cast' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_132 : Operation 1830 [1/1] (1.63ns)   --->   "%add_ln26_118 = add i11 %zext_ln35_36, %tmp_301_cast" [conv_1/conv_1.cpp:26]   --->   Operation 1830 'add' 'add_ln26_118' <Predicate = (!icmp_ln24_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln26_176 = zext i11 %add_ln26_118 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1831 'zext' 'zext_ln26_176' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_132 : Operation 1832 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_14 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_176" [conv_1/conv_1.cpp:26]   --->   Operation 1832 'getelementptr' 'conv_1_weights_addr_14' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_132 : Operation 1833 [1/1] (1.67ns)   --->   "%add_ln26_119 = add i13 %zext_ln26_175, %sub_ln26_61" [conv_1/conv_1.cpp:26]   --->   Operation 1833 'add' 'add_ln26_119' <Predicate = (!icmp_ln24_14)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln26_177 = zext i13 %add_ln26_119 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1834 'zext' 'zext_ln26_177' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_132 : Operation 1835 [1/1] (0.00ns)   --->   "%conv_input_addr_14 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_177" [conv_1/conv_1.cpp:26]   --->   Operation 1835 'getelementptr' 'conv_input_addr_14' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_132 : Operation 1836 [2/2] (3.25ns)   --->   "%conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1836 'load' 'conv_1_weights_load_14' <Predicate = (!icmp_ln24_14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_132 : Operation 1837 [2/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1837 'load' 'conv_input_load_14' <Predicate = (!icmp_ln24_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_132 : Operation 1838 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_90) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1838 'specregionend' 'empty_126' <Predicate = (icmp_ln24_14)> <Delay = 0.00>
ST_132 : Operation 1839 [1/1] (0.00ns)   --->   "br label %74" [conv_1/conv_1.cpp:21]   --->   Operation 1839 'br' <Predicate = (icmp_ln24_14)> <Delay = 0.00>

State 133 <SV = 20> <Delay = 15.6>
ST_133 : Operation 1840 [1/2] (3.25ns)   --->   "%conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1840 'load' 'conv_1_weights_load_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_133 : Operation 1841 [1/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1841 'load' 'conv_input_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_133 : Operation 1842 [2/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_1_weights_load_14, %conv_input_load_14" [conv_1/conv_1.cpp:26]   --->   Operation 1842 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 21> <Delay = 34.9>
ST_134 : Operation 1843 [1/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_1_weights_load_14, %conv_input_load_14" [conv_1/conv_1.cpp:26]   --->   Operation 1843 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1844 [2/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_2_14, %tmp_1_13" [conv_1/conv_1.cpp:26]   --->   Operation 1844 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 22> <Delay = 22.5>
ST_135 : Operation 1845 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1845 'specloopname' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1846 [1/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_2_14, %tmp_1_13" [conv_1/conv_1.cpp:26]   --->   Operation 1846 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1847 [1/1] (0.00ns)   --->   "br label %75" [conv_1/conv_1.cpp:24]   --->   Operation 1847 'br' <Predicate = true> <Delay = 0.00>

State 136 <SV = 18> <Delay = 25.8>
ST_136 : Operation 1848 [1/2] (3.25ns)   --->   "%conv_1_bias_load_14 = load float* %conv_1_bias_addr_14, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1848 'load' 'conv_1_bias_load_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_136 : Operation 1849 [2/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, %conv_1_bias_load_14" [conv_1/conv_1.cpp:31]   --->   Operation 1849 'fadd' 'w_sum_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 19> <Delay = 33.5>
ST_137 : Operation 1850 [1/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, %conv_1_bias_load_14" [conv_1/conv_1.cpp:31]   --->   Operation 1850 'fadd' 'w_sum_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1851 [1/1] (0.00ns)   --->   "%bitcast_ln34_14 = bitcast float %w_sum_14 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1851 'bitcast' 'bitcast_ln34_14' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_132 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_14, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1852 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1853 [1/1] (0.00ns)   --->   "%trunc_ln34_14 = trunc i32 %bitcast_ln34_14 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1853 'trunc' 'trunc_ln34_14' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1854 [1/1] (1.55ns)   --->   "%icmp_ln34_28 = icmp ne i8 %tmp_132, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1854 'icmp' 'icmp_ln34_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1855 [1/1] (2.44ns)   --->   "%icmp_ln34_29 = icmp eq i23 %trunc_ln34_14, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1855 'icmp' 'icmp_ln34_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%or_ln34_14 = or i1 %icmp_ln34_29, %icmp_ln34_28" [conv_1/conv_1.cpp:34]   --->   Operation 1856 'or' 'or_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1857 [1/1] (6.78ns)   --->   "%tmp_133 = fcmp ogt float %w_sum_14, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1857 'fcmp' 'tmp_133' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%and_ln34_14 = and i1 %or_ln34_14, %tmp_133" [conv_1/conv_1.cpp:34]   --->   Operation 1858 'and' 'and_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1859 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_14 = select i1 %and_ln34_14, float %w_sum_14, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1859 'select' 'select_ln34_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 1860 [1/1] (3.25ns)   --->   "store float %select_ln34_14, float* %conv_out_addr_14, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1860 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_137 : Operation 1861 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_80) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1861 'specregionend' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1862 [1/1] (0.00ns)   --->   "br label %72" [conv_1/conv_1.cpp:14]   --->   Operation 1862 'br' <Predicate = true> <Delay = 0.00>

State 138 <SV = 17> <Delay = 1.94>
ST_138 : Operation 1863 [1/1] (0.00ns)   --->   "%f_0_15 = phi i6 [ 0, %Col_Loop14 ], [ %add_ln14_15, %Filter1_Loop_end15 ]" [conv_1/conv_1.cpp:14]   --->   Operation 1863 'phi' 'f_0_15' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1864 [1/1] (1.42ns)   --->   "%icmp_ln14_15 = icmp eq i6 %f_0_15, -32" [conv_1/conv_1.cpp:14]   --->   Operation 1864 'icmp' 'icmp_ln14_15' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1865 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1865 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1866 [1/1] (1.82ns)   --->   "%add_ln14_15 = add i6 %f_0_15, 1" [conv_1/conv_1.cpp:14]   --->   Operation 1866 'add' 'add_ln14_15' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1867 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_15, label %Col_Loop15, label %Filter1_Loop_begin15" [conv_1/conv_1.cpp:14]   --->   Operation 1867 'br' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1868 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1868 'specloopname' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1869 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1869 'specregionbegin' 'tmp_84' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1870 [1/1] (0.00ns)   --->   "%zext_ln26_80 = zext i6 %f_0_15 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1870 'zext' 'zext_ln26_80' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln35_38 = zext i6 %f_0_15 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 1871 'zext' 'zext_ln35_38' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1872 [1/1] (0.00ns)   --->   "%zext_ln35_39 = zext i6 %f_0_15 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 1872 'zext' 'zext_ln35_39' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1873 [1/1] (1.94ns)   --->   "%add_ln35_31 = add i15 %add_ln35_13, %zext_ln35_39" [conv_1/conv_1.cpp:35]   --->   Operation 1873 'add' 'add_ln35_31' <Predicate = (!icmp_ln14_15)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1874 [1/1] (0.00ns)   --->   "%zext_ln35_40 = zext i15 %add_ln35_31 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 1874 'zext' 'zext_ln35_40' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1875 [1/1] (0.00ns)   --->   "%conv_out_addr_15 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_40" [conv_1/conv_1.cpp:35]   --->   Operation 1875 'getelementptr' 'conv_out_addr_15' <Predicate = (!icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1876 [1/1] (1.76ns)   --->   "br label %78" [conv_1/conv_1.cpp:18]   --->   Operation 1876 'br' <Predicate = (!icmp_ln14_15)> <Delay = 1.76>
ST_138 : Operation 1877 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_79) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 1877 'specregionend' 'empty_128' <Predicate = (icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 1878 'specregionbegin' 'tmp_83' <Predicate = (icmp_ln14_15)> <Delay = 0.00>
ST_138 : Operation 1879 [1/1] (1.76ns)   --->   "br label %82" [conv_1/conv_1.cpp:14]   --->   Operation 1879 'br' <Predicate = (icmp_ln14_15)> <Delay = 1.76>

State 139 <SV = 18> <Delay = 3.51>
ST_139 : Operation 1880 [1/1] (0.00ns)   --->   "%wr_0_15 = phi i2 [ 0, %Filter1_Loop_begin15 ], [ %add_ln18_15, %W_Row_Loop_end15 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1880 'phi' 'wr_0_15' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1881 [1/1] (0.00ns)   --->   "%w_sum_0_15 = phi float [ 0.000000e+00, %Filter1_Loop_begin15 ], [ %w_sum_1_15, %W_Row_Loop_end15 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1881 'phi' 'w_sum_0_15' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i2 %wr_0_15 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1882 'zext' 'zext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1883 [1/1] (0.95ns)   --->   "%icmp_ln18_15 = icmp eq i2 %wr_0_15, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1883 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1884 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1884 'speclooptripcount' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1885 [1/1] (1.56ns)   --->   "%add_ln18_15 = add i2 %wr_0_15, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1885 'add' 'add_ln18_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1886 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_15, label %Filter1_Loop_end15, label %W_Row_Loop_begin15" [conv_1/conv_1.cpp:18]   --->   Operation 1886 'br' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1887 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1887 'specloopname' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1888 'specregionbegin' 'tmp_89' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_223 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_15, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1889 'bitconcatenate' 'tmp_223' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1890 [1/1] (0.00ns)   --->   "%zext_ln26_162 = zext i4 %tmp_223 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1890 'zext' 'zext_ln26_162' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1891 [1/1] (1.73ns)   --->   "%sub_ln26_58 = sub i5 %zext_ln26_162, %zext_ln18_15" [conv_1/conv_1.cpp:26]   --->   Operation 1891 'sub' 'sub_ln26_58' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln26_46 = sext i5 %sub_ln26_58 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1892 'sext' 'sext_ln26_46' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1893 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 %zext_ln18_15, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1893 'add' 'add_ln26_15' <Predicate = (!icmp_ln18_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1894 [1/1] (0.00ns)   --->   "%tmp_224 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_15, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1894 'bitconcatenate' 'tmp_224' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln26_163 = zext i10 %tmp_224 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1895 'zext' 'zext_ln26_163' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_225 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_15, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1896 'bitconcatenate' 'tmp_225' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1897 [1/1] (0.00ns)   --->   "%zext_ln26_164 = zext i7 %tmp_225 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1897 'zext' 'zext_ln26_164' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1898 [1/1] (1.73ns)   --->   "%sub_ln26_59 = sub i11 %zext_ln26_163, %zext_ln26_164" [conv_1/conv_1.cpp:26]   --->   Operation 1898 'sub' 'sub_ln26_59' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln26_47 = sext i11 %sub_ln26_59 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1899 'sext' 'sext_ln26_47' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1900 [1/1] (1.76ns)   --->   "br label %79" [conv_1/conv_1.cpp:21]   --->   Operation 1900 'br' <Predicate = (!icmp_ln18_15)> <Delay = 1.76>
ST_139 : Operation 1901 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_15 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_80" [conv_1/conv_1.cpp:31]   --->   Operation 1901 'getelementptr' 'conv_1_bias_addr_15' <Predicate = (icmp_ln18_15)> <Delay = 0.00>
ST_139 : Operation 1902 [2/2] (3.25ns)   --->   "%conv_1_bias_load_15 = load float* %conv_1_bias_addr_15, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1902 'load' 'conv_1_bias_load_15' <Predicate = (icmp_ln18_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 140 <SV = 19> <Delay = 5.09>
ST_140 : Operation 1903 [1/1] (0.00ns)   --->   "%w_sum_1_15 = phi float [ %w_sum_0_15, %W_Row_Loop_begin15 ], [ %w_sum_2_15, %W_Col_Loop_end15 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1903 'phi' 'w_sum_1_15' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1904 [1/1] (0.00ns)   --->   "%wc_0_15 = phi i2 [ 0, %W_Row_Loop_begin15 ], [ %add_ln21_14, %W_Col_Loop_end15 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1904 'phi' 'wc_0_15' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1905 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i2 %wc_0_15 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1905 'zext' 'zext_ln21_10' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1906 [1/1] (0.95ns)   --->   "%icmp_ln21_15 = icmp eq i2 %wc_0_15, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1906 'icmp' 'icmp_ln21_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1907 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1907 'speclooptripcount' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1908 [1/1] (1.56ns)   --->   "%add_ln21_14 = add i2 %wc_0_15, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1908 'add' 'add_ln21_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1909 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_15, label %W_Row_Loop_end15, label %W_Col_Loop_begin15" [conv_1/conv_1.cpp:21]   --->   Operation 1909 'br' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1910 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1910 'specloopname' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1911 'specregionbegin' 'tmp_94' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1912 [1/1] (0.00ns)   --->   "%zext_ln26_173 = zext i2 %wc_0_15 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1912 'zext' 'zext_ln26_173' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1913 [1/1] (1.78ns)   --->   "%add_ln26_115 = add i6 %sext_ln26_46, %zext_ln26_173" [conv_1/conv_1.cpp:26]   --->   Operation 1913 'add' 'add_ln26_115' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_64)   --->   "%shl_ln26_15 = shl i6 %add_ln26_115, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1914 'shl' 'shl_ln26_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1915 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_64 = sub i6 %shl_ln26_15, %add_ln26_115" [conv_1/conv_1.cpp:26]   --->   Operation 1915 'sub' 'sub_ln26_64' <Predicate = (!icmp_ln21_15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1916 [1/1] (1.78ns)   --->   "%add_ln26_37 = add i5 %zext_ln21_10, 15" [conv_1/conv_1.cpp:26]   --->   Operation 1916 'add' 'add_ln26_37' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln26_174 = zext i5 %add_ln26_37 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1917 'zext' 'zext_ln26_174' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1918 [1/1] (1.63ns)   --->   "%add_ln26_116 = add i12 %sext_ln26_47, %zext_ln26_174" [conv_1/conv_1.cpp:26]   --->   Operation 1918 'add' 'add_ln26_116' <Predicate = (!icmp_ln21_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln26_51 = sext i12 %add_ln26_116 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1919 'sext' 'sext_ln26_51' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1920 [1/1] (0.00ns)   --->   "%trunc_ln26_15 = trunc i12 %add_ln26_116 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1920 'trunc' 'trunc_ln26_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1921 [1/1] (0.00ns)   --->   "%p_shl31_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_15, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1921 'bitconcatenate' 'p_shl31_cast' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1922 [1/1] (1.67ns)   --->   "%sub_ln26_65 = sub i13 %p_shl31_cast, %sext_ln26_51" [conv_1/conv_1.cpp:26]   --->   Operation 1922 'sub' 'sub_ln26_65' <Predicate = (!icmp_ln21_15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1923 [1/1] (1.76ns)   --->   "br label %80" [conv_1/conv_1.cpp:24]   --->   Operation 1923 'br' <Predicate = (!icmp_ln21_15)> <Delay = 1.76>
ST_140 : Operation 1924 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_89) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1924 'specregionend' 'empty_132' <Predicate = (icmp_ln21_15)> <Delay = 0.00>
ST_140 : Operation 1925 [1/1] (0.00ns)   --->   "br label %78" [conv_1/conv_1.cpp:18]   --->   Operation 1925 'br' <Predicate = (icmp_ln21_15)> <Delay = 0.00>

State 141 <SV = 20> <Delay = 6.71>
ST_141 : Operation 1926 [1/1] (0.00ns)   --->   "%w_sum_2_15 = phi float [ %w_sum_1_15, %W_Col_Loop_begin15 ], [ %w_sum_3_14, %81 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1926 'phi' 'w_sum_2_15' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1927 [1/1] (0.00ns)   --->   "%ch_0_15 = phi i2 [ 0, %W_Col_Loop_begin15 ], [ %add_ln24_15, %81 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1927 'phi' 'ch_0_15' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1928 [1/1] (0.95ns)   --->   "%icmp_ln24_15 = icmp eq i2 %ch_0_15, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1928 'icmp' 'icmp_ln24_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1929 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1929 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1930 [1/1] (1.56ns)   --->   "%add_ln24_15 = add i2 %ch_0_15, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1930 'add' 'add_ln24_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1931 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_15, label %W_Col_Loop_end15, label %81" [conv_1/conv_1.cpp:24]   --->   Operation 1931 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1932 [1/1] (0.00ns)   --->   "%zext_ln26_103 = zext i2 %ch_0_15 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1932 'zext' 'zext_ln26_103' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_141 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln26_183 = zext i2 %ch_0_15 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1933 'zext' 'zext_ln26_183' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_141 : Operation 1934 [1/1] (1.82ns)   --->   "%add_ln26_122 = add i6 %zext_ln26_103, %sub_ln26_64" [conv_1/conv_1.cpp:26]   --->   Operation 1934 'add' 'add_ln26_122' <Predicate = (!icmp_ln24_15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_311_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_122, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1935 'bitconcatenate' 'tmp_311_cast' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_141 : Operation 1936 [1/1] (1.63ns)   --->   "%add_ln26_123 = add i11 %zext_ln35_38, %tmp_311_cast" [conv_1/conv_1.cpp:26]   --->   Operation 1936 'add' 'add_ln26_123' <Predicate = (!icmp_ln24_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln26_184 = zext i11 %add_ln26_123 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1937 'zext' 'zext_ln26_184' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_141 : Operation 1938 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_15 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_184" [conv_1/conv_1.cpp:26]   --->   Operation 1938 'getelementptr' 'conv_1_weights_addr_15' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_141 : Operation 1939 [1/1] (1.67ns)   --->   "%add_ln26_124 = add i13 %zext_ln26_183, %sub_ln26_65" [conv_1/conv_1.cpp:26]   --->   Operation 1939 'add' 'add_ln26_124' <Predicate = (!icmp_ln24_15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln26_185 = zext i13 %add_ln26_124 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1940 'zext' 'zext_ln26_185' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_141 : Operation 1941 [1/1] (0.00ns)   --->   "%conv_input_addr_15 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_185" [conv_1/conv_1.cpp:26]   --->   Operation 1941 'getelementptr' 'conv_input_addr_15' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_141 : Operation 1942 [2/2] (3.25ns)   --->   "%conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1942 'load' 'conv_1_weights_load_15' <Predicate = (!icmp_ln24_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_141 : Operation 1943 [2/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1943 'load' 'conv_input_load_15' <Predicate = (!icmp_ln24_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_141 : Operation 1944 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_94) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1944 'specregionend' 'empty_134' <Predicate = (icmp_ln24_15)> <Delay = 0.00>
ST_141 : Operation 1945 [1/1] (0.00ns)   --->   "br label %79" [conv_1/conv_1.cpp:21]   --->   Operation 1945 'br' <Predicate = (icmp_ln24_15)> <Delay = 0.00>

State 142 <SV = 21> <Delay = 15.6>
ST_142 : Operation 1946 [1/2] (3.25ns)   --->   "%conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1946 'load' 'conv_1_weights_load_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_142 : Operation 1947 [1/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1947 'load' 'conv_input_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_142 : Operation 1948 [2/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_1_weights_load_15, %conv_input_load_15" [conv_1/conv_1.cpp:26]   --->   Operation 1948 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 22> <Delay = 34.9>
ST_143 : Operation 1949 [1/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_1_weights_load_15, %conv_input_load_15" [conv_1/conv_1.cpp:26]   --->   Operation 1949 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1950 [2/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_2_15, %tmp_1_14" [conv_1/conv_1.cpp:26]   --->   Operation 1950 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 23> <Delay = 22.5>
ST_144 : Operation 1951 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1951 'specloopname' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1952 [1/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_2_15, %tmp_1_14" [conv_1/conv_1.cpp:26]   --->   Operation 1952 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1953 [1/1] (0.00ns)   --->   "br label %80" [conv_1/conv_1.cpp:24]   --->   Operation 1953 'br' <Predicate = true> <Delay = 0.00>

State 145 <SV = 19> <Delay = 25.8>
ST_145 : Operation 1954 [1/2] (3.25ns)   --->   "%conv_1_bias_load_15 = load float* %conv_1_bias_addr_15, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 1954 'load' 'conv_1_bias_load_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_145 : Operation 1955 [2/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, %conv_1_bias_load_15" [conv_1/conv_1.cpp:31]   --->   Operation 1955 'fadd' 'w_sum_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 20> <Delay = 33.5>
ST_146 : Operation 1956 [1/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, %conv_1_bias_load_15" [conv_1/conv_1.cpp:31]   --->   Operation 1956 'fadd' 'w_sum_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1957 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast float %w_sum_15 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1957 'bitcast' 'bitcast_ln34_15' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1958 [1/1] (0.00ns)   --->   "%tmp_134 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_15, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1958 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1959 [1/1] (0.00ns)   --->   "%trunc_ln34_15 = trunc i32 %bitcast_ln34_15 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1959 'trunc' 'trunc_ln34_15' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1960 [1/1] (1.55ns)   --->   "%icmp_ln34_30 = icmp ne i8 %tmp_134, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1960 'icmp' 'icmp_ln34_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1961 [1/1] (2.44ns)   --->   "%icmp_ln34_31 = icmp eq i23 %trunc_ln34_15, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1961 'icmp' 'icmp_ln34_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%or_ln34_15 = or i1 %icmp_ln34_31, %icmp_ln34_30" [conv_1/conv_1.cpp:34]   --->   Operation 1962 'or' 'or_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1963 [1/1] (6.78ns)   --->   "%tmp_135 = fcmp ogt float %w_sum_15, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1963 'fcmp' 'tmp_135' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%and_ln34_15 = and i1 %or_ln34_15, %tmp_135" [conv_1/conv_1.cpp:34]   --->   Operation 1964 'and' 'and_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1965 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_15 = select i1 %and_ln34_15, float %w_sum_15, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1965 'select' 'select_ln34_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1966 [1/1] (3.25ns)   --->   "store float %select_ln34_15, float* %conv_out_addr_15, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1966 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_146 : Operation 1967 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_84) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1967 'specregionend' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1968 [1/1] (0.00ns)   --->   "br label %77" [conv_1/conv_1.cpp:14]   --->   Operation 1968 'br' <Predicate = true> <Delay = 0.00>

State 147 <SV = 18> <Delay = 1.82>
ST_147 : Operation 1969 [1/1] (0.00ns)   --->   "%f_0_16 = phi i6 [ 0, %Col_Loop15 ], [ %add_ln14_16, %Filter1_Loop_end16 ]" [conv_1/conv_1.cpp:14]   --->   Operation 1969 'phi' 'f_0_16' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1970 [1/1] (1.42ns)   --->   "%icmp_ln14_16 = icmp eq i6 %f_0_16, -32" [conv_1/conv_1.cpp:14]   --->   Operation 1970 'icmp' 'icmp_ln14_16' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1971 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 1971 'speclooptripcount' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1972 [1/1] (1.82ns)   --->   "%add_ln14_16 = add i6 %f_0_16, 1" [conv_1/conv_1.cpp:14]   --->   Operation 1972 'add' 'add_ln14_16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1973 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_16, label %Col_Loop16, label %Filter1_Loop_begin16" [conv_1/conv_1.cpp:14]   --->   Operation 1973 'br' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1974 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1974 'specloopname' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1975 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1975 'specregionbegin' 'tmp_88' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln26_86 = zext i6 %f_0_16 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1976 'zext' 'zext_ln26_86' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1977 [1/1] (0.00ns)   --->   "%zext_ln35_41 = zext i6 %f_0_16 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 1977 'zext' 'zext_ln35_41' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1978 [1/1] (0.00ns)   --->   "%tmp_221 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_14, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 1978 'partselect' 'tmp_221' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp_222 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_221, i6 %f_0_16)" [conv_1/conv_1.cpp:35]   --->   Operation 1979 'bitconcatenate' 'tmp_222' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1980 [1/1] (0.00ns)   --->   "%zext_ln35_42 = zext i15 %tmp_222 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 1980 'zext' 'zext_ln35_42' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1981 [1/1] (0.00ns)   --->   "%conv_out_addr_16 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_42" [conv_1/conv_1.cpp:35]   --->   Operation 1981 'getelementptr' 'conv_out_addr_16' <Predicate = (!icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1982 [1/1] (1.76ns)   --->   "br label %83" [conv_1/conv_1.cpp:18]   --->   Operation 1982 'br' <Predicate = (!icmp_ln14_16)> <Delay = 1.76>
ST_147 : Operation 1983 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_83) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 1983 'specregionend' 'empty_136' <Predicate = (icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1984 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 1984 'specregionbegin' 'tmp_87' <Predicate = (icmp_ln14_16)> <Delay = 0.00>
ST_147 : Operation 1985 [1/1] (1.76ns)   --->   "br label %87" [conv_1/conv_1.cpp:14]   --->   Operation 1985 'br' <Predicate = (icmp_ln14_16)> <Delay = 1.76>

State 148 <SV = 19> <Delay = 3.51>
ST_148 : Operation 1986 [1/1] (0.00ns)   --->   "%wr_0_16 = phi i2 [ 0, %Filter1_Loop_begin16 ], [ %add_ln18_16, %W_Row_Loop_end16 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1986 'phi' 'wr_0_16' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1987 [1/1] (0.00ns)   --->   "%w_sum_0_16 = phi float [ 0.000000e+00, %Filter1_Loop_begin16 ], [ %w_sum_1_16, %W_Row_Loop_end16 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1987 'phi' 'w_sum_0_16' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i2 %wr_0_16 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1988 'zext' 'zext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1989 [1/1] (0.95ns)   --->   "%icmp_ln18_16 = icmp eq i2 %wr_0_16, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1989 'icmp' 'icmp_ln18_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1990 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1990 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1991 [1/1] (1.56ns)   --->   "%add_ln18_16 = add i2 %wr_0_16, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1991 'add' 'add_ln18_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1992 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_16, label %Filter1_Loop_end16, label %W_Row_Loop_begin16" [conv_1/conv_1.cpp:18]   --->   Operation 1992 'br' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1993 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1993 'specloopname' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1994 'specregionbegin' 'tmp_93' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1995 [1/1] (0.00ns)   --->   "%tmp_226 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_16, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1995 'bitconcatenate' 'tmp_226' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1996 [1/1] (0.00ns)   --->   "%zext_ln26_170 = zext i4 %tmp_226 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1996 'zext' 'zext_ln26_170' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1997 [1/1] (1.73ns)   --->   "%sub_ln26_62 = sub i5 %zext_ln26_170, %zext_ln18_16" [conv_1/conv_1.cpp:26]   --->   Operation 1997 'sub' 'sub_ln26_62' <Predicate = (!icmp_ln18_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln26_49 = sext i5 %sub_ln26_62 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1998 'sext' 'sext_ln26_49' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 1999 [1/1] (1.78ns)   --->   "%add_ln26_16 = add i5 %zext_ln18_16, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1999 'add' 'add_ln26_16' <Predicate = (!icmp_ln18_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp_227 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_16, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2000 'bitconcatenate' 'tmp_227' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 2001 [1/1] (0.00ns)   --->   "%zext_ln26_171 = zext i10 %tmp_227 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2001 'zext' 'zext_ln26_171' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 2002 [1/1] (0.00ns)   --->   "%tmp_228 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_16, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2002 'bitconcatenate' 'tmp_228' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln26_172 = zext i7 %tmp_228 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2003 'zext' 'zext_ln26_172' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 2004 [1/1] (1.73ns)   --->   "%sub_ln26_63 = sub i11 %zext_ln26_171, %zext_ln26_172" [conv_1/conv_1.cpp:26]   --->   Operation 2004 'sub' 'sub_ln26_63' <Predicate = (!icmp_ln18_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln26_50 = sext i11 %sub_ln26_63 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2005 'sext' 'sext_ln26_50' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 2006 [1/1] (1.76ns)   --->   "br label %84" [conv_1/conv_1.cpp:21]   --->   Operation 2006 'br' <Predicate = (!icmp_ln18_16)> <Delay = 1.76>
ST_148 : Operation 2007 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_16 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_86" [conv_1/conv_1.cpp:31]   --->   Operation 2007 'getelementptr' 'conv_1_bias_addr_16' <Predicate = (icmp_ln18_16)> <Delay = 0.00>
ST_148 : Operation 2008 [2/2] (3.25ns)   --->   "%conv_1_bias_load_16 = load float* %conv_1_bias_addr_16, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2008 'load' 'conv_1_bias_load_16' <Predicate = (icmp_ln18_16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 149 <SV = 20> <Delay = 3.60>
ST_149 : Operation 2009 [1/1] (0.00ns)   --->   "%w_sum_1_16 = phi float [ %w_sum_0_16, %W_Row_Loop_begin16 ], [ %w_sum_2_16, %W_Col_Loop_end16 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2009 'phi' 'w_sum_1_16' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2010 [1/1] (0.00ns)   --->   "%wc_0_16 = phi i2 [ 0, %W_Row_Loop_begin16 ], [ %add_ln21_15, %W_Col_Loop_end16 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2010 'phi' 'wc_0_16' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2011 [1/1] (0.95ns)   --->   "%icmp_ln21_16 = icmp eq i2 %wc_0_16, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2011 'icmp' 'icmp_ln21_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2012 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2012 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2013 [1/1] (1.56ns)   --->   "%add_ln21_15 = add i2 %wc_0_16, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2013 'add' 'add_ln21_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2014 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_16, label %W_Row_Loop_end16, label %W_Col_Loop_begin16" [conv_1/conv_1.cpp:21]   --->   Operation 2014 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2015 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2015 'specloopname' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 2016 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2016 'specregionbegin' 'tmp_98' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 2017 [1/1] (0.00ns)   --->   "%zext_ln26_181 = zext i2 %wc_0_16 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2017 'zext' 'zext_ln26_181' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 2018 [1/1] (1.78ns)   --->   "%add_ln26_120 = add i6 %sext_ln26_49, %zext_ln26_181" [conv_1/conv_1.cpp:26]   --->   Operation 2018 'add' 'add_ln26_120' <Predicate = (!icmp_ln21_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_68)   --->   "%shl_ln26_16 = shl i6 %add_ln26_120, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2019 'shl' 'shl_ln26_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 2020 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_68 = sub i6 %shl_ln26_16, %add_ln26_120" [conv_1/conv_1.cpp:26]   --->   Operation 2020 'sub' 'sub_ln26_68' <Predicate = (!icmp_ln21_16)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2021 [1/1] (0.00ns)   --->   "%or_ln26_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 -4, i2 %wc_0_16)" [conv_1/conv_1.cpp:26]   --->   Operation 2021 'bitconcatenate' 'or_ln26_3' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln26_182 = zext i5 %or_ln26_3 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2022 'zext' 'zext_ln26_182' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 2023 [1/1] (1.63ns)   --->   "%add_ln26_121 = add i12 %sext_ln26_50, %zext_ln26_182" [conv_1/conv_1.cpp:26]   --->   Operation 2023 'add' 'add_ln26_121' <Predicate = (!icmp_ln21_16)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2024 [1/1] (0.00ns)   --->   "%sext_ln26_54 = sext i12 %add_ln26_121 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2024 'sext' 'sext_ln26_54' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 2025 [1/1] (0.00ns)   --->   "%trunc_ln26_16 = trunc i12 %add_ln26_121 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2025 'trunc' 'trunc_ln26_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 2026 [1/1] (0.00ns)   --->   "%p_shl33_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_16, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2026 'bitconcatenate' 'p_shl33_cast' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 2027 [1/1] (1.67ns)   --->   "%sub_ln26_69 = sub i13 %p_shl33_cast, %sext_ln26_54" [conv_1/conv_1.cpp:26]   --->   Operation 2027 'sub' 'sub_ln26_69' <Predicate = (!icmp_ln21_16)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2028 [1/1] (1.76ns)   --->   "br label %85" [conv_1/conv_1.cpp:24]   --->   Operation 2028 'br' <Predicate = (!icmp_ln21_16)> <Delay = 1.76>
ST_149 : Operation 2029 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_93) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2029 'specregionend' 'empty_140' <Predicate = (icmp_ln21_16)> <Delay = 0.00>
ST_149 : Operation 2030 [1/1] (0.00ns)   --->   "br label %83" [conv_1/conv_1.cpp:18]   --->   Operation 2030 'br' <Predicate = (icmp_ln21_16)> <Delay = 0.00>

State 150 <SV = 21> <Delay = 6.71>
ST_150 : Operation 2031 [1/1] (0.00ns)   --->   "%w_sum_2_16 = phi float [ %w_sum_1_16, %W_Col_Loop_begin16 ], [ %w_sum_3_15, %86 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2031 'phi' 'w_sum_2_16' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2032 [1/1] (0.00ns)   --->   "%ch_0_16 = phi i2 [ 0, %W_Col_Loop_begin16 ], [ %add_ln24_16, %86 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2032 'phi' 'ch_0_16' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2033 [1/1] (0.95ns)   --->   "%icmp_ln24_16 = icmp eq i2 %ch_0_16, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2033 'icmp' 'icmp_ln24_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2034 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2034 'speclooptripcount' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2035 [1/1] (1.56ns)   --->   "%add_ln24_16 = add i2 %ch_0_16, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2035 'add' 'add_ln24_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2036 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_16, label %W_Col_Loop_end16, label %86" [conv_1/conv_1.cpp:24]   --->   Operation 2036 'br' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2037 [1/1] (0.00ns)   --->   "%zext_ln26_109 = zext i2 %ch_0_16 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2037 'zext' 'zext_ln26_109' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_150 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln26_191 = zext i2 %ch_0_16 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2038 'zext' 'zext_ln26_191' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_150 : Operation 2039 [1/1] (1.82ns)   --->   "%add_ln26_127 = add i6 %zext_ln26_109, %sub_ln26_68" [conv_1/conv_1.cpp:26]   --->   Operation 2039 'add' 'add_ln26_127' <Predicate = (!icmp_ln24_16)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp_318_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_127, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2040 'bitconcatenate' 'tmp_318_cast' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_150 : Operation 2041 [1/1] (1.63ns)   --->   "%add_ln26_128 = add i11 %zext_ln35_41, %tmp_318_cast" [conv_1/conv_1.cpp:26]   --->   Operation 2041 'add' 'add_ln26_128' <Predicate = (!icmp_ln24_16)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln26_192 = zext i11 %add_ln26_128 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2042 'zext' 'zext_ln26_192' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_150 : Operation 2043 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_16 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_192" [conv_1/conv_1.cpp:26]   --->   Operation 2043 'getelementptr' 'conv_1_weights_addr_16' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_150 : Operation 2044 [1/1] (1.67ns)   --->   "%add_ln26_129 = add i13 %zext_ln26_191, %sub_ln26_69" [conv_1/conv_1.cpp:26]   --->   Operation 2044 'add' 'add_ln26_129' <Predicate = (!icmp_ln24_16)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln26_193 = zext i13 %add_ln26_129 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2045 'zext' 'zext_ln26_193' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_150 : Operation 2046 [1/1] (0.00ns)   --->   "%conv_input_addr_16 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_193" [conv_1/conv_1.cpp:26]   --->   Operation 2046 'getelementptr' 'conv_input_addr_16' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_150 : Operation 2047 [2/2] (3.25ns)   --->   "%conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2047 'load' 'conv_1_weights_load_16' <Predicate = (!icmp_ln24_16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_150 : Operation 2048 [2/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2048 'load' 'conv_input_load_16' <Predicate = (!icmp_ln24_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_150 : Operation 2049 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_98) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2049 'specregionend' 'empty_142' <Predicate = (icmp_ln24_16)> <Delay = 0.00>
ST_150 : Operation 2050 [1/1] (0.00ns)   --->   "br label %84" [conv_1/conv_1.cpp:21]   --->   Operation 2050 'br' <Predicate = (icmp_ln24_16)> <Delay = 0.00>

State 151 <SV = 22> <Delay = 15.6>
ST_151 : Operation 2051 [1/2] (3.25ns)   --->   "%conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2051 'load' 'conv_1_weights_load_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_151 : Operation 2052 [1/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2052 'load' 'conv_input_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_151 : Operation 2053 [2/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %conv_1_weights_load_16, %conv_input_load_16" [conv_1/conv_1.cpp:26]   --->   Operation 2053 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 23> <Delay = 34.9>
ST_152 : Operation 2054 [1/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %conv_1_weights_load_16, %conv_input_load_16" [conv_1/conv_1.cpp:26]   --->   Operation 2054 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2055 [2/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_2_16, %tmp_1_15" [conv_1/conv_1.cpp:26]   --->   Operation 2055 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 24> <Delay = 22.5>
ST_153 : Operation 2056 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2056 'specloopname' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2057 [1/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_2_16, %tmp_1_15" [conv_1/conv_1.cpp:26]   --->   Operation 2057 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2058 [1/1] (0.00ns)   --->   "br label %85" [conv_1/conv_1.cpp:24]   --->   Operation 2058 'br' <Predicate = true> <Delay = 0.00>

State 154 <SV = 20> <Delay = 25.8>
ST_154 : Operation 2059 [1/2] (3.25ns)   --->   "%conv_1_bias_load_16 = load float* %conv_1_bias_addr_16, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2059 'load' 'conv_1_bias_load_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_154 : Operation 2060 [2/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, %conv_1_bias_load_16" [conv_1/conv_1.cpp:31]   --->   Operation 2060 'fadd' 'w_sum_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 21> <Delay = 33.5>
ST_155 : Operation 2061 [1/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, %conv_1_bias_load_16" [conv_1/conv_1.cpp:31]   --->   Operation 2061 'fadd' 'w_sum_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2062 [1/1] (0.00ns)   --->   "%bitcast_ln34_16 = bitcast float %w_sum_16 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2062 'bitcast' 'bitcast_ln34_16' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2063 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_16, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2063 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2064 [1/1] (0.00ns)   --->   "%trunc_ln34_16 = trunc i32 %bitcast_ln34_16 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2064 'trunc' 'trunc_ln34_16' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2065 [1/1] (1.55ns)   --->   "%icmp_ln34_32 = icmp ne i8 %tmp_136, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2065 'icmp' 'icmp_ln34_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2066 [1/1] (2.44ns)   --->   "%icmp_ln34_33 = icmp eq i23 %trunc_ln34_16, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2066 'icmp' 'icmp_ln34_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%or_ln34_16 = or i1 %icmp_ln34_33, %icmp_ln34_32" [conv_1/conv_1.cpp:34]   --->   Operation 2067 'or' 'or_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2068 [1/1] (6.78ns)   --->   "%tmp_137 = fcmp ogt float %w_sum_16, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2068 'fcmp' 'tmp_137' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%and_ln34_16 = and i1 %or_ln34_16, %tmp_137" [conv_1/conv_1.cpp:34]   --->   Operation 2069 'and' 'and_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2070 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_16 = select i1 %and_ln34_16, float %w_sum_16, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2070 'select' 'select_ln34_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_155 : Operation 2071 [1/1] (3.25ns)   --->   "store float %select_ln34_16, float* %conv_out_addr_16, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2071 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_155 : Operation 2072 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_88) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2072 'specregionend' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2073 [1/1] (0.00ns)   --->   "br label %82" [conv_1/conv_1.cpp:14]   --->   Operation 2073 'br' <Predicate = true> <Delay = 0.00>

State 156 <SV = 19> <Delay = 1.94>
ST_156 : Operation 2074 [1/1] (0.00ns)   --->   "%f_0_17 = phi i6 [ 0, %Col_Loop16 ], [ %add_ln14_17, %Filter1_Loop_end17 ]" [conv_1/conv_1.cpp:14]   --->   Operation 2074 'phi' 'f_0_17' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2075 [1/1] (1.42ns)   --->   "%icmp_ln14_17 = icmp eq i6 %f_0_17, -32" [conv_1/conv_1.cpp:14]   --->   Operation 2075 'icmp' 'icmp_ln14_17' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2076 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2076 'speclooptripcount' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2077 [1/1] (1.82ns)   --->   "%add_ln14_17 = add i6 %f_0_17, 1" [conv_1/conv_1.cpp:14]   --->   Operation 2077 'add' 'add_ln14_17' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2078 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_17, label %Col_Loop17, label %Filter1_Loop_begin17" [conv_1/conv_1.cpp:14]   --->   Operation 2078 'br' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2079 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2079 'specloopname' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2080 'specregionbegin' 'tmp_92' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 2081 [1/1] (0.00ns)   --->   "%zext_ln26_92 = zext i6 %f_0_17 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2081 'zext' 'zext_ln26_92' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 2082 [1/1] (0.00ns)   --->   "%zext_ln35_43 = zext i6 %f_0_17 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 2082 'zext' 'zext_ln35_43' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 2083 [1/1] (0.00ns)   --->   "%zext_ln35_44 = zext i6 %f_0_17 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 2083 'zext' 'zext_ln35_44' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 2084 [1/1] (1.94ns)   --->   "%add_ln35_32 = add i15 %add_ln35_15, %zext_ln35_44" [conv_1/conv_1.cpp:35]   --->   Operation 2084 'add' 'add_ln35_32' <Predicate = (!icmp_ln14_17)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln35_45 = zext i15 %add_ln35_32 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 2085 'zext' 'zext_ln35_45' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 2086 [1/1] (0.00ns)   --->   "%conv_out_addr_17 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_45" [conv_1/conv_1.cpp:35]   --->   Operation 2086 'getelementptr' 'conv_out_addr_17' <Predicate = (!icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 2087 [1/1] (1.76ns)   --->   "br label %88" [conv_1/conv_1.cpp:18]   --->   Operation 2087 'br' <Predicate = (!icmp_ln14_17)> <Delay = 1.76>
ST_156 : Operation 2088 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_87) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 2088 'specregionend' 'empty_144' <Predicate = (icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 2089 'specregionbegin' 'tmp_91' <Predicate = (icmp_ln14_17)> <Delay = 0.00>
ST_156 : Operation 2090 [1/1] (1.76ns)   --->   "br label %92" [conv_1/conv_1.cpp:14]   --->   Operation 2090 'br' <Predicate = (icmp_ln14_17)> <Delay = 1.76>

State 157 <SV = 20> <Delay = 3.51>
ST_157 : Operation 2091 [1/1] (0.00ns)   --->   "%wr_0_17 = phi i2 [ 0, %Filter1_Loop_begin17 ], [ %add_ln18_17, %W_Row_Loop_end17 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2091 'phi' 'wr_0_17' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2092 [1/1] (0.00ns)   --->   "%w_sum_0_17 = phi float [ 0.000000e+00, %Filter1_Loop_begin17 ], [ %w_sum_1_17, %W_Row_Loop_end17 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2092 'phi' 'w_sum_0_17' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2093 [1/1] (0.00ns)   --->   "%zext_ln18_17 = zext i2 %wr_0_17 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2093 'zext' 'zext_ln18_17' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2094 [1/1] (0.95ns)   --->   "%icmp_ln18_17 = icmp eq i2 %wr_0_17, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2094 'icmp' 'icmp_ln18_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2095 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2095 'speclooptripcount' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2096 [1/1] (1.56ns)   --->   "%add_ln18_17 = add i2 %wr_0_17, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2096 'add' 'add_ln18_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2097 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_17, label %Filter1_Loop_end17, label %W_Row_Loop_begin17" [conv_1/conv_1.cpp:18]   --->   Operation 2097 'br' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2098 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2098 'specloopname' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 2099 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2099 'specregionbegin' 'tmp_97' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp_231 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_17, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2100 'bitconcatenate' 'tmp_231' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 2101 [1/1] (0.00ns)   --->   "%zext_ln26_178 = zext i4 %tmp_231 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2101 'zext' 'zext_ln26_178' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 2102 [1/1] (1.73ns)   --->   "%sub_ln26_66 = sub i5 %zext_ln26_178, %zext_ln18_17" [conv_1/conv_1.cpp:26]   --->   Operation 2102 'sub' 'sub_ln26_66' <Predicate = (!icmp_ln18_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln26_52 = sext i5 %sub_ln26_66 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2103 'sext' 'sext_ln26_52' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 2104 [1/1] (1.78ns)   --->   "%add_ln26_17 = add i5 %zext_ln18_17, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2104 'add' 'add_ln26_17' <Predicate = (!icmp_ln18_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp_232 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_17, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2105 'bitconcatenate' 'tmp_232' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln26_179 = zext i10 %tmp_232 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2106 'zext' 'zext_ln26_179' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 2107 [1/1] (0.00ns)   --->   "%tmp_233 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_17, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2107 'bitconcatenate' 'tmp_233' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 2108 [1/1] (0.00ns)   --->   "%zext_ln26_180 = zext i7 %tmp_233 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2108 'zext' 'zext_ln26_180' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 2109 [1/1] (1.73ns)   --->   "%sub_ln26_67 = sub i11 %zext_ln26_179, %zext_ln26_180" [conv_1/conv_1.cpp:26]   --->   Operation 2109 'sub' 'sub_ln26_67' <Predicate = (!icmp_ln18_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln26_53 = sext i11 %sub_ln26_67 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2110 'sext' 'sext_ln26_53' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 2111 [1/1] (1.76ns)   --->   "br label %89" [conv_1/conv_1.cpp:21]   --->   Operation 2111 'br' <Predicate = (!icmp_ln18_17)> <Delay = 1.76>
ST_157 : Operation 2112 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_17 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_92" [conv_1/conv_1.cpp:31]   --->   Operation 2112 'getelementptr' 'conv_1_bias_addr_17' <Predicate = (icmp_ln18_17)> <Delay = 0.00>
ST_157 : Operation 2113 [2/2] (3.25ns)   --->   "%conv_1_bias_load_17 = load float* %conv_1_bias_addr_17, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2113 'load' 'conv_1_bias_load_17' <Predicate = (icmp_ln18_17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 158 <SV = 21> <Delay = 5.09>
ST_158 : Operation 2114 [1/1] (0.00ns)   --->   "%w_sum_1_17 = phi float [ %w_sum_0_17, %W_Row_Loop_begin17 ], [ %w_sum_2_17, %W_Col_Loop_end17 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2114 'phi' 'w_sum_1_17' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2115 [1/1] (0.00ns)   --->   "%wc_0_17 = phi i2 [ 0, %W_Row_Loop_begin17 ], [ %add_ln21_16, %W_Col_Loop_end17 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2115 'phi' 'wc_0_17' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2116 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i2 %wc_0_17 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2116 'zext' 'zext_ln21_11' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2117 [1/1] (0.95ns)   --->   "%icmp_ln21_17 = icmp eq i2 %wc_0_17, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2117 'icmp' 'icmp_ln21_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2118 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2118 'speclooptripcount' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2119 [1/1] (1.56ns)   --->   "%add_ln21_16 = add i2 %wc_0_17, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2119 'add' 'add_ln21_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_17, label %W_Row_Loop_end17, label %W_Col_Loop_begin17" [conv_1/conv_1.cpp:21]   --->   Operation 2120 'br' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2121 'specloopname' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 2122 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2122 'specregionbegin' 'tmp_102' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln26_189 = zext i2 %wc_0_17 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2123 'zext' 'zext_ln26_189' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 2124 [1/1] (1.78ns)   --->   "%add_ln26_125 = add i6 %sext_ln26_52, %zext_ln26_189" [conv_1/conv_1.cpp:26]   --->   Operation 2124 'add' 'add_ln26_125' <Predicate = (!icmp_ln21_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_72)   --->   "%shl_ln26_17 = shl i6 %add_ln26_125, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2125 'shl' 'shl_ln26_17' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 2126 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_72 = sub i6 %shl_ln26_17, %add_ln26_125" [conv_1/conv_1.cpp:26]   --->   Operation 2126 'sub' 'sub_ln26_72' <Predicate = (!icmp_ln21_17)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2127 [1/1] (1.78ns)   --->   "%add_ln26_38 = add i5 %zext_ln21_11, -15" [conv_1/conv_1.cpp:26]   --->   Operation 2127 'add' 'add_ln26_38' <Predicate = (!icmp_ln21_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln26_190 = zext i5 %add_ln26_38 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2128 'zext' 'zext_ln26_190' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 2129 [1/1] (1.63ns)   --->   "%add_ln26_126 = add i12 %sext_ln26_53, %zext_ln26_190" [conv_1/conv_1.cpp:26]   --->   Operation 2129 'add' 'add_ln26_126' <Predicate = (!icmp_ln21_17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln26_57 = sext i12 %add_ln26_126 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2130 'sext' 'sext_ln26_57' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 2131 [1/1] (0.00ns)   --->   "%trunc_ln26_17 = trunc i12 %add_ln26_126 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2131 'trunc' 'trunc_ln26_17' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 2132 [1/1] (0.00ns)   --->   "%p_shl35_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_17, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2132 'bitconcatenate' 'p_shl35_cast' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 2133 [1/1] (1.67ns)   --->   "%sub_ln26_73 = sub i13 %p_shl35_cast, %sext_ln26_57" [conv_1/conv_1.cpp:26]   --->   Operation 2133 'sub' 'sub_ln26_73' <Predicate = (!icmp_ln21_17)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2134 [1/1] (1.76ns)   --->   "br label %90" [conv_1/conv_1.cpp:24]   --->   Operation 2134 'br' <Predicate = (!icmp_ln21_17)> <Delay = 1.76>
ST_158 : Operation 2135 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_97) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2135 'specregionend' 'empty_148' <Predicate = (icmp_ln21_17)> <Delay = 0.00>
ST_158 : Operation 2136 [1/1] (0.00ns)   --->   "br label %88" [conv_1/conv_1.cpp:18]   --->   Operation 2136 'br' <Predicate = (icmp_ln21_17)> <Delay = 0.00>

State 159 <SV = 22> <Delay = 6.71>
ST_159 : Operation 2137 [1/1] (0.00ns)   --->   "%w_sum_2_17 = phi float [ %w_sum_1_17, %W_Col_Loop_begin17 ], [ %w_sum_3_16, %91 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2137 'phi' 'w_sum_2_17' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2138 [1/1] (0.00ns)   --->   "%ch_0_17 = phi i2 [ 0, %W_Col_Loop_begin17 ], [ %add_ln24_17, %91 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2138 'phi' 'ch_0_17' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2139 [1/1] (0.95ns)   --->   "%icmp_ln24_17 = icmp eq i2 %ch_0_17, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2139 'icmp' 'icmp_ln24_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2140 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2140 'speclooptripcount' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2141 [1/1] (1.56ns)   --->   "%add_ln24_17 = add i2 %ch_0_17, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2141 'add' 'add_ln24_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2142 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_17, label %W_Col_Loop_end17, label %91" [conv_1/conv_1.cpp:24]   --->   Operation 2142 'br' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2143 [1/1] (0.00ns)   --->   "%zext_ln26_115 = zext i2 %ch_0_17 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2143 'zext' 'zext_ln26_115' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_159 : Operation 2144 [1/1] (0.00ns)   --->   "%zext_ln26_199 = zext i2 %ch_0_17 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2144 'zext' 'zext_ln26_199' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_159 : Operation 2145 [1/1] (1.82ns)   --->   "%add_ln26_132 = add i6 %zext_ln26_115, %sub_ln26_72" [conv_1/conv_1.cpp:26]   --->   Operation 2145 'add' 'add_ln26_132' <Predicate = (!icmp_ln24_17)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2146 [1/1] (0.00ns)   --->   "%tmp_328_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_132, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2146 'bitconcatenate' 'tmp_328_cast' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_159 : Operation 2147 [1/1] (1.63ns)   --->   "%add_ln26_133 = add i11 %zext_ln35_43, %tmp_328_cast" [conv_1/conv_1.cpp:26]   --->   Operation 2147 'add' 'add_ln26_133' <Predicate = (!icmp_ln24_17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln26_200 = zext i11 %add_ln26_133 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2148 'zext' 'zext_ln26_200' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_159 : Operation 2149 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_17 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_200" [conv_1/conv_1.cpp:26]   --->   Operation 2149 'getelementptr' 'conv_1_weights_addr_17' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_159 : Operation 2150 [1/1] (1.67ns)   --->   "%add_ln26_134 = add i13 %zext_ln26_199, %sub_ln26_73" [conv_1/conv_1.cpp:26]   --->   Operation 2150 'add' 'add_ln26_134' <Predicate = (!icmp_ln24_17)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2151 [1/1] (0.00ns)   --->   "%zext_ln26_201 = zext i13 %add_ln26_134 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2151 'zext' 'zext_ln26_201' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_159 : Operation 2152 [1/1] (0.00ns)   --->   "%conv_input_addr_17 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_201" [conv_1/conv_1.cpp:26]   --->   Operation 2152 'getelementptr' 'conv_input_addr_17' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_159 : Operation 2153 [2/2] (3.25ns)   --->   "%conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2153 'load' 'conv_1_weights_load_17' <Predicate = (!icmp_ln24_17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_159 : Operation 2154 [2/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2154 'load' 'conv_input_load_17' <Predicate = (!icmp_ln24_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_159 : Operation 2155 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_102) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2155 'specregionend' 'empty_150' <Predicate = (icmp_ln24_17)> <Delay = 0.00>
ST_159 : Operation 2156 [1/1] (0.00ns)   --->   "br label %89" [conv_1/conv_1.cpp:21]   --->   Operation 2156 'br' <Predicate = (icmp_ln24_17)> <Delay = 0.00>

State 160 <SV = 23> <Delay = 15.6>
ST_160 : Operation 2157 [1/2] (3.25ns)   --->   "%conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2157 'load' 'conv_1_weights_load_17' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_160 : Operation 2158 [1/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2158 'load' 'conv_input_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_160 : Operation 2159 [2/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %conv_1_weights_load_17, %conv_input_load_17" [conv_1/conv_1.cpp:26]   --->   Operation 2159 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 24> <Delay = 34.9>
ST_161 : Operation 2160 [1/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %conv_1_weights_load_17, %conv_input_load_17" [conv_1/conv_1.cpp:26]   --->   Operation 2160 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2161 [2/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_2_17, %tmp_1_16" [conv_1/conv_1.cpp:26]   --->   Operation 2161 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 25> <Delay = 22.5>
ST_162 : Operation 2162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2163 [1/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_2_17, %tmp_1_16" [conv_1/conv_1.cpp:26]   --->   Operation 2163 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2164 [1/1] (0.00ns)   --->   "br label %90" [conv_1/conv_1.cpp:24]   --->   Operation 2164 'br' <Predicate = true> <Delay = 0.00>

State 163 <SV = 21> <Delay = 25.8>
ST_163 : Operation 2165 [1/2] (3.25ns)   --->   "%conv_1_bias_load_17 = load float* %conv_1_bias_addr_17, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2165 'load' 'conv_1_bias_load_17' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_163 : Operation 2166 [2/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, %conv_1_bias_load_17" [conv_1/conv_1.cpp:31]   --->   Operation 2166 'fadd' 'w_sum_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 22> <Delay = 33.5>
ST_164 : Operation 2167 [1/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, %conv_1_bias_load_17" [conv_1/conv_1.cpp:31]   --->   Operation 2167 'fadd' 'w_sum_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2168 [1/1] (0.00ns)   --->   "%bitcast_ln34_17 = bitcast float %w_sum_17 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2168 'bitcast' 'bitcast_ln34_17' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2169 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_17, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2169 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2170 [1/1] (0.00ns)   --->   "%trunc_ln34_17 = trunc i32 %bitcast_ln34_17 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2170 'trunc' 'trunc_ln34_17' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2171 [1/1] (1.55ns)   --->   "%icmp_ln34_34 = icmp ne i8 %tmp_138, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2171 'icmp' 'icmp_ln34_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2172 [1/1] (2.44ns)   --->   "%icmp_ln34_35 = icmp eq i23 %trunc_ln34_17, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2172 'icmp' 'icmp_ln34_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%or_ln34_17 = or i1 %icmp_ln34_35, %icmp_ln34_34" [conv_1/conv_1.cpp:34]   --->   Operation 2173 'or' 'or_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2174 [1/1] (6.78ns)   --->   "%tmp_139 = fcmp ogt float %w_sum_17, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2174 'fcmp' 'tmp_139' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%and_ln34_17 = and i1 %or_ln34_17, %tmp_139" [conv_1/conv_1.cpp:34]   --->   Operation 2175 'and' 'and_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2176 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_17 = select i1 %and_ln34_17, float %w_sum_17, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2176 'select' 'select_ln34_17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_164 : Operation 2177 [1/1] (3.25ns)   --->   "store float %select_ln34_17, float* %conv_out_addr_17, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2177 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_164 : Operation 2178 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_92) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2178 'specregionend' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2179 [1/1] (0.00ns)   --->   "br label %87" [conv_1/conv_1.cpp:14]   --->   Operation 2179 'br' <Predicate = true> <Delay = 0.00>

State 165 <SV = 20> <Delay = 1.82>
ST_165 : Operation 2180 [1/1] (0.00ns)   --->   "%f_0_18 = phi i6 [ 0, %Col_Loop17 ], [ %add_ln14_18, %Filter1_Loop_end18 ]" [conv_1/conv_1.cpp:14]   --->   Operation 2180 'phi' 'f_0_18' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2181 [1/1] (1.42ns)   --->   "%icmp_ln14_18 = icmp eq i6 %f_0_18, -32" [conv_1/conv_1.cpp:14]   --->   Operation 2181 'icmp' 'icmp_ln14_18' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2182 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2182 'speclooptripcount' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2183 [1/1] (1.82ns)   --->   "%add_ln14_18 = add i6 %f_0_18, 1" [conv_1/conv_1.cpp:14]   --->   Operation 2183 'add' 'add_ln14_18' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_18, label %Col_Loop18, label %Filter1_Loop_begin18" [conv_1/conv_1.cpp:14]   --->   Operation 2184 'br' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2185 'specloopname' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2186 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2186 'specregionbegin' 'tmp_96' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2187 [1/1] (0.00ns)   --->   "%zext_ln26_98 = zext i6 %f_0_18 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2187 'zext' 'zext_ln26_98' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2188 [1/1] (0.00ns)   --->   "%zext_ln35_46 = zext i6 %f_0_18 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 2188 'zext' 'zext_ln35_46' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_229 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_16, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 2189 'partselect' 'tmp_229' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2190 [1/1] (0.00ns)   --->   "%tmp_230 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_229, i6 %f_0_18)" [conv_1/conv_1.cpp:35]   --->   Operation 2190 'bitconcatenate' 'tmp_230' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln35_47 = zext i15 %tmp_230 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 2191 'zext' 'zext_ln35_47' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2192 [1/1] (0.00ns)   --->   "%conv_out_addr_18 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_47" [conv_1/conv_1.cpp:35]   --->   Operation 2192 'getelementptr' 'conv_out_addr_18' <Predicate = (!icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2193 [1/1] (1.76ns)   --->   "br label %93" [conv_1/conv_1.cpp:18]   --->   Operation 2193 'br' <Predicate = (!icmp_ln14_18)> <Delay = 1.76>
ST_165 : Operation 2194 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_91) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 2194 'specregionend' 'empty_152' <Predicate = (icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2195 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 2195 'specregionbegin' 'tmp_95' <Predicate = (icmp_ln14_18)> <Delay = 0.00>
ST_165 : Operation 2196 [1/1] (1.76ns)   --->   "br label %97" [conv_1/conv_1.cpp:14]   --->   Operation 2196 'br' <Predicate = (icmp_ln14_18)> <Delay = 1.76>

State 166 <SV = 21> <Delay = 3.51>
ST_166 : Operation 2197 [1/1] (0.00ns)   --->   "%wr_0_18 = phi i2 [ 0, %Filter1_Loop_begin18 ], [ %add_ln18_18, %W_Row_Loop_end18 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2197 'phi' 'wr_0_18' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2198 [1/1] (0.00ns)   --->   "%w_sum_0_18 = phi float [ 0.000000e+00, %Filter1_Loop_begin18 ], [ %w_sum_1_18, %W_Row_Loop_end18 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2198 'phi' 'w_sum_0_18' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2199 [1/1] (0.00ns)   --->   "%zext_ln18_18 = zext i2 %wr_0_18 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2199 'zext' 'zext_ln18_18' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2200 [1/1] (0.95ns)   --->   "%icmp_ln18_18 = icmp eq i2 %wr_0_18, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2200 'icmp' 'icmp_ln18_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2201 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2201 'speclooptripcount' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2202 [1/1] (1.56ns)   --->   "%add_ln18_18 = add i2 %wr_0_18, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2202 'add' 'add_ln18_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2203 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_18, label %Filter1_Loop_end18, label %W_Row_Loop_begin18" [conv_1/conv_1.cpp:18]   --->   Operation 2203 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2204 'specloopname' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2205 'specregionbegin' 'tmp_101' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2206 [1/1] (0.00ns)   --->   "%tmp_234 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_18, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2206 'bitconcatenate' 'tmp_234' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln26_186 = zext i4 %tmp_234 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2207 'zext' 'zext_ln26_186' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2208 [1/1] (1.73ns)   --->   "%sub_ln26_70 = sub i5 %zext_ln26_186, %zext_ln18_18" [conv_1/conv_1.cpp:26]   --->   Operation 2208 'sub' 'sub_ln26_70' <Predicate = (!icmp_ln18_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln26_55 = sext i5 %sub_ln26_70 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2209 'sext' 'sext_ln26_55' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2210 [1/1] (1.78ns)   --->   "%add_ln26_18 = add i5 %zext_ln18_18, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2210 'add' 'add_ln26_18' <Predicate = (!icmp_ln18_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2211 [1/1] (0.00ns)   --->   "%tmp_235 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_18, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2211 'bitconcatenate' 'tmp_235' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2212 [1/1] (0.00ns)   --->   "%zext_ln26_187 = zext i10 %tmp_235 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2212 'zext' 'zext_ln26_187' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_236 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_18, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2213 'bitconcatenate' 'tmp_236' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2214 [1/1] (0.00ns)   --->   "%zext_ln26_188 = zext i7 %tmp_236 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2214 'zext' 'zext_ln26_188' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2215 [1/1] (1.73ns)   --->   "%sub_ln26_71 = sub i11 %zext_ln26_187, %zext_ln26_188" [conv_1/conv_1.cpp:26]   --->   Operation 2215 'sub' 'sub_ln26_71' <Predicate = (!icmp_ln18_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln26_56 = sext i11 %sub_ln26_71 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2216 'sext' 'sext_ln26_56' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2217 [1/1] (1.76ns)   --->   "br label %94" [conv_1/conv_1.cpp:21]   --->   Operation 2217 'br' <Predicate = (!icmp_ln18_18)> <Delay = 1.76>
ST_166 : Operation 2218 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_18 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_98" [conv_1/conv_1.cpp:31]   --->   Operation 2218 'getelementptr' 'conv_1_bias_addr_18' <Predicate = (icmp_ln18_18)> <Delay = 0.00>
ST_166 : Operation 2219 [2/2] (3.25ns)   --->   "%conv_1_bias_load_18 = load float* %conv_1_bias_addr_18, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2219 'load' 'conv_1_bias_load_18' <Predicate = (icmp_ln18_18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 167 <SV = 22> <Delay = 5.09>
ST_167 : Operation 2220 [1/1] (0.00ns)   --->   "%w_sum_1_18 = phi float [ %w_sum_0_18, %W_Row_Loop_begin18 ], [ %w_sum_2_18, %W_Col_Loop_end18 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2220 'phi' 'w_sum_1_18' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2221 [1/1] (0.00ns)   --->   "%wc_0_18 = phi i2 [ 0, %W_Row_Loop_begin18 ], [ %add_ln21_17, %W_Col_Loop_end18 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2221 'phi' 'wc_0_18' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i2 %wc_0_18 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2222 'zext' 'zext_ln21_12' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2223 [1/1] (0.95ns)   --->   "%icmp_ln21_18 = icmp eq i2 %wc_0_18, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2223 'icmp' 'icmp_ln21_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2224 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2224 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2225 [1/1] (1.56ns)   --->   "%add_ln21_17 = add i2 %wc_0_18, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2225 'add' 'add_ln21_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2226 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_18, label %W_Row_Loop_end18, label %W_Col_Loop_begin18" [conv_1/conv_1.cpp:21]   --->   Operation 2226 'br' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2227 'specloopname' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2228 'specregionbegin' 'tmp_106' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln26_197 = zext i2 %wc_0_18 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2229 'zext' 'zext_ln26_197' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2230 [1/1] (1.78ns)   --->   "%add_ln26_130 = add i6 %sext_ln26_55, %zext_ln26_197" [conv_1/conv_1.cpp:26]   --->   Operation 2230 'add' 'add_ln26_130' <Predicate = (!icmp_ln21_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_76)   --->   "%shl_ln26_18 = shl i6 %add_ln26_130, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2231 'shl' 'shl_ln26_18' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2232 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_76 = sub i6 %shl_ln26_18, %add_ln26_130" [conv_1/conv_1.cpp:26]   --->   Operation 2232 'sub' 'sub_ln26_76' <Predicate = (!icmp_ln21_18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2233 [1/1] (1.78ns)   --->   "%add_ln26_39 = add i5 %zext_ln21_12, -14" [conv_1/conv_1.cpp:26]   --->   Operation 2233 'add' 'add_ln26_39' <Predicate = (!icmp_ln21_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2234 [1/1] (0.00ns)   --->   "%zext_ln26_198 = zext i5 %add_ln26_39 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2234 'zext' 'zext_ln26_198' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2235 [1/1] (1.63ns)   --->   "%add_ln26_131 = add i12 %sext_ln26_56, %zext_ln26_198" [conv_1/conv_1.cpp:26]   --->   Operation 2235 'add' 'add_ln26_131' <Predicate = (!icmp_ln21_18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln26_60 = sext i12 %add_ln26_131 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2236 'sext' 'sext_ln26_60' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2237 [1/1] (0.00ns)   --->   "%trunc_ln26_18 = trunc i12 %add_ln26_131 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2237 'trunc' 'trunc_ln26_18' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2238 [1/1] (0.00ns)   --->   "%p_shl37_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_18, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2238 'bitconcatenate' 'p_shl37_cast' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2239 [1/1] (1.67ns)   --->   "%sub_ln26_77 = sub i13 %p_shl37_cast, %sext_ln26_60" [conv_1/conv_1.cpp:26]   --->   Operation 2239 'sub' 'sub_ln26_77' <Predicate = (!icmp_ln21_18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2240 [1/1] (1.76ns)   --->   "br label %95" [conv_1/conv_1.cpp:24]   --->   Operation 2240 'br' <Predicate = (!icmp_ln21_18)> <Delay = 1.76>
ST_167 : Operation 2241 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_101) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2241 'specregionend' 'empty_156' <Predicate = (icmp_ln21_18)> <Delay = 0.00>
ST_167 : Operation 2242 [1/1] (0.00ns)   --->   "br label %93" [conv_1/conv_1.cpp:18]   --->   Operation 2242 'br' <Predicate = (icmp_ln21_18)> <Delay = 0.00>

State 168 <SV = 23> <Delay = 6.71>
ST_168 : Operation 2243 [1/1] (0.00ns)   --->   "%w_sum_2_18 = phi float [ %w_sum_1_18, %W_Col_Loop_begin18 ], [ %w_sum_3_17, %96 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2243 'phi' 'w_sum_2_18' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2244 [1/1] (0.00ns)   --->   "%ch_0_18 = phi i2 [ 0, %W_Col_Loop_begin18 ], [ %add_ln24_18, %96 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2244 'phi' 'ch_0_18' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2245 [1/1] (0.95ns)   --->   "%icmp_ln24_18 = icmp eq i2 %ch_0_18, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2245 'icmp' 'icmp_ln24_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2246 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2246 'speclooptripcount' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2247 [1/1] (1.56ns)   --->   "%add_ln24_18 = add i2 %ch_0_18, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2247 'add' 'add_ln24_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_18, label %W_Col_Loop_end18, label %96" [conv_1/conv_1.cpp:24]   --->   Operation 2248 'br' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 2249 [1/1] (0.00ns)   --->   "%zext_ln26_121 = zext i2 %ch_0_18 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2249 'zext' 'zext_ln26_121' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_168 : Operation 2250 [1/1] (0.00ns)   --->   "%zext_ln26_207 = zext i2 %ch_0_18 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2250 'zext' 'zext_ln26_207' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_168 : Operation 2251 [1/1] (1.82ns)   --->   "%add_ln26_137 = add i6 %zext_ln26_121, %sub_ln26_76" [conv_1/conv_1.cpp:26]   --->   Operation 2251 'add' 'add_ln26_137' <Predicate = (!icmp_ln24_18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_335_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_137, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2252 'bitconcatenate' 'tmp_335_cast' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_168 : Operation 2253 [1/1] (1.63ns)   --->   "%add_ln26_138 = add i11 %zext_ln35_46, %tmp_335_cast" [conv_1/conv_1.cpp:26]   --->   Operation 2253 'add' 'add_ln26_138' <Predicate = (!icmp_ln24_18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln26_208 = zext i11 %add_ln26_138 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2254 'zext' 'zext_ln26_208' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_168 : Operation 2255 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_18 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_208" [conv_1/conv_1.cpp:26]   --->   Operation 2255 'getelementptr' 'conv_1_weights_addr_18' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_168 : Operation 2256 [1/1] (1.67ns)   --->   "%add_ln26_139 = add i13 %zext_ln26_207, %sub_ln26_77" [conv_1/conv_1.cpp:26]   --->   Operation 2256 'add' 'add_ln26_139' <Predicate = (!icmp_ln24_18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2257 [1/1] (0.00ns)   --->   "%zext_ln26_209 = zext i13 %add_ln26_139 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2257 'zext' 'zext_ln26_209' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_168 : Operation 2258 [1/1] (0.00ns)   --->   "%conv_input_addr_18 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_209" [conv_1/conv_1.cpp:26]   --->   Operation 2258 'getelementptr' 'conv_input_addr_18' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_168 : Operation 2259 [2/2] (3.25ns)   --->   "%conv_1_weights_load_18 = load float* %conv_1_weights_addr_18, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2259 'load' 'conv_1_weights_load_18' <Predicate = (!icmp_ln24_18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_168 : Operation 2260 [2/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2260 'load' 'conv_input_load_18' <Predicate = (!icmp_ln24_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_168 : Operation 2261 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_106) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2261 'specregionend' 'empty_158' <Predicate = (icmp_ln24_18)> <Delay = 0.00>
ST_168 : Operation 2262 [1/1] (0.00ns)   --->   "br label %94" [conv_1/conv_1.cpp:21]   --->   Operation 2262 'br' <Predicate = (icmp_ln24_18)> <Delay = 0.00>

State 169 <SV = 24> <Delay = 15.6>
ST_169 : Operation 2263 [1/2] (3.25ns)   --->   "%conv_1_weights_load_18 = load float* %conv_1_weights_addr_18, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2263 'load' 'conv_1_weights_load_18' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_169 : Operation 2264 [1/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2264 'load' 'conv_input_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_169 : Operation 2265 [2/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %conv_1_weights_load_18, %conv_input_load_18" [conv_1/conv_1.cpp:26]   --->   Operation 2265 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 25> <Delay = 34.9>
ST_170 : Operation 2266 [1/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %conv_1_weights_load_18, %conv_input_load_18" [conv_1/conv_1.cpp:26]   --->   Operation 2266 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2267 [2/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_2_18, %tmp_1_17" [conv_1/conv_1.cpp:26]   --->   Operation 2267 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 26> <Delay = 22.5>
ST_171 : Operation 2268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2268 'specloopname' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2269 [1/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_2_18, %tmp_1_17" [conv_1/conv_1.cpp:26]   --->   Operation 2269 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2270 [1/1] (0.00ns)   --->   "br label %95" [conv_1/conv_1.cpp:24]   --->   Operation 2270 'br' <Predicate = true> <Delay = 0.00>

State 172 <SV = 22> <Delay = 25.8>
ST_172 : Operation 2271 [1/2] (3.25ns)   --->   "%conv_1_bias_load_18 = load float* %conv_1_bias_addr_18, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2271 'load' 'conv_1_bias_load_18' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_172 : Operation 2272 [2/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, %conv_1_bias_load_18" [conv_1/conv_1.cpp:31]   --->   Operation 2272 'fadd' 'w_sum_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 23> <Delay = 33.5>
ST_173 : Operation 2273 [1/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, %conv_1_bias_load_18" [conv_1/conv_1.cpp:31]   --->   Operation 2273 'fadd' 'w_sum_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2274 [1/1] (0.00ns)   --->   "%bitcast_ln34_18 = bitcast float %w_sum_18 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2274 'bitcast' 'bitcast_ln34_18' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2275 [1/1] (0.00ns)   --->   "%tmp_140 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_18, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2275 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2276 [1/1] (0.00ns)   --->   "%trunc_ln34_18 = trunc i32 %bitcast_ln34_18 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2276 'trunc' 'trunc_ln34_18' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2277 [1/1] (1.55ns)   --->   "%icmp_ln34_36 = icmp ne i8 %tmp_140, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2277 'icmp' 'icmp_ln34_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2278 [1/1] (2.44ns)   --->   "%icmp_ln34_37 = icmp eq i23 %trunc_ln34_18, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2278 'icmp' 'icmp_ln34_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%or_ln34_18 = or i1 %icmp_ln34_37, %icmp_ln34_36" [conv_1/conv_1.cpp:34]   --->   Operation 2279 'or' 'or_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2280 [1/1] (6.78ns)   --->   "%tmp_141 = fcmp ogt float %w_sum_18, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2280 'fcmp' 'tmp_141' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%and_ln34_18 = and i1 %or_ln34_18, %tmp_141" [conv_1/conv_1.cpp:34]   --->   Operation 2281 'and' 'and_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2282 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_18 = select i1 %and_ln34_18, float %w_sum_18, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2282 'select' 'select_ln34_18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 2283 [1/1] (3.25ns)   --->   "store float %select_ln34_18, float* %conv_out_addr_18, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2283 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_173 : Operation 2284 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_96) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2284 'specregionend' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2285 [1/1] (0.00ns)   --->   "br label %92" [conv_1/conv_1.cpp:14]   --->   Operation 2285 'br' <Predicate = true> <Delay = 0.00>

State 174 <SV = 21> <Delay = 1.94>
ST_174 : Operation 2286 [1/1] (0.00ns)   --->   "%f_0_19 = phi i6 [ 0, %Col_Loop18 ], [ %add_ln14_19, %Filter1_Loop_end19 ]" [conv_1/conv_1.cpp:14]   --->   Operation 2286 'phi' 'f_0_19' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2287 [1/1] (1.42ns)   --->   "%icmp_ln14_19 = icmp eq i6 %f_0_19, -32" [conv_1/conv_1.cpp:14]   --->   Operation 2287 'icmp' 'icmp_ln14_19' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2288 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2288 'speclooptripcount' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2289 [1/1] (1.82ns)   --->   "%add_ln14_19 = add i6 %f_0_19, 1" [conv_1/conv_1.cpp:14]   --->   Operation 2289 'add' 'add_ln14_19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2290 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_19, label %Col_Loop19, label %Filter1_Loop_begin19" [conv_1/conv_1.cpp:14]   --->   Operation 2290 'br' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2291 'specloopname' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2292 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2292 'specregionbegin' 'tmp_100' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln26_104 = zext i6 %f_0_19 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2293 'zext' 'zext_ln26_104' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2294 [1/1] (0.00ns)   --->   "%zext_ln35_48 = zext i6 %f_0_19 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 2294 'zext' 'zext_ln35_48' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln35_49 = zext i6 %f_0_19 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 2295 'zext' 'zext_ln35_49' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2296 [1/1] (1.94ns)   --->   "%add_ln35_33 = add i15 %add_ln35_17, %zext_ln35_49" [conv_1/conv_1.cpp:35]   --->   Operation 2296 'add' 'add_ln35_33' <Predicate = (!icmp_ln14_19)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2297 [1/1] (0.00ns)   --->   "%zext_ln35_50 = zext i15 %add_ln35_33 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 2297 'zext' 'zext_ln35_50' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2298 [1/1] (0.00ns)   --->   "%conv_out_addr_19 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_50" [conv_1/conv_1.cpp:35]   --->   Operation 2298 'getelementptr' 'conv_out_addr_19' <Predicate = (!icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2299 [1/1] (1.76ns)   --->   "br label %98" [conv_1/conv_1.cpp:18]   --->   Operation 2299 'br' <Predicate = (!icmp_ln14_19)> <Delay = 1.76>
ST_174 : Operation 2300 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_95) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 2300 'specregionend' 'empty_160' <Predicate = (icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2301 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 2301 'specregionbegin' 'tmp_99' <Predicate = (icmp_ln14_19)> <Delay = 0.00>
ST_174 : Operation 2302 [1/1] (1.76ns)   --->   "br label %102" [conv_1/conv_1.cpp:14]   --->   Operation 2302 'br' <Predicate = (icmp_ln14_19)> <Delay = 1.76>

State 175 <SV = 22> <Delay = 3.51>
ST_175 : Operation 2303 [1/1] (0.00ns)   --->   "%wr_0_19 = phi i2 [ 0, %Filter1_Loop_begin19 ], [ %add_ln18_19, %W_Row_Loop_end19 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2303 'phi' 'wr_0_19' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2304 [1/1] (0.00ns)   --->   "%w_sum_0_19 = phi float [ 0.000000e+00, %Filter1_Loop_begin19 ], [ %w_sum_1_19, %W_Row_Loop_end19 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2304 'phi' 'w_sum_0_19' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln18_19 = zext i2 %wr_0_19 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2305 'zext' 'zext_ln18_19' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2306 [1/1] (0.95ns)   --->   "%icmp_ln18_19 = icmp eq i2 %wr_0_19, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2306 'icmp' 'icmp_ln18_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2307 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2307 'speclooptripcount' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2308 [1/1] (1.56ns)   --->   "%add_ln18_19 = add i2 %wr_0_19, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2308 'add' 'add_ln18_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2309 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_19, label %Filter1_Loop_end19, label %W_Row_Loop_begin19" [conv_1/conv_1.cpp:18]   --->   Operation 2309 'br' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 2310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2310 'specloopname' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2311 [1/1] (0.00ns)   --->   "%tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2311 'specregionbegin' 'tmp_105' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_239 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_19, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2312 'bitconcatenate' 'tmp_239' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln26_194 = zext i4 %tmp_239 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2313 'zext' 'zext_ln26_194' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2314 [1/1] (1.73ns)   --->   "%sub_ln26_74 = sub i5 %zext_ln26_194, %zext_ln18_19" [conv_1/conv_1.cpp:26]   --->   Operation 2314 'sub' 'sub_ln26_74' <Predicate = (!icmp_ln18_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2315 [1/1] (0.00ns)   --->   "%sext_ln26_58 = sext i5 %sub_ln26_74 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2315 'sext' 'sext_ln26_58' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2316 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i5 %zext_ln18_19, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2316 'add' 'add_ln26_19' <Predicate = (!icmp_ln18_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp_240 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_19, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2317 'bitconcatenate' 'tmp_240' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2318 [1/1] (0.00ns)   --->   "%zext_ln26_195 = zext i10 %tmp_240 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2318 'zext' 'zext_ln26_195' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2319 [1/1] (0.00ns)   --->   "%tmp_241 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_19, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2319 'bitconcatenate' 'tmp_241' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2320 [1/1] (0.00ns)   --->   "%zext_ln26_196 = zext i7 %tmp_241 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2320 'zext' 'zext_ln26_196' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2321 [1/1] (1.73ns)   --->   "%sub_ln26_75 = sub i11 %zext_ln26_195, %zext_ln26_196" [conv_1/conv_1.cpp:26]   --->   Operation 2321 'sub' 'sub_ln26_75' <Predicate = (!icmp_ln18_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln26_59 = sext i11 %sub_ln26_75 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2322 'sext' 'sext_ln26_59' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2323 [1/1] (1.76ns)   --->   "br label %99" [conv_1/conv_1.cpp:21]   --->   Operation 2323 'br' <Predicate = (!icmp_ln18_19)> <Delay = 1.76>
ST_175 : Operation 2324 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_19 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_104" [conv_1/conv_1.cpp:31]   --->   Operation 2324 'getelementptr' 'conv_1_bias_addr_19' <Predicate = (icmp_ln18_19)> <Delay = 0.00>
ST_175 : Operation 2325 [2/2] (3.25ns)   --->   "%conv_1_bias_load_19 = load float* %conv_1_bias_addr_19, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2325 'load' 'conv_1_bias_load_19' <Predicate = (icmp_ln18_19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 176 <SV = 23> <Delay = 5.09>
ST_176 : Operation 2326 [1/1] (0.00ns)   --->   "%w_sum_1_19 = phi float [ %w_sum_0_19, %W_Row_Loop_begin19 ], [ %w_sum_2_19, %W_Col_Loop_end19 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2326 'phi' 'w_sum_1_19' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2327 [1/1] (0.00ns)   --->   "%wc_0_19 = phi i2 [ 0, %W_Row_Loop_begin19 ], [ %add_ln21_18, %W_Col_Loop_end19 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2327 'phi' 'wc_0_19' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2328 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i2 %wc_0_19 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2328 'zext' 'zext_ln21_13' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2329 [1/1] (0.95ns)   --->   "%icmp_ln21_19 = icmp eq i2 %wc_0_19, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2329 'icmp' 'icmp_ln21_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2330 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2330 'speclooptripcount' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2331 [1/1] (1.56ns)   --->   "%add_ln21_18 = add i2 %wc_0_19, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2331 'add' 'add_ln21_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2332 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_19, label %W_Row_Loop_end19, label %W_Col_Loop_begin19" [conv_1/conv_1.cpp:21]   --->   Operation 2332 'br' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2333 'specloopname' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp_110 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2334 'specregionbegin' 'tmp_110' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln26_205 = zext i2 %wc_0_19 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2335 'zext' 'zext_ln26_205' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2336 [1/1] (1.78ns)   --->   "%add_ln26_135 = add i6 %sext_ln26_58, %zext_ln26_205" [conv_1/conv_1.cpp:26]   --->   Operation 2336 'add' 'add_ln26_135' <Predicate = (!icmp_ln21_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_80)   --->   "%shl_ln26_19 = shl i6 %add_ln26_135, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2337 'shl' 'shl_ln26_19' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2338 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_80 = sub i6 %shl_ln26_19, %add_ln26_135" [conv_1/conv_1.cpp:26]   --->   Operation 2338 'sub' 'sub_ln26_80' <Predicate = (!icmp_ln21_19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2339 [1/1] (1.78ns)   --->   "%add_ln26_40 = add i5 %zext_ln21_13, -13" [conv_1/conv_1.cpp:26]   --->   Operation 2339 'add' 'add_ln26_40' <Predicate = (!icmp_ln21_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2340 [1/1] (0.00ns)   --->   "%zext_ln26_206 = zext i5 %add_ln26_40 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2340 'zext' 'zext_ln26_206' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2341 [1/1] (1.63ns)   --->   "%add_ln26_136 = add i12 %sext_ln26_59, %zext_ln26_206" [conv_1/conv_1.cpp:26]   --->   Operation 2341 'add' 'add_ln26_136' <Predicate = (!icmp_ln21_19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln26_63 = sext i12 %add_ln26_136 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2342 'sext' 'sext_ln26_63' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2343 [1/1] (0.00ns)   --->   "%trunc_ln26_19 = trunc i12 %add_ln26_136 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2343 'trunc' 'trunc_ln26_19' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2344 [1/1] (0.00ns)   --->   "%p_shl39_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_19, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2344 'bitconcatenate' 'p_shl39_cast' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2345 [1/1] (1.67ns)   --->   "%sub_ln26_81 = sub i13 %p_shl39_cast, %sext_ln26_63" [conv_1/conv_1.cpp:26]   --->   Operation 2345 'sub' 'sub_ln26_81' <Predicate = (!icmp_ln21_19)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2346 [1/1] (1.76ns)   --->   "br label %100" [conv_1/conv_1.cpp:24]   --->   Operation 2346 'br' <Predicate = (!icmp_ln21_19)> <Delay = 1.76>
ST_176 : Operation 2347 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_105) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2347 'specregionend' 'empty_164' <Predicate = (icmp_ln21_19)> <Delay = 0.00>
ST_176 : Operation 2348 [1/1] (0.00ns)   --->   "br label %98" [conv_1/conv_1.cpp:18]   --->   Operation 2348 'br' <Predicate = (icmp_ln21_19)> <Delay = 0.00>

State 177 <SV = 24> <Delay = 6.71>
ST_177 : Operation 2349 [1/1] (0.00ns)   --->   "%w_sum_2_19 = phi float [ %w_sum_1_19, %W_Col_Loop_begin19 ], [ %w_sum_3_18, %101 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2349 'phi' 'w_sum_2_19' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2350 [1/1] (0.00ns)   --->   "%ch_0_19 = phi i2 [ 0, %W_Col_Loop_begin19 ], [ %add_ln24_19, %101 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2350 'phi' 'ch_0_19' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2351 [1/1] (0.95ns)   --->   "%icmp_ln24_19 = icmp eq i2 %ch_0_19, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2351 'icmp' 'icmp_ln24_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2352 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2352 'speclooptripcount' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2353 [1/1] (1.56ns)   --->   "%add_ln24_19 = add i2 %ch_0_19, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2353 'add' 'add_ln24_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2354 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_19, label %W_Col_Loop_end19, label %101" [conv_1/conv_1.cpp:24]   --->   Operation 2354 'br' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln26_127 = zext i2 %ch_0_19 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2355 'zext' 'zext_ln26_127' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_177 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln26_215 = zext i2 %ch_0_19 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2356 'zext' 'zext_ln26_215' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_177 : Operation 2357 [1/1] (1.82ns)   --->   "%add_ln26_142 = add i6 %zext_ln26_127, %sub_ln26_80" [conv_1/conv_1.cpp:26]   --->   Operation 2357 'add' 'add_ln26_142' <Predicate = (!icmp_ln24_19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2358 [1/1] (0.00ns)   --->   "%tmp_345_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_142, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2358 'bitconcatenate' 'tmp_345_cast' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_177 : Operation 2359 [1/1] (1.63ns)   --->   "%add_ln26_143 = add i11 %zext_ln35_48, %tmp_345_cast" [conv_1/conv_1.cpp:26]   --->   Operation 2359 'add' 'add_ln26_143' <Predicate = (!icmp_ln24_19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln26_216 = zext i11 %add_ln26_143 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2360 'zext' 'zext_ln26_216' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_177 : Operation 2361 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_19 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_216" [conv_1/conv_1.cpp:26]   --->   Operation 2361 'getelementptr' 'conv_1_weights_addr_19' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_177 : Operation 2362 [1/1] (1.67ns)   --->   "%add_ln26_144 = add i13 %zext_ln26_215, %sub_ln26_81" [conv_1/conv_1.cpp:26]   --->   Operation 2362 'add' 'add_ln26_144' <Predicate = (!icmp_ln24_19)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln26_217 = zext i13 %add_ln26_144 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2363 'zext' 'zext_ln26_217' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_177 : Operation 2364 [1/1] (0.00ns)   --->   "%conv_input_addr_19 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_217" [conv_1/conv_1.cpp:26]   --->   Operation 2364 'getelementptr' 'conv_input_addr_19' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_177 : Operation 2365 [2/2] (3.25ns)   --->   "%conv_1_weights_load_19 = load float* %conv_1_weights_addr_19, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2365 'load' 'conv_1_weights_load_19' <Predicate = (!icmp_ln24_19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_177 : Operation 2366 [2/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2366 'load' 'conv_input_load_19' <Predicate = (!icmp_ln24_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_177 : Operation 2367 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_110) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2367 'specregionend' 'empty_166' <Predicate = (icmp_ln24_19)> <Delay = 0.00>
ST_177 : Operation 2368 [1/1] (0.00ns)   --->   "br label %99" [conv_1/conv_1.cpp:21]   --->   Operation 2368 'br' <Predicate = (icmp_ln24_19)> <Delay = 0.00>

State 178 <SV = 25> <Delay = 15.6>
ST_178 : Operation 2369 [1/2] (3.25ns)   --->   "%conv_1_weights_load_19 = load float* %conv_1_weights_addr_19, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2369 'load' 'conv_1_weights_load_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_178 : Operation 2370 [1/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2370 'load' 'conv_input_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_178 : Operation 2371 [2/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %conv_1_weights_load_19, %conv_input_load_19" [conv_1/conv_1.cpp:26]   --->   Operation 2371 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 26> <Delay = 34.9>
ST_179 : Operation 2372 [1/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %conv_1_weights_load_19, %conv_input_load_19" [conv_1/conv_1.cpp:26]   --->   Operation 2372 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2373 [2/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_2_19, %tmp_1_18" [conv_1/conv_1.cpp:26]   --->   Operation 2373 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 27> <Delay = 22.5>
ST_180 : Operation 2374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2374 'specloopname' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2375 [1/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_2_19, %tmp_1_18" [conv_1/conv_1.cpp:26]   --->   Operation 2375 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2376 [1/1] (0.00ns)   --->   "br label %100" [conv_1/conv_1.cpp:24]   --->   Operation 2376 'br' <Predicate = true> <Delay = 0.00>

State 181 <SV = 23> <Delay = 25.8>
ST_181 : Operation 2377 [1/2] (3.25ns)   --->   "%conv_1_bias_load_19 = load float* %conv_1_bias_addr_19, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2377 'load' 'conv_1_bias_load_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_181 : Operation 2378 [2/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, %conv_1_bias_load_19" [conv_1/conv_1.cpp:31]   --->   Operation 2378 'fadd' 'w_sum_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 24> <Delay = 33.5>
ST_182 : Operation 2379 [1/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, %conv_1_bias_load_19" [conv_1/conv_1.cpp:31]   --->   Operation 2379 'fadd' 'w_sum_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2380 [1/1] (0.00ns)   --->   "%bitcast_ln34_19 = bitcast float %w_sum_19 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2380 'bitcast' 'bitcast_ln34_19' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_19, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2381 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2382 [1/1] (0.00ns)   --->   "%trunc_ln34_19 = trunc i32 %bitcast_ln34_19 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2382 'trunc' 'trunc_ln34_19' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2383 [1/1] (1.55ns)   --->   "%icmp_ln34_38 = icmp ne i8 %tmp_142, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2383 'icmp' 'icmp_ln34_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2384 [1/1] (2.44ns)   --->   "%icmp_ln34_39 = icmp eq i23 %trunc_ln34_19, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2384 'icmp' 'icmp_ln34_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%or_ln34_19 = or i1 %icmp_ln34_39, %icmp_ln34_38" [conv_1/conv_1.cpp:34]   --->   Operation 2385 'or' 'or_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2386 [1/1] (6.78ns)   --->   "%tmp_143 = fcmp ogt float %w_sum_19, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2386 'fcmp' 'tmp_143' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%and_ln34_19 = and i1 %or_ln34_19, %tmp_143" [conv_1/conv_1.cpp:34]   --->   Operation 2387 'and' 'and_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2388 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_19 = select i1 %and_ln34_19, float %w_sum_19, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2388 'select' 'select_ln34_19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_182 : Operation 2389 [1/1] (3.25ns)   --->   "store float %select_ln34_19, float* %conv_out_addr_19, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2389 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_182 : Operation 2390 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_100) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2390 'specregionend' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2391 [1/1] (0.00ns)   --->   "br label %97" [conv_1/conv_1.cpp:14]   --->   Operation 2391 'br' <Predicate = true> <Delay = 0.00>

State 183 <SV = 22> <Delay = 1.82>
ST_183 : Operation 2392 [1/1] (0.00ns)   --->   "%f_0_20 = phi i6 [ 0, %Col_Loop19 ], [ %add_ln14_20, %Filter1_Loop_end20 ]" [conv_1/conv_1.cpp:14]   --->   Operation 2392 'phi' 'f_0_20' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2393 [1/1] (1.42ns)   --->   "%icmp_ln14_20 = icmp eq i6 %f_0_20, -32" [conv_1/conv_1.cpp:14]   --->   Operation 2393 'icmp' 'icmp_ln14_20' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2394 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2394 'speclooptripcount' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2395 [1/1] (1.82ns)   --->   "%add_ln14_20 = add i6 %f_0_20, 1" [conv_1/conv_1.cpp:14]   --->   Operation 2395 'add' 'add_ln14_20' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2396 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_20, label %Col_Loop20, label %Filter1_Loop_begin20" [conv_1/conv_1.cpp:14]   --->   Operation 2396 'br' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2397 'specloopname' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2398 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2398 'specregionbegin' 'tmp_104' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2399 [1/1] (0.00ns)   --->   "%zext_ln26_110 = zext i6 %f_0_20 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2399 'zext' 'zext_ln26_110' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln35_51 = zext i6 %f_0_20 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 2400 'zext' 'zext_ln35_51' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2401 [1/1] (0.00ns)   --->   "%tmp_237 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_18, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 2401 'partselect' 'tmp_237' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2402 [1/1] (0.00ns)   --->   "%tmp_238 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_237, i6 %f_0_20)" [conv_1/conv_1.cpp:35]   --->   Operation 2402 'bitconcatenate' 'tmp_238' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2403 [1/1] (0.00ns)   --->   "%zext_ln35_52 = zext i15 %tmp_238 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 2403 'zext' 'zext_ln35_52' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2404 [1/1] (0.00ns)   --->   "%conv_out_addr_20 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_52" [conv_1/conv_1.cpp:35]   --->   Operation 2404 'getelementptr' 'conv_out_addr_20' <Predicate = (!icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2405 [1/1] (1.76ns)   --->   "br label %103" [conv_1/conv_1.cpp:18]   --->   Operation 2405 'br' <Predicate = (!icmp_ln14_20)> <Delay = 1.76>
ST_183 : Operation 2406 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_99) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 2406 'specregionend' 'empty_168' <Predicate = (icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2407 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 2407 'specregionbegin' 'tmp_103' <Predicate = (icmp_ln14_20)> <Delay = 0.00>
ST_183 : Operation 2408 [1/1] (1.76ns)   --->   "br label %107" [conv_1/conv_1.cpp:14]   --->   Operation 2408 'br' <Predicate = (icmp_ln14_20)> <Delay = 1.76>

State 184 <SV = 23> <Delay = 3.51>
ST_184 : Operation 2409 [1/1] (0.00ns)   --->   "%wr_0_20 = phi i2 [ 0, %Filter1_Loop_begin20 ], [ %add_ln18_20, %W_Row_Loop_end20 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2409 'phi' 'wr_0_20' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2410 [1/1] (0.00ns)   --->   "%w_sum_0_20 = phi float [ 0.000000e+00, %Filter1_Loop_begin20 ], [ %w_sum_1_20, %W_Row_Loop_end20 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2410 'phi' 'w_sum_0_20' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln18_20 = zext i2 %wr_0_20 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2411 'zext' 'zext_ln18_20' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2412 [1/1] (0.95ns)   --->   "%icmp_ln18_20 = icmp eq i2 %wr_0_20, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2412 'icmp' 'icmp_ln18_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2413 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2413 'speclooptripcount' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2414 [1/1] (1.56ns)   --->   "%add_ln18_20 = add i2 %wr_0_20, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2414 'add' 'add_ln18_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2415 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_20, label %Filter1_Loop_end20, label %W_Row_Loop_begin20" [conv_1/conv_1.cpp:18]   --->   Operation 2415 'br' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2416 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2416 'specloopname' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2417 'specregionbegin' 'tmp_109' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2418 [1/1] (0.00ns)   --->   "%tmp_242 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_20, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2418 'bitconcatenate' 'tmp_242' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2419 [1/1] (0.00ns)   --->   "%zext_ln26_202 = zext i4 %tmp_242 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2419 'zext' 'zext_ln26_202' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2420 [1/1] (1.73ns)   --->   "%sub_ln26_78 = sub i5 %zext_ln26_202, %zext_ln18_20" [conv_1/conv_1.cpp:26]   --->   Operation 2420 'sub' 'sub_ln26_78' <Predicate = (!icmp_ln18_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln26_61 = sext i5 %sub_ln26_78 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2421 'sext' 'sext_ln26_61' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2422 [1/1] (1.78ns)   --->   "%add_ln26_20 = add i5 %zext_ln18_20, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2422 'add' 'add_ln26_20' <Predicate = (!icmp_ln18_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2423 [1/1] (0.00ns)   --->   "%tmp_243 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_20, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2423 'bitconcatenate' 'tmp_243' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2424 [1/1] (0.00ns)   --->   "%zext_ln26_203 = zext i10 %tmp_243 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2424 'zext' 'zext_ln26_203' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2425 [1/1] (0.00ns)   --->   "%tmp_244 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_20, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2425 'bitconcatenate' 'tmp_244' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2426 [1/1] (0.00ns)   --->   "%zext_ln26_204 = zext i7 %tmp_244 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2426 'zext' 'zext_ln26_204' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2427 [1/1] (1.73ns)   --->   "%sub_ln26_79 = sub i11 %zext_ln26_203, %zext_ln26_204" [conv_1/conv_1.cpp:26]   --->   Operation 2427 'sub' 'sub_ln26_79' <Predicate = (!icmp_ln18_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2428 [1/1] (0.00ns)   --->   "%sext_ln26_62 = sext i11 %sub_ln26_79 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2428 'sext' 'sext_ln26_62' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2429 [1/1] (1.76ns)   --->   "br label %104" [conv_1/conv_1.cpp:21]   --->   Operation 2429 'br' <Predicate = (!icmp_ln18_20)> <Delay = 1.76>
ST_184 : Operation 2430 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_20 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_110" [conv_1/conv_1.cpp:31]   --->   Operation 2430 'getelementptr' 'conv_1_bias_addr_20' <Predicate = (icmp_ln18_20)> <Delay = 0.00>
ST_184 : Operation 2431 [2/2] (3.25ns)   --->   "%conv_1_bias_load_20 = load float* %conv_1_bias_addr_20, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2431 'load' 'conv_1_bias_load_20' <Predicate = (icmp_ln18_20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 185 <SV = 24> <Delay = 3.60>
ST_185 : Operation 2432 [1/1] (0.00ns)   --->   "%w_sum_1_20 = phi float [ %w_sum_0_20, %W_Row_Loop_begin20 ], [ %w_sum_2_20, %W_Col_Loop_end20 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2432 'phi' 'w_sum_1_20' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2433 [1/1] (0.00ns)   --->   "%wc_0_20 = phi i2 [ 0, %W_Row_Loop_begin20 ], [ %add_ln21_19, %W_Col_Loop_end20 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2433 'phi' 'wc_0_20' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2434 [1/1] (0.95ns)   --->   "%icmp_ln21_20 = icmp eq i2 %wc_0_20, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2434 'icmp' 'icmp_ln21_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2435 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2435 'speclooptripcount' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2436 [1/1] (1.56ns)   --->   "%add_ln21_19 = add i2 %wc_0_20, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2436 'add' 'add_ln21_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2437 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_20, label %W_Row_Loop_end20, label %W_Col_Loop_begin20" [conv_1/conv_1.cpp:21]   --->   Operation 2437 'br' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2438 'specloopname' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2439 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2439 'specregionbegin' 'tmp_114' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln26_213 = zext i2 %wc_0_20 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2440 'zext' 'zext_ln26_213' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2441 [1/1] (1.78ns)   --->   "%add_ln26_140 = add i6 %sext_ln26_61, %zext_ln26_213" [conv_1/conv_1.cpp:26]   --->   Operation 2441 'add' 'add_ln26_140' <Predicate = (!icmp_ln21_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_84)   --->   "%shl_ln26_20 = shl i6 %add_ln26_140, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2442 'shl' 'shl_ln26_20' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2443 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_84 = sub i6 %shl_ln26_20, %add_ln26_140" [conv_1/conv_1.cpp:26]   --->   Operation 2443 'sub' 'sub_ln26_84' <Predicate = (!icmp_ln21_20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2444 [1/1] (0.00ns)   --->   "%or_ln26_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 -3, i2 %wc_0_20)" [conv_1/conv_1.cpp:26]   --->   Operation 2444 'bitconcatenate' 'or_ln26_4' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2445 [1/1] (0.00ns)   --->   "%zext_ln26_214 = zext i5 %or_ln26_4 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2445 'zext' 'zext_ln26_214' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2446 [1/1] (1.63ns)   --->   "%add_ln26_141 = add i12 %sext_ln26_62, %zext_ln26_214" [conv_1/conv_1.cpp:26]   --->   Operation 2446 'add' 'add_ln26_141' <Predicate = (!icmp_ln21_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln26_66 = sext i12 %add_ln26_141 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2447 'sext' 'sext_ln26_66' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2448 [1/1] (0.00ns)   --->   "%trunc_ln26_20 = trunc i12 %add_ln26_141 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2448 'trunc' 'trunc_ln26_20' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2449 [1/1] (0.00ns)   --->   "%p_shl41_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_20, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2449 'bitconcatenate' 'p_shl41_cast' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2450 [1/1] (1.67ns)   --->   "%sub_ln26_85 = sub i13 %p_shl41_cast, %sext_ln26_66" [conv_1/conv_1.cpp:26]   --->   Operation 2450 'sub' 'sub_ln26_85' <Predicate = (!icmp_ln21_20)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2451 [1/1] (1.76ns)   --->   "br label %105" [conv_1/conv_1.cpp:24]   --->   Operation 2451 'br' <Predicate = (!icmp_ln21_20)> <Delay = 1.76>
ST_185 : Operation 2452 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_109) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2452 'specregionend' 'empty_172' <Predicate = (icmp_ln21_20)> <Delay = 0.00>
ST_185 : Operation 2453 [1/1] (0.00ns)   --->   "br label %103" [conv_1/conv_1.cpp:18]   --->   Operation 2453 'br' <Predicate = (icmp_ln21_20)> <Delay = 0.00>

State 186 <SV = 25> <Delay = 6.71>
ST_186 : Operation 2454 [1/1] (0.00ns)   --->   "%w_sum_2_20 = phi float [ %w_sum_1_20, %W_Col_Loop_begin20 ], [ %w_sum_3_19, %106 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2454 'phi' 'w_sum_2_20' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2455 [1/1] (0.00ns)   --->   "%ch_0_20 = phi i2 [ 0, %W_Col_Loop_begin20 ], [ %add_ln24_20, %106 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2455 'phi' 'ch_0_20' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2456 [1/1] (0.95ns)   --->   "%icmp_ln24_20 = icmp eq i2 %ch_0_20, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2456 'icmp' 'icmp_ln24_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2457 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2457 'speclooptripcount' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2458 [1/1] (1.56ns)   --->   "%add_ln24_20 = add i2 %ch_0_20, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2458 'add' 'add_ln24_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2459 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_20, label %W_Col_Loop_end20, label %106" [conv_1/conv_1.cpp:24]   --->   Operation 2459 'br' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2460 [1/1] (0.00ns)   --->   "%zext_ln26_133 = zext i2 %ch_0_20 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2460 'zext' 'zext_ln26_133' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_186 : Operation 2461 [1/1] (0.00ns)   --->   "%zext_ln26_223 = zext i2 %ch_0_20 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2461 'zext' 'zext_ln26_223' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_186 : Operation 2462 [1/1] (1.82ns)   --->   "%add_ln26_147 = add i6 %zext_ln26_133, %sub_ln26_84" [conv_1/conv_1.cpp:26]   --->   Operation 2462 'add' 'add_ln26_147' <Predicate = (!icmp_ln24_20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2463 [1/1] (0.00ns)   --->   "%tmp_352_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_147, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2463 'bitconcatenate' 'tmp_352_cast' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_186 : Operation 2464 [1/1] (1.63ns)   --->   "%add_ln26_148 = add i11 %zext_ln35_51, %tmp_352_cast" [conv_1/conv_1.cpp:26]   --->   Operation 2464 'add' 'add_ln26_148' <Predicate = (!icmp_ln24_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2465 [1/1] (0.00ns)   --->   "%zext_ln26_224 = zext i11 %add_ln26_148 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2465 'zext' 'zext_ln26_224' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_186 : Operation 2466 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_20 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_224" [conv_1/conv_1.cpp:26]   --->   Operation 2466 'getelementptr' 'conv_1_weights_addr_20' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_186 : Operation 2467 [1/1] (1.67ns)   --->   "%add_ln26_149 = add i13 %zext_ln26_223, %sub_ln26_85" [conv_1/conv_1.cpp:26]   --->   Operation 2467 'add' 'add_ln26_149' <Predicate = (!icmp_ln24_20)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2468 [1/1] (0.00ns)   --->   "%zext_ln26_225 = zext i13 %add_ln26_149 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2468 'zext' 'zext_ln26_225' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_186 : Operation 2469 [1/1] (0.00ns)   --->   "%conv_input_addr_20 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_225" [conv_1/conv_1.cpp:26]   --->   Operation 2469 'getelementptr' 'conv_input_addr_20' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_186 : Operation 2470 [2/2] (3.25ns)   --->   "%conv_1_weights_load_20 = load float* %conv_1_weights_addr_20, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2470 'load' 'conv_1_weights_load_20' <Predicate = (!icmp_ln24_20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_186 : Operation 2471 [2/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2471 'load' 'conv_input_load_20' <Predicate = (!icmp_ln24_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_186 : Operation 2472 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_114) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2472 'specregionend' 'empty_174' <Predicate = (icmp_ln24_20)> <Delay = 0.00>
ST_186 : Operation 2473 [1/1] (0.00ns)   --->   "br label %104" [conv_1/conv_1.cpp:21]   --->   Operation 2473 'br' <Predicate = (icmp_ln24_20)> <Delay = 0.00>

State 187 <SV = 26> <Delay = 15.6>
ST_187 : Operation 2474 [1/2] (3.25ns)   --->   "%conv_1_weights_load_20 = load float* %conv_1_weights_addr_20, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2474 'load' 'conv_1_weights_load_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_187 : Operation 2475 [1/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2475 'load' 'conv_input_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_187 : Operation 2476 [2/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %conv_1_weights_load_20, %conv_input_load_20" [conv_1/conv_1.cpp:26]   --->   Operation 2476 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 27> <Delay = 34.9>
ST_188 : Operation 2477 [1/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %conv_1_weights_load_20, %conv_input_load_20" [conv_1/conv_1.cpp:26]   --->   Operation 2477 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2478 [2/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_2_20, %tmp_1_19" [conv_1/conv_1.cpp:26]   --->   Operation 2478 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 28> <Delay = 22.5>
ST_189 : Operation 2479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2479 'specloopname' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2480 [1/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_2_20, %tmp_1_19" [conv_1/conv_1.cpp:26]   --->   Operation 2480 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2481 [1/1] (0.00ns)   --->   "br label %105" [conv_1/conv_1.cpp:24]   --->   Operation 2481 'br' <Predicate = true> <Delay = 0.00>

State 190 <SV = 24> <Delay = 25.8>
ST_190 : Operation 2482 [1/2] (3.25ns)   --->   "%conv_1_bias_load_20 = load float* %conv_1_bias_addr_20, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2482 'load' 'conv_1_bias_load_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_190 : Operation 2483 [2/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, %conv_1_bias_load_20" [conv_1/conv_1.cpp:31]   --->   Operation 2483 'fadd' 'w_sum_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 25> <Delay = 33.5>
ST_191 : Operation 2484 [1/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, %conv_1_bias_load_20" [conv_1/conv_1.cpp:31]   --->   Operation 2484 'fadd' 'w_sum_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2485 [1/1] (0.00ns)   --->   "%bitcast_ln34_20 = bitcast float %w_sum_20 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2485 'bitcast' 'bitcast_ln34_20' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2486 [1/1] (0.00ns)   --->   "%tmp_144 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_20, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2486 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2487 [1/1] (0.00ns)   --->   "%trunc_ln34_20 = trunc i32 %bitcast_ln34_20 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2487 'trunc' 'trunc_ln34_20' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2488 [1/1] (1.55ns)   --->   "%icmp_ln34_40 = icmp ne i8 %tmp_144, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2488 'icmp' 'icmp_ln34_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2489 [1/1] (2.44ns)   --->   "%icmp_ln34_41 = icmp eq i23 %trunc_ln34_20, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2489 'icmp' 'icmp_ln34_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%or_ln34_20 = or i1 %icmp_ln34_41, %icmp_ln34_40" [conv_1/conv_1.cpp:34]   --->   Operation 2490 'or' 'or_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2491 [1/1] (6.78ns)   --->   "%tmp_145 = fcmp ogt float %w_sum_20, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2491 'fcmp' 'tmp_145' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%and_ln34_20 = and i1 %or_ln34_20, %tmp_145" [conv_1/conv_1.cpp:34]   --->   Operation 2492 'and' 'and_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2493 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_20 = select i1 %and_ln34_20, float %w_sum_20, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2493 'select' 'select_ln34_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_191 : Operation 2494 [1/1] (3.25ns)   --->   "store float %select_ln34_20, float* %conv_out_addr_20, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2494 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_191 : Operation 2495 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_104) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2495 'specregionend' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2496 [1/1] (0.00ns)   --->   "br label %102" [conv_1/conv_1.cpp:14]   --->   Operation 2496 'br' <Predicate = true> <Delay = 0.00>

State 192 <SV = 23> <Delay = 1.94>
ST_192 : Operation 2497 [1/1] (0.00ns)   --->   "%f_0_21 = phi i6 [ 0, %Col_Loop20 ], [ %add_ln14_21, %Filter1_Loop_end21 ]" [conv_1/conv_1.cpp:14]   --->   Operation 2497 'phi' 'f_0_21' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2498 [1/1] (1.42ns)   --->   "%icmp_ln14_21 = icmp eq i6 %f_0_21, -32" [conv_1/conv_1.cpp:14]   --->   Operation 2498 'icmp' 'icmp_ln14_21' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2499 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2499 'speclooptripcount' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2500 [1/1] (1.82ns)   --->   "%add_ln14_21 = add i6 %f_0_21, 1" [conv_1/conv_1.cpp:14]   --->   Operation 2500 'add' 'add_ln14_21' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2501 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_21, label %Col_Loop21, label %Filter1_Loop_begin21" [conv_1/conv_1.cpp:14]   --->   Operation 2501 'br' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2502 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2502 'specloopname' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2503 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2503 'specregionbegin' 'tmp_108' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2504 [1/1] (0.00ns)   --->   "%zext_ln26_116 = zext i6 %f_0_21 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2504 'zext' 'zext_ln26_116' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2505 [1/1] (0.00ns)   --->   "%zext_ln35_53 = zext i6 %f_0_21 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 2505 'zext' 'zext_ln35_53' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2506 [1/1] (0.00ns)   --->   "%zext_ln35_54 = zext i6 %f_0_21 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 2506 'zext' 'zext_ln35_54' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2507 [1/1] (1.94ns)   --->   "%add_ln35_34 = add i15 %add_ln35_19, %zext_ln35_54" [conv_1/conv_1.cpp:35]   --->   Operation 2507 'add' 'add_ln35_34' <Predicate = (!icmp_ln14_21)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2508 [1/1] (0.00ns)   --->   "%zext_ln35_55 = zext i15 %add_ln35_34 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 2508 'zext' 'zext_ln35_55' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2509 [1/1] (0.00ns)   --->   "%conv_out_addr_21 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_55" [conv_1/conv_1.cpp:35]   --->   Operation 2509 'getelementptr' 'conv_out_addr_21' <Predicate = (!icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2510 [1/1] (1.76ns)   --->   "br label %108" [conv_1/conv_1.cpp:18]   --->   Operation 2510 'br' <Predicate = (!icmp_ln14_21)> <Delay = 1.76>
ST_192 : Operation 2511 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_103) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 2511 'specregionend' 'empty_176' <Predicate = (icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 2512 'specregionbegin' 'tmp_107' <Predicate = (icmp_ln14_21)> <Delay = 0.00>
ST_192 : Operation 2513 [1/1] (1.76ns)   --->   "br label %112" [conv_1/conv_1.cpp:14]   --->   Operation 2513 'br' <Predicate = (icmp_ln14_21)> <Delay = 1.76>

State 193 <SV = 24> <Delay = 3.51>
ST_193 : Operation 2514 [1/1] (0.00ns)   --->   "%wr_0_21 = phi i2 [ 0, %Filter1_Loop_begin21 ], [ %add_ln18_21, %W_Row_Loop_end21 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2514 'phi' 'wr_0_21' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2515 [1/1] (0.00ns)   --->   "%w_sum_0_21 = phi float [ 0.000000e+00, %Filter1_Loop_begin21 ], [ %w_sum_1_21, %W_Row_Loop_end21 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2515 'phi' 'w_sum_0_21' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2516 [1/1] (0.00ns)   --->   "%zext_ln18_21 = zext i2 %wr_0_21 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2516 'zext' 'zext_ln18_21' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2517 [1/1] (0.95ns)   --->   "%icmp_ln18_21 = icmp eq i2 %wr_0_21, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2517 'icmp' 'icmp_ln18_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2518 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2518 'speclooptripcount' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2519 [1/1] (1.56ns)   --->   "%add_ln18_21 = add i2 %wr_0_21, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2519 'add' 'add_ln18_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2520 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_21, label %Filter1_Loop_end21, label %W_Row_Loop_begin21" [conv_1/conv_1.cpp:18]   --->   Operation 2520 'br' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2521 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2521 'specloopname' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2522 [1/1] (0.00ns)   --->   "%tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2522 'specregionbegin' 'tmp_113' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_247 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_21, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2523 'bitconcatenate' 'tmp_247' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2524 [1/1] (0.00ns)   --->   "%zext_ln26_210 = zext i4 %tmp_247 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2524 'zext' 'zext_ln26_210' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2525 [1/1] (1.73ns)   --->   "%sub_ln26_82 = sub i5 %zext_ln26_210, %zext_ln18_21" [conv_1/conv_1.cpp:26]   --->   Operation 2525 'sub' 'sub_ln26_82' <Predicate = (!icmp_ln18_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2526 [1/1] (0.00ns)   --->   "%sext_ln26_64 = sext i5 %sub_ln26_82 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2526 'sext' 'sext_ln26_64' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2527 [1/1] (1.78ns)   --->   "%add_ln26_21 = add i5 %zext_ln18_21, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2527 'add' 'add_ln26_21' <Predicate = (!icmp_ln18_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2528 [1/1] (0.00ns)   --->   "%tmp_248 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_21, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2528 'bitconcatenate' 'tmp_248' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln26_211 = zext i10 %tmp_248 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2529 'zext' 'zext_ln26_211' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_249 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_21, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2530 'bitconcatenate' 'tmp_249' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2531 [1/1] (0.00ns)   --->   "%zext_ln26_212 = zext i7 %tmp_249 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2531 'zext' 'zext_ln26_212' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2532 [1/1] (1.73ns)   --->   "%sub_ln26_83 = sub i11 %zext_ln26_211, %zext_ln26_212" [conv_1/conv_1.cpp:26]   --->   Operation 2532 'sub' 'sub_ln26_83' <Predicate = (!icmp_ln18_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln26_65 = sext i11 %sub_ln26_83 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2533 'sext' 'sext_ln26_65' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2534 [1/1] (1.76ns)   --->   "br label %109" [conv_1/conv_1.cpp:21]   --->   Operation 2534 'br' <Predicate = (!icmp_ln18_21)> <Delay = 1.76>
ST_193 : Operation 2535 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_21 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_116" [conv_1/conv_1.cpp:31]   --->   Operation 2535 'getelementptr' 'conv_1_bias_addr_21' <Predicate = (icmp_ln18_21)> <Delay = 0.00>
ST_193 : Operation 2536 [2/2] (3.25ns)   --->   "%conv_1_bias_load_21 = load float* %conv_1_bias_addr_21, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2536 'load' 'conv_1_bias_load_21' <Predicate = (icmp_ln18_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 194 <SV = 25> <Delay = 5.09>
ST_194 : Operation 2537 [1/1] (0.00ns)   --->   "%w_sum_1_21 = phi float [ %w_sum_0_21, %W_Row_Loop_begin21 ], [ %w_sum_2_21, %W_Col_Loop_end21 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2537 'phi' 'w_sum_1_21' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2538 [1/1] (0.00ns)   --->   "%wc_0_21 = phi i2 [ 0, %W_Row_Loop_begin21 ], [ %add_ln21_20, %W_Col_Loop_end21 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2538 'phi' 'wc_0_21' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2539 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i2 %wc_0_21 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2539 'zext' 'zext_ln21_14' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2540 [1/1] (0.95ns)   --->   "%icmp_ln21_21 = icmp eq i2 %wc_0_21, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2540 'icmp' 'icmp_ln21_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2541 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2541 'speclooptripcount' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2542 [1/1] (1.56ns)   --->   "%add_ln21_20 = add i2 %wc_0_21, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2542 'add' 'add_ln21_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2543 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_21, label %W_Row_Loop_end21, label %W_Col_Loop_begin21" [conv_1/conv_1.cpp:21]   --->   Operation 2543 'br' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2544 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2544 'specloopname' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2545 [1/1] (0.00ns)   --->   "%tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2545 'specregionbegin' 'tmp_118' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2546 [1/1] (0.00ns)   --->   "%zext_ln26_221 = zext i2 %wc_0_21 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2546 'zext' 'zext_ln26_221' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2547 [1/1] (1.78ns)   --->   "%add_ln26_145 = add i6 %sext_ln26_64, %zext_ln26_221" [conv_1/conv_1.cpp:26]   --->   Operation 2547 'add' 'add_ln26_145' <Predicate = (!icmp_ln21_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_88)   --->   "%shl_ln26_21 = shl i6 %add_ln26_145, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2548 'shl' 'shl_ln26_21' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2549 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_88 = sub i6 %shl_ln26_21, %add_ln26_145" [conv_1/conv_1.cpp:26]   --->   Operation 2549 'sub' 'sub_ln26_88' <Predicate = (!icmp_ln21_21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2550 [1/1] (1.78ns)   --->   "%add_ln26_41 = add i5 %zext_ln21_14, -11" [conv_1/conv_1.cpp:26]   --->   Operation 2550 'add' 'add_ln26_41' <Predicate = (!icmp_ln21_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2551 [1/1] (0.00ns)   --->   "%zext_ln26_222 = zext i5 %add_ln26_41 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2551 'zext' 'zext_ln26_222' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2552 [1/1] (1.63ns)   --->   "%add_ln26_146 = add i12 %sext_ln26_65, %zext_ln26_222" [conv_1/conv_1.cpp:26]   --->   Operation 2552 'add' 'add_ln26_146' <Predicate = (!icmp_ln21_21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln26_69 = sext i12 %add_ln26_146 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2553 'sext' 'sext_ln26_69' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2554 [1/1] (0.00ns)   --->   "%trunc_ln26_21 = trunc i12 %add_ln26_146 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2554 'trunc' 'trunc_ln26_21' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2555 [1/1] (0.00ns)   --->   "%p_shl43_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_21, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2555 'bitconcatenate' 'p_shl43_cast' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2556 [1/1] (1.67ns)   --->   "%sub_ln26_89 = sub i13 %p_shl43_cast, %sext_ln26_69" [conv_1/conv_1.cpp:26]   --->   Operation 2556 'sub' 'sub_ln26_89' <Predicate = (!icmp_ln21_21)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2557 [1/1] (1.76ns)   --->   "br label %110" [conv_1/conv_1.cpp:24]   --->   Operation 2557 'br' <Predicate = (!icmp_ln21_21)> <Delay = 1.76>
ST_194 : Operation 2558 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_113) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2558 'specregionend' 'empty_180' <Predicate = (icmp_ln21_21)> <Delay = 0.00>
ST_194 : Operation 2559 [1/1] (0.00ns)   --->   "br label %108" [conv_1/conv_1.cpp:18]   --->   Operation 2559 'br' <Predicate = (icmp_ln21_21)> <Delay = 0.00>

State 195 <SV = 26> <Delay = 6.71>
ST_195 : Operation 2560 [1/1] (0.00ns)   --->   "%w_sum_2_21 = phi float [ %w_sum_1_21, %W_Col_Loop_begin21 ], [ %w_sum_3_20, %111 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2560 'phi' 'w_sum_2_21' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2561 [1/1] (0.00ns)   --->   "%ch_0_21 = phi i2 [ 0, %W_Col_Loop_begin21 ], [ %add_ln24_21, %111 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2561 'phi' 'ch_0_21' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2562 [1/1] (0.95ns)   --->   "%icmp_ln24_21 = icmp eq i2 %ch_0_21, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2562 'icmp' 'icmp_ln24_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2563 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2563 'speclooptripcount' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2564 [1/1] (1.56ns)   --->   "%add_ln24_21 = add i2 %ch_0_21, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2564 'add' 'add_ln24_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2565 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_21, label %W_Col_Loop_end21, label %111" [conv_1/conv_1.cpp:24]   --->   Operation 2565 'br' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2566 [1/1] (0.00ns)   --->   "%zext_ln26_139 = zext i2 %ch_0_21 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2566 'zext' 'zext_ln26_139' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_195 : Operation 2567 [1/1] (0.00ns)   --->   "%zext_ln26_231 = zext i2 %ch_0_21 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2567 'zext' 'zext_ln26_231' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_195 : Operation 2568 [1/1] (1.82ns)   --->   "%add_ln26_152 = add i6 %zext_ln26_139, %sub_ln26_88" [conv_1/conv_1.cpp:26]   --->   Operation 2568 'add' 'add_ln26_152' <Predicate = (!icmp_ln24_21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2569 [1/1] (0.00ns)   --->   "%tmp_362_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_152, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2569 'bitconcatenate' 'tmp_362_cast' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_195 : Operation 2570 [1/1] (1.63ns)   --->   "%add_ln26_153 = add i11 %zext_ln35_53, %tmp_362_cast" [conv_1/conv_1.cpp:26]   --->   Operation 2570 'add' 'add_ln26_153' <Predicate = (!icmp_ln24_21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2571 [1/1] (0.00ns)   --->   "%zext_ln26_232 = zext i11 %add_ln26_153 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2571 'zext' 'zext_ln26_232' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_195 : Operation 2572 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_21 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_232" [conv_1/conv_1.cpp:26]   --->   Operation 2572 'getelementptr' 'conv_1_weights_addr_21' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_195 : Operation 2573 [1/1] (1.67ns)   --->   "%add_ln26_154 = add i13 %zext_ln26_231, %sub_ln26_89" [conv_1/conv_1.cpp:26]   --->   Operation 2573 'add' 'add_ln26_154' <Predicate = (!icmp_ln24_21)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2574 [1/1] (0.00ns)   --->   "%zext_ln26_233 = zext i13 %add_ln26_154 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2574 'zext' 'zext_ln26_233' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_195 : Operation 2575 [1/1] (0.00ns)   --->   "%conv_input_addr_21 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_233" [conv_1/conv_1.cpp:26]   --->   Operation 2575 'getelementptr' 'conv_input_addr_21' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_195 : Operation 2576 [2/2] (3.25ns)   --->   "%conv_1_weights_load_21 = load float* %conv_1_weights_addr_21, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2576 'load' 'conv_1_weights_load_21' <Predicate = (!icmp_ln24_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_195 : Operation 2577 [2/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2577 'load' 'conv_input_load_21' <Predicate = (!icmp_ln24_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_195 : Operation 2578 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_118) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2578 'specregionend' 'empty_182' <Predicate = (icmp_ln24_21)> <Delay = 0.00>
ST_195 : Operation 2579 [1/1] (0.00ns)   --->   "br label %109" [conv_1/conv_1.cpp:21]   --->   Operation 2579 'br' <Predicate = (icmp_ln24_21)> <Delay = 0.00>

State 196 <SV = 27> <Delay = 15.6>
ST_196 : Operation 2580 [1/2] (3.25ns)   --->   "%conv_1_weights_load_21 = load float* %conv_1_weights_addr_21, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2580 'load' 'conv_1_weights_load_21' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_196 : Operation 2581 [1/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2581 'load' 'conv_input_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_196 : Operation 2582 [2/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %conv_1_weights_load_21, %conv_input_load_21" [conv_1/conv_1.cpp:26]   --->   Operation 2582 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 28> <Delay = 34.9>
ST_197 : Operation 2583 [1/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %conv_1_weights_load_21, %conv_input_load_21" [conv_1/conv_1.cpp:26]   --->   Operation 2583 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2584 [2/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_2_21, %tmp_1_20" [conv_1/conv_1.cpp:26]   --->   Operation 2584 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 29> <Delay = 22.5>
ST_198 : Operation 2585 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2585 'specloopname' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2586 [1/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_2_21, %tmp_1_20" [conv_1/conv_1.cpp:26]   --->   Operation 2586 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2587 [1/1] (0.00ns)   --->   "br label %110" [conv_1/conv_1.cpp:24]   --->   Operation 2587 'br' <Predicate = true> <Delay = 0.00>

State 199 <SV = 25> <Delay = 25.8>
ST_199 : Operation 2588 [1/2] (3.25ns)   --->   "%conv_1_bias_load_21 = load float* %conv_1_bias_addr_21, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2588 'load' 'conv_1_bias_load_21' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_199 : Operation 2589 [2/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, %conv_1_bias_load_21" [conv_1/conv_1.cpp:31]   --->   Operation 2589 'fadd' 'w_sum_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 26> <Delay = 33.5>
ST_200 : Operation 2590 [1/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, %conv_1_bias_load_21" [conv_1/conv_1.cpp:31]   --->   Operation 2590 'fadd' 'w_sum_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2591 [1/1] (0.00ns)   --->   "%bitcast_ln34_21 = bitcast float %w_sum_21 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2591 'bitcast' 'bitcast_ln34_21' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2592 [1/1] (0.00ns)   --->   "%tmp_146 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_21, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2592 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2593 [1/1] (0.00ns)   --->   "%trunc_ln34_21 = trunc i32 %bitcast_ln34_21 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2593 'trunc' 'trunc_ln34_21' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2594 [1/1] (1.55ns)   --->   "%icmp_ln34_42 = icmp ne i8 %tmp_146, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2594 'icmp' 'icmp_ln34_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2595 [1/1] (2.44ns)   --->   "%icmp_ln34_43 = icmp eq i23 %trunc_ln34_21, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2595 'icmp' 'icmp_ln34_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%or_ln34_21 = or i1 %icmp_ln34_43, %icmp_ln34_42" [conv_1/conv_1.cpp:34]   --->   Operation 2596 'or' 'or_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2597 [1/1] (6.78ns)   --->   "%tmp_147 = fcmp ogt float %w_sum_21, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2597 'fcmp' 'tmp_147' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%and_ln34_21 = and i1 %or_ln34_21, %tmp_147" [conv_1/conv_1.cpp:34]   --->   Operation 2598 'and' 'and_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2599 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_21 = select i1 %and_ln34_21, float %w_sum_21, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2599 'select' 'select_ln34_21' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 2600 [1/1] (3.25ns)   --->   "store float %select_ln34_21, float* %conv_out_addr_21, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2600 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_200 : Operation 2601 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_108) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2601 'specregionend' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2602 [1/1] (0.00ns)   --->   "br label %107" [conv_1/conv_1.cpp:14]   --->   Operation 2602 'br' <Predicate = true> <Delay = 0.00>

State 201 <SV = 24> <Delay = 1.82>
ST_201 : Operation 2603 [1/1] (0.00ns)   --->   "%f_0_22 = phi i6 [ 0, %Col_Loop21 ], [ %add_ln14_22, %Filter1_Loop_end22 ]" [conv_1/conv_1.cpp:14]   --->   Operation 2603 'phi' 'f_0_22' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2604 [1/1] (1.42ns)   --->   "%icmp_ln14_22 = icmp eq i6 %f_0_22, -32" [conv_1/conv_1.cpp:14]   --->   Operation 2604 'icmp' 'icmp_ln14_22' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2605 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2605 'speclooptripcount' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2606 [1/1] (1.82ns)   --->   "%add_ln14_22 = add i6 %f_0_22, 1" [conv_1/conv_1.cpp:14]   --->   Operation 2606 'add' 'add_ln14_22' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2607 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_22, label %Col_Loop22, label %Filter1_Loop_begin22" [conv_1/conv_1.cpp:14]   --->   Operation 2607 'br' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2608 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2608 'specloopname' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2609 [1/1] (0.00ns)   --->   "%tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2609 'specregionbegin' 'tmp_112' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2610 [1/1] (0.00ns)   --->   "%zext_ln26_122 = zext i6 %f_0_22 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2610 'zext' 'zext_ln26_122' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2611 [1/1] (0.00ns)   --->   "%zext_ln35_56 = zext i6 %f_0_22 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 2611 'zext' 'zext_ln35_56' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_245 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_20, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 2612 'partselect' 'tmp_245' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2613 [1/1] (0.00ns)   --->   "%tmp_246 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_245, i6 %f_0_22)" [conv_1/conv_1.cpp:35]   --->   Operation 2613 'bitconcatenate' 'tmp_246' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2614 [1/1] (0.00ns)   --->   "%zext_ln35_57 = zext i15 %tmp_246 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 2614 'zext' 'zext_ln35_57' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2615 [1/1] (0.00ns)   --->   "%conv_out_addr_22 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_57" [conv_1/conv_1.cpp:35]   --->   Operation 2615 'getelementptr' 'conv_out_addr_22' <Predicate = (!icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2616 [1/1] (1.76ns)   --->   "br label %113" [conv_1/conv_1.cpp:18]   --->   Operation 2616 'br' <Predicate = (!icmp_ln14_22)> <Delay = 1.76>
ST_201 : Operation 2617 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_107) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 2617 'specregionend' 'empty_184' <Predicate = (icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2618 [1/1] (0.00ns)   --->   "%tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 2618 'specregionbegin' 'tmp_111' <Predicate = (icmp_ln14_22)> <Delay = 0.00>
ST_201 : Operation 2619 [1/1] (1.76ns)   --->   "br label %117" [conv_1/conv_1.cpp:14]   --->   Operation 2619 'br' <Predicate = (icmp_ln14_22)> <Delay = 1.76>

State 202 <SV = 25> <Delay = 3.51>
ST_202 : Operation 2620 [1/1] (0.00ns)   --->   "%wr_0_22 = phi i2 [ 0, %Filter1_Loop_begin22 ], [ %add_ln18_22, %W_Row_Loop_end22 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2620 'phi' 'wr_0_22' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2621 [1/1] (0.00ns)   --->   "%w_sum_0_22 = phi float [ 0.000000e+00, %Filter1_Loop_begin22 ], [ %w_sum_1_22, %W_Row_Loop_end22 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2621 'phi' 'w_sum_0_22' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2622 [1/1] (0.00ns)   --->   "%zext_ln18_22 = zext i2 %wr_0_22 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2622 'zext' 'zext_ln18_22' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2623 [1/1] (0.95ns)   --->   "%icmp_ln18_22 = icmp eq i2 %wr_0_22, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2623 'icmp' 'icmp_ln18_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2624 [1/1] (0.00ns)   --->   "%empty_187 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2624 'speclooptripcount' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2625 [1/1] (1.56ns)   --->   "%add_ln18_22 = add i2 %wr_0_22, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2625 'add' 'add_ln18_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2626 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_22, label %Filter1_Loop_end22, label %W_Row_Loop_begin22" [conv_1/conv_1.cpp:18]   --->   Operation 2626 'br' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2627 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2627 'specloopname' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2628 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2628 'specregionbegin' 'tmp_117' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2629 [1/1] (0.00ns)   --->   "%tmp_250 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_22, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2629 'bitconcatenate' 'tmp_250' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2630 [1/1] (0.00ns)   --->   "%zext_ln26_218 = zext i4 %tmp_250 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2630 'zext' 'zext_ln26_218' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2631 [1/1] (1.73ns)   --->   "%sub_ln26_86 = sub i5 %zext_ln26_218, %zext_ln18_22" [conv_1/conv_1.cpp:26]   --->   Operation 2631 'sub' 'sub_ln26_86' <Predicate = (!icmp_ln18_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln26_67 = sext i5 %sub_ln26_86 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2632 'sext' 'sext_ln26_67' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2633 [1/1] (1.78ns)   --->   "%add_ln26_22 = add i5 %zext_ln18_22, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2633 'add' 'add_ln26_22' <Predicate = (!icmp_ln18_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2634 [1/1] (0.00ns)   --->   "%tmp_251 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_22, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2634 'bitconcatenate' 'tmp_251' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2635 [1/1] (0.00ns)   --->   "%zext_ln26_219 = zext i10 %tmp_251 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2635 'zext' 'zext_ln26_219' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2636 [1/1] (0.00ns)   --->   "%tmp_252 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_22, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2636 'bitconcatenate' 'tmp_252' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2637 [1/1] (0.00ns)   --->   "%zext_ln26_220 = zext i7 %tmp_252 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2637 'zext' 'zext_ln26_220' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2638 [1/1] (1.73ns)   --->   "%sub_ln26_87 = sub i11 %zext_ln26_219, %zext_ln26_220" [conv_1/conv_1.cpp:26]   --->   Operation 2638 'sub' 'sub_ln26_87' <Predicate = (!icmp_ln18_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln26_68 = sext i11 %sub_ln26_87 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2639 'sext' 'sext_ln26_68' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2640 [1/1] (1.76ns)   --->   "br label %114" [conv_1/conv_1.cpp:21]   --->   Operation 2640 'br' <Predicate = (!icmp_ln18_22)> <Delay = 1.76>
ST_202 : Operation 2641 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_22 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_122" [conv_1/conv_1.cpp:31]   --->   Operation 2641 'getelementptr' 'conv_1_bias_addr_22' <Predicate = (icmp_ln18_22)> <Delay = 0.00>
ST_202 : Operation 2642 [2/2] (3.25ns)   --->   "%conv_1_bias_load_22 = load float* %conv_1_bias_addr_22, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2642 'load' 'conv_1_bias_load_22' <Predicate = (icmp_ln18_22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 203 <SV = 26> <Delay = 5.09>
ST_203 : Operation 2643 [1/1] (0.00ns)   --->   "%w_sum_1_22 = phi float [ %w_sum_0_22, %W_Row_Loop_begin22 ], [ %w_sum_2_22, %W_Col_Loop_end22 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2643 'phi' 'w_sum_1_22' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2644 [1/1] (0.00ns)   --->   "%wc_0_22 = phi i2 [ 0, %W_Row_Loop_begin22 ], [ %add_ln21_21, %W_Col_Loop_end22 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2644 'phi' 'wc_0_22' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2645 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i2 %wc_0_22 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2645 'zext' 'zext_ln21_15' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2646 [1/1] (0.95ns)   --->   "%icmp_ln21_22 = icmp eq i2 %wc_0_22, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2646 'icmp' 'icmp_ln21_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2647 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2647 'speclooptripcount' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2648 [1/1] (1.56ns)   --->   "%add_ln21_21 = add i2 %wc_0_22, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2648 'add' 'add_ln21_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2649 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_22, label %W_Row_Loop_end22, label %W_Col_Loop_begin22" [conv_1/conv_1.cpp:21]   --->   Operation 2649 'br' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2650 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2650 'specloopname' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2651 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2651 'specregionbegin' 'tmp_122' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2652 [1/1] (0.00ns)   --->   "%zext_ln26_229 = zext i2 %wc_0_22 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2652 'zext' 'zext_ln26_229' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2653 [1/1] (1.78ns)   --->   "%add_ln26_150 = add i6 %sext_ln26_67, %zext_ln26_229" [conv_1/conv_1.cpp:26]   --->   Operation 2653 'add' 'add_ln26_150' <Predicate = (!icmp_ln21_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_92)   --->   "%shl_ln26_22 = shl i6 %add_ln26_150, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2654 'shl' 'shl_ln26_22' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2655 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_92 = sub i6 %shl_ln26_22, %add_ln26_150" [conv_1/conv_1.cpp:26]   --->   Operation 2655 'sub' 'sub_ln26_92' <Predicate = (!icmp_ln21_22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2656 [1/1] (1.78ns)   --->   "%add_ln26_42 = add i5 %zext_ln21_15, -10" [conv_1/conv_1.cpp:26]   --->   Operation 2656 'add' 'add_ln26_42' <Predicate = (!icmp_ln21_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2657 [1/1] (0.00ns)   --->   "%zext_ln26_230 = zext i5 %add_ln26_42 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2657 'zext' 'zext_ln26_230' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2658 [1/1] (1.63ns)   --->   "%add_ln26_151 = add i12 %sext_ln26_68, %zext_ln26_230" [conv_1/conv_1.cpp:26]   --->   Operation 2658 'add' 'add_ln26_151' <Predicate = (!icmp_ln21_22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln26_72 = sext i12 %add_ln26_151 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2659 'sext' 'sext_ln26_72' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2660 [1/1] (0.00ns)   --->   "%trunc_ln26_22 = trunc i12 %add_ln26_151 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2660 'trunc' 'trunc_ln26_22' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2661 [1/1] (0.00ns)   --->   "%p_shl45_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_22, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2661 'bitconcatenate' 'p_shl45_cast' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2662 [1/1] (1.67ns)   --->   "%sub_ln26_93 = sub i13 %p_shl45_cast, %sext_ln26_72" [conv_1/conv_1.cpp:26]   --->   Operation 2662 'sub' 'sub_ln26_93' <Predicate = (!icmp_ln21_22)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2663 [1/1] (1.76ns)   --->   "br label %115" [conv_1/conv_1.cpp:24]   --->   Operation 2663 'br' <Predicate = (!icmp_ln21_22)> <Delay = 1.76>
ST_203 : Operation 2664 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_117) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2664 'specregionend' 'empty_188' <Predicate = (icmp_ln21_22)> <Delay = 0.00>
ST_203 : Operation 2665 [1/1] (0.00ns)   --->   "br label %113" [conv_1/conv_1.cpp:18]   --->   Operation 2665 'br' <Predicate = (icmp_ln21_22)> <Delay = 0.00>

State 204 <SV = 27> <Delay = 6.71>
ST_204 : Operation 2666 [1/1] (0.00ns)   --->   "%w_sum_2_22 = phi float [ %w_sum_1_22, %W_Col_Loop_begin22 ], [ %w_sum_3_21, %116 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2666 'phi' 'w_sum_2_22' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2667 [1/1] (0.00ns)   --->   "%ch_0_22 = phi i2 [ 0, %W_Col_Loop_begin22 ], [ %add_ln24_22, %116 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2667 'phi' 'ch_0_22' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2668 [1/1] (0.95ns)   --->   "%icmp_ln24_22 = icmp eq i2 %ch_0_22, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2668 'icmp' 'icmp_ln24_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2669 [1/1] (0.00ns)   --->   "%empty_191 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2669 'speclooptripcount' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2670 [1/1] (1.56ns)   --->   "%add_ln24_22 = add i2 %ch_0_22, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2670 'add' 'add_ln24_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2671 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_22, label %W_Col_Loop_end22, label %116" [conv_1/conv_1.cpp:24]   --->   Operation 2671 'br' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2672 [1/1] (0.00ns)   --->   "%zext_ln26_145 = zext i2 %ch_0_22 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2672 'zext' 'zext_ln26_145' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_204 : Operation 2673 [1/1] (0.00ns)   --->   "%zext_ln26_239 = zext i2 %ch_0_22 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2673 'zext' 'zext_ln26_239' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_204 : Operation 2674 [1/1] (1.82ns)   --->   "%add_ln26_157 = add i6 %zext_ln26_145, %sub_ln26_92" [conv_1/conv_1.cpp:26]   --->   Operation 2674 'add' 'add_ln26_157' <Predicate = (!icmp_ln24_22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2675 [1/1] (0.00ns)   --->   "%tmp_369_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_157, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2675 'bitconcatenate' 'tmp_369_cast' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_204 : Operation 2676 [1/1] (1.63ns)   --->   "%add_ln26_158 = add i11 %zext_ln35_56, %tmp_369_cast" [conv_1/conv_1.cpp:26]   --->   Operation 2676 'add' 'add_ln26_158' <Predicate = (!icmp_ln24_22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2677 [1/1] (0.00ns)   --->   "%zext_ln26_240 = zext i11 %add_ln26_158 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2677 'zext' 'zext_ln26_240' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_204 : Operation 2678 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_22 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_240" [conv_1/conv_1.cpp:26]   --->   Operation 2678 'getelementptr' 'conv_1_weights_addr_22' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_204 : Operation 2679 [1/1] (1.67ns)   --->   "%add_ln26_159 = add i13 %zext_ln26_239, %sub_ln26_93" [conv_1/conv_1.cpp:26]   --->   Operation 2679 'add' 'add_ln26_159' <Predicate = (!icmp_ln24_22)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2680 [1/1] (0.00ns)   --->   "%zext_ln26_241 = zext i13 %add_ln26_159 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2680 'zext' 'zext_ln26_241' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_204 : Operation 2681 [1/1] (0.00ns)   --->   "%conv_input_addr_22 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_241" [conv_1/conv_1.cpp:26]   --->   Operation 2681 'getelementptr' 'conv_input_addr_22' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_204 : Operation 2682 [2/2] (3.25ns)   --->   "%conv_1_weights_load_22 = load float* %conv_1_weights_addr_22, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2682 'load' 'conv_1_weights_load_22' <Predicate = (!icmp_ln24_22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_204 : Operation 2683 [2/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2683 'load' 'conv_input_load_22' <Predicate = (!icmp_ln24_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_204 : Operation 2684 [1/1] (0.00ns)   --->   "%empty_190 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_122) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2684 'specregionend' 'empty_190' <Predicate = (icmp_ln24_22)> <Delay = 0.00>
ST_204 : Operation 2685 [1/1] (0.00ns)   --->   "br label %114" [conv_1/conv_1.cpp:21]   --->   Operation 2685 'br' <Predicate = (icmp_ln24_22)> <Delay = 0.00>

State 205 <SV = 28> <Delay = 15.6>
ST_205 : Operation 2686 [1/2] (3.25ns)   --->   "%conv_1_weights_load_22 = load float* %conv_1_weights_addr_22, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2686 'load' 'conv_1_weights_load_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_205 : Operation 2687 [1/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2687 'load' 'conv_input_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_205 : Operation 2688 [2/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %conv_1_weights_load_22, %conv_input_load_22" [conv_1/conv_1.cpp:26]   --->   Operation 2688 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 29> <Delay = 34.9>
ST_206 : Operation 2689 [1/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %conv_1_weights_load_22, %conv_input_load_22" [conv_1/conv_1.cpp:26]   --->   Operation 2689 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2690 [2/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_2_22, %tmp_1_21" [conv_1/conv_1.cpp:26]   --->   Operation 2690 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 30> <Delay = 22.5>
ST_207 : Operation 2691 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2691 'specloopname' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2692 [1/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_2_22, %tmp_1_21" [conv_1/conv_1.cpp:26]   --->   Operation 2692 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2693 [1/1] (0.00ns)   --->   "br label %115" [conv_1/conv_1.cpp:24]   --->   Operation 2693 'br' <Predicate = true> <Delay = 0.00>

State 208 <SV = 26> <Delay = 25.8>
ST_208 : Operation 2694 [1/2] (3.25ns)   --->   "%conv_1_bias_load_22 = load float* %conv_1_bias_addr_22, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2694 'load' 'conv_1_bias_load_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_208 : Operation 2695 [2/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, %conv_1_bias_load_22" [conv_1/conv_1.cpp:31]   --->   Operation 2695 'fadd' 'w_sum_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 27> <Delay = 33.5>
ST_209 : Operation 2696 [1/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, %conv_1_bias_load_22" [conv_1/conv_1.cpp:31]   --->   Operation 2696 'fadd' 'w_sum_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2697 [1/1] (0.00ns)   --->   "%bitcast_ln34_22 = bitcast float %w_sum_22 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2697 'bitcast' 'bitcast_ln34_22' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2698 [1/1] (0.00ns)   --->   "%tmp_148 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_22, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2698 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2699 [1/1] (0.00ns)   --->   "%trunc_ln34_22 = trunc i32 %bitcast_ln34_22 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2699 'trunc' 'trunc_ln34_22' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2700 [1/1] (1.55ns)   --->   "%icmp_ln34_44 = icmp ne i8 %tmp_148, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2700 'icmp' 'icmp_ln34_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2701 [1/1] (2.44ns)   --->   "%icmp_ln34_45 = icmp eq i23 %trunc_ln34_22, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2701 'icmp' 'icmp_ln34_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%or_ln34_22 = or i1 %icmp_ln34_45, %icmp_ln34_44" [conv_1/conv_1.cpp:34]   --->   Operation 2702 'or' 'or_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2703 [1/1] (6.78ns)   --->   "%tmp_149 = fcmp ogt float %w_sum_22, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2703 'fcmp' 'tmp_149' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%and_ln34_22 = and i1 %or_ln34_22, %tmp_149" [conv_1/conv_1.cpp:34]   --->   Operation 2704 'and' 'and_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2705 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_22 = select i1 %and_ln34_22, float %w_sum_22, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2705 'select' 'select_ln34_22' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_209 : Operation 2706 [1/1] (3.25ns)   --->   "store float %select_ln34_22, float* %conv_out_addr_22, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2706 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_209 : Operation 2707 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_112) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2707 'specregionend' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2708 [1/1] (0.00ns)   --->   "br label %112" [conv_1/conv_1.cpp:14]   --->   Operation 2708 'br' <Predicate = true> <Delay = 0.00>

State 210 <SV = 25> <Delay = 1.94>
ST_210 : Operation 2709 [1/1] (0.00ns)   --->   "%f_0_23 = phi i6 [ 0, %Col_Loop22 ], [ %add_ln14_23, %Filter1_Loop_end23 ]" [conv_1/conv_1.cpp:14]   --->   Operation 2709 'phi' 'f_0_23' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2710 [1/1] (1.42ns)   --->   "%icmp_ln14_23 = icmp eq i6 %f_0_23, -32" [conv_1/conv_1.cpp:14]   --->   Operation 2710 'icmp' 'icmp_ln14_23' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2711 [1/1] (0.00ns)   --->   "%empty_193 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2711 'speclooptripcount' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2712 [1/1] (1.82ns)   --->   "%add_ln14_23 = add i6 %f_0_23, 1" [conv_1/conv_1.cpp:14]   --->   Operation 2712 'add' 'add_ln14_23' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2713 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_23, label %Col_Loop23, label %Filter1_Loop_begin23" [conv_1/conv_1.cpp:14]   --->   Operation 2713 'br' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2714 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2714 'specloopname' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2715 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2715 'specregionbegin' 'tmp_116' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln26_128 = zext i6 %f_0_23 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2716 'zext' 'zext_ln26_128' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2717 [1/1] (0.00ns)   --->   "%zext_ln35_58 = zext i6 %f_0_23 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 2717 'zext' 'zext_ln35_58' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2718 [1/1] (0.00ns)   --->   "%zext_ln35_59 = zext i6 %f_0_23 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 2718 'zext' 'zext_ln35_59' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2719 [1/1] (1.94ns)   --->   "%add_ln35_35 = add i15 %add_ln35_21, %zext_ln35_59" [conv_1/conv_1.cpp:35]   --->   Operation 2719 'add' 'add_ln35_35' <Predicate = (!icmp_ln14_23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2720 [1/1] (0.00ns)   --->   "%zext_ln35_60 = zext i15 %add_ln35_35 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 2720 'zext' 'zext_ln35_60' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2721 [1/1] (0.00ns)   --->   "%conv_out_addr_23 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_60" [conv_1/conv_1.cpp:35]   --->   Operation 2721 'getelementptr' 'conv_out_addr_23' <Predicate = (!icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2722 [1/1] (1.76ns)   --->   "br label %118" [conv_1/conv_1.cpp:18]   --->   Operation 2722 'br' <Predicate = (!icmp_ln14_23)> <Delay = 1.76>
ST_210 : Operation 2723 [1/1] (0.00ns)   --->   "%empty_192 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_111) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 2723 'specregionend' 'empty_192' <Predicate = (icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2724 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 2724 'specregionbegin' 'tmp_115' <Predicate = (icmp_ln14_23)> <Delay = 0.00>
ST_210 : Operation 2725 [1/1] (1.76ns)   --->   "br label %122" [conv_1/conv_1.cpp:14]   --->   Operation 2725 'br' <Predicate = (icmp_ln14_23)> <Delay = 1.76>

State 211 <SV = 26> <Delay = 3.51>
ST_211 : Operation 2726 [1/1] (0.00ns)   --->   "%wr_0_23 = phi i2 [ 0, %Filter1_Loop_begin23 ], [ %add_ln18_23, %W_Row_Loop_end23 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2726 'phi' 'wr_0_23' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2727 [1/1] (0.00ns)   --->   "%w_sum_0_23 = phi float [ 0.000000e+00, %Filter1_Loop_begin23 ], [ %w_sum_1_23, %W_Row_Loop_end23 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2727 'phi' 'w_sum_0_23' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2728 [1/1] (0.00ns)   --->   "%zext_ln18_23 = zext i2 %wr_0_23 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2728 'zext' 'zext_ln18_23' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2729 [1/1] (0.95ns)   --->   "%icmp_ln18_23 = icmp eq i2 %wr_0_23, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2729 'icmp' 'icmp_ln18_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2730 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2730 'speclooptripcount' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2731 [1/1] (1.56ns)   --->   "%add_ln18_23 = add i2 %wr_0_23, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2731 'add' 'add_ln18_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2732 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_23, label %Filter1_Loop_end23, label %W_Row_Loop_begin23" [conv_1/conv_1.cpp:18]   --->   Operation 2732 'br' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2733 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2733 'specloopname' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2734 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2734 'specregionbegin' 'tmp_121' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2735 [1/1] (0.00ns)   --->   "%tmp_255 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_23, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2735 'bitconcatenate' 'tmp_255' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2736 [1/1] (0.00ns)   --->   "%zext_ln26_226 = zext i4 %tmp_255 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2736 'zext' 'zext_ln26_226' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2737 [1/1] (1.73ns)   --->   "%sub_ln26_90 = sub i5 %zext_ln26_226, %zext_ln18_23" [conv_1/conv_1.cpp:26]   --->   Operation 2737 'sub' 'sub_ln26_90' <Predicate = (!icmp_ln18_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln26_70 = sext i5 %sub_ln26_90 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2738 'sext' 'sext_ln26_70' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2739 [1/1] (1.78ns)   --->   "%add_ln26_23 = add i5 %zext_ln18_23, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2739 'add' 'add_ln26_23' <Predicate = (!icmp_ln18_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2740 [1/1] (0.00ns)   --->   "%tmp_256 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_23, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2740 'bitconcatenate' 'tmp_256' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2741 [1/1] (0.00ns)   --->   "%zext_ln26_227 = zext i10 %tmp_256 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2741 'zext' 'zext_ln26_227' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2742 [1/1] (0.00ns)   --->   "%tmp_257 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_23, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2742 'bitconcatenate' 'tmp_257' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2743 [1/1] (0.00ns)   --->   "%zext_ln26_228 = zext i7 %tmp_257 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2743 'zext' 'zext_ln26_228' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2744 [1/1] (1.73ns)   --->   "%sub_ln26_91 = sub i11 %zext_ln26_227, %zext_ln26_228" [conv_1/conv_1.cpp:26]   --->   Operation 2744 'sub' 'sub_ln26_91' <Predicate = (!icmp_ln18_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2745 [1/1] (0.00ns)   --->   "%sext_ln26_71 = sext i11 %sub_ln26_91 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2745 'sext' 'sext_ln26_71' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2746 [1/1] (1.76ns)   --->   "br label %119" [conv_1/conv_1.cpp:21]   --->   Operation 2746 'br' <Predicate = (!icmp_ln18_23)> <Delay = 1.76>
ST_211 : Operation 2747 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_23 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_128" [conv_1/conv_1.cpp:31]   --->   Operation 2747 'getelementptr' 'conv_1_bias_addr_23' <Predicate = (icmp_ln18_23)> <Delay = 0.00>
ST_211 : Operation 2748 [2/2] (3.25ns)   --->   "%conv_1_bias_load_23 = load float* %conv_1_bias_addr_23, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2748 'load' 'conv_1_bias_load_23' <Predicate = (icmp_ln18_23)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 212 <SV = 27> <Delay = 5.09>
ST_212 : Operation 2749 [1/1] (0.00ns)   --->   "%w_sum_1_23 = phi float [ %w_sum_0_23, %W_Row_Loop_begin23 ], [ %w_sum_2_23, %W_Col_Loop_end23 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2749 'phi' 'w_sum_1_23' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2750 [1/1] (0.00ns)   --->   "%wc_0_23 = phi i2 [ 0, %W_Row_Loop_begin23 ], [ %add_ln21_22, %W_Col_Loop_end23 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2750 'phi' 'wc_0_23' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2751 [1/1] (0.00ns)   --->   "%zext_ln21_16 = zext i2 %wc_0_23 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2751 'zext' 'zext_ln21_16' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2752 [1/1] (0.95ns)   --->   "%icmp_ln21_23 = icmp eq i2 %wc_0_23, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2752 'icmp' 'icmp_ln21_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2753 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2753 'speclooptripcount' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2754 [1/1] (1.56ns)   --->   "%add_ln21_22 = add i2 %wc_0_23, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2754 'add' 'add_ln21_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2755 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_23, label %W_Row_Loop_end23, label %W_Col_Loop_begin23" [conv_1/conv_1.cpp:21]   --->   Operation 2755 'br' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2756 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2756 'specloopname' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2757 [1/1] (0.00ns)   --->   "%tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2757 'specregionbegin' 'tmp_125' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2758 [1/1] (0.00ns)   --->   "%zext_ln26_237 = zext i2 %wc_0_23 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2758 'zext' 'zext_ln26_237' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2759 [1/1] (1.78ns)   --->   "%add_ln26_155 = add i6 %sext_ln26_70, %zext_ln26_237" [conv_1/conv_1.cpp:26]   --->   Operation 2759 'add' 'add_ln26_155' <Predicate = (!icmp_ln21_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_96)   --->   "%shl_ln26_23 = shl i6 %add_ln26_155, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2760 'shl' 'shl_ln26_23' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2761 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_96 = sub i6 %shl_ln26_23, %add_ln26_155" [conv_1/conv_1.cpp:26]   --->   Operation 2761 'sub' 'sub_ln26_96' <Predicate = (!icmp_ln21_23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2762 [1/1] (1.78ns)   --->   "%add_ln26_43 = add i5 %zext_ln21_16, -9" [conv_1/conv_1.cpp:26]   --->   Operation 2762 'add' 'add_ln26_43' <Predicate = (!icmp_ln21_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2763 [1/1] (0.00ns)   --->   "%zext_ln26_238 = zext i5 %add_ln26_43 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2763 'zext' 'zext_ln26_238' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2764 [1/1] (1.63ns)   --->   "%add_ln26_156 = add i12 %sext_ln26_71, %zext_ln26_238" [conv_1/conv_1.cpp:26]   --->   Operation 2764 'add' 'add_ln26_156' <Predicate = (!icmp_ln21_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln26_75 = sext i12 %add_ln26_156 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2765 'sext' 'sext_ln26_75' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2766 [1/1] (0.00ns)   --->   "%trunc_ln26_23 = trunc i12 %add_ln26_156 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2766 'trunc' 'trunc_ln26_23' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2767 [1/1] (0.00ns)   --->   "%p_shl47_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_23, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2767 'bitconcatenate' 'p_shl47_cast' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2768 [1/1] (1.67ns)   --->   "%sub_ln26_97 = sub i13 %p_shl47_cast, %sext_ln26_75" [conv_1/conv_1.cpp:26]   --->   Operation 2768 'sub' 'sub_ln26_97' <Predicate = (!icmp_ln21_23)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2769 [1/1] (1.76ns)   --->   "br label %120" [conv_1/conv_1.cpp:24]   --->   Operation 2769 'br' <Predicate = (!icmp_ln21_23)> <Delay = 1.76>
ST_212 : Operation 2770 [1/1] (0.00ns)   --->   "%empty_196 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_121) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2770 'specregionend' 'empty_196' <Predicate = (icmp_ln21_23)> <Delay = 0.00>
ST_212 : Operation 2771 [1/1] (0.00ns)   --->   "br label %118" [conv_1/conv_1.cpp:18]   --->   Operation 2771 'br' <Predicate = (icmp_ln21_23)> <Delay = 0.00>

State 213 <SV = 28> <Delay = 6.71>
ST_213 : Operation 2772 [1/1] (0.00ns)   --->   "%w_sum_2_23 = phi float [ %w_sum_1_23, %W_Col_Loop_begin23 ], [ %w_sum_3_22, %121 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2772 'phi' 'w_sum_2_23' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2773 [1/1] (0.00ns)   --->   "%ch_0_23 = phi i2 [ 0, %W_Col_Loop_begin23 ], [ %add_ln24_23, %121 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2773 'phi' 'ch_0_23' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2774 [1/1] (0.95ns)   --->   "%icmp_ln24_23 = icmp eq i2 %ch_0_23, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2774 'icmp' 'icmp_ln24_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2775 [1/1] (0.00ns)   --->   "%empty_199 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2775 'speclooptripcount' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2776 [1/1] (1.56ns)   --->   "%add_ln24_23 = add i2 %ch_0_23, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2776 'add' 'add_ln24_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2777 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_23, label %W_Col_Loop_end23, label %121" [conv_1/conv_1.cpp:24]   --->   Operation 2777 'br' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2778 [1/1] (0.00ns)   --->   "%zext_ln26_150 = zext i2 %ch_0_23 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2778 'zext' 'zext_ln26_150' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_213 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln26_247 = zext i2 %ch_0_23 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2779 'zext' 'zext_ln26_247' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_213 : Operation 2780 [1/1] (1.82ns)   --->   "%add_ln26_162 = add i6 %zext_ln26_150, %sub_ln26_96" [conv_1/conv_1.cpp:26]   --->   Operation 2780 'add' 'add_ln26_162' <Predicate = (!icmp_ln24_23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2781 [1/1] (0.00ns)   --->   "%tmp_376_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_162, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2781 'bitconcatenate' 'tmp_376_cast' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_213 : Operation 2782 [1/1] (1.63ns)   --->   "%add_ln26_163 = add i11 %zext_ln35_58, %tmp_376_cast" [conv_1/conv_1.cpp:26]   --->   Operation 2782 'add' 'add_ln26_163' <Predicate = (!icmp_ln24_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2783 [1/1] (0.00ns)   --->   "%zext_ln26_248 = zext i11 %add_ln26_163 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2783 'zext' 'zext_ln26_248' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_213 : Operation 2784 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_23 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_248" [conv_1/conv_1.cpp:26]   --->   Operation 2784 'getelementptr' 'conv_1_weights_addr_23' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_213 : Operation 2785 [1/1] (1.67ns)   --->   "%add_ln26_164 = add i13 %zext_ln26_247, %sub_ln26_97" [conv_1/conv_1.cpp:26]   --->   Operation 2785 'add' 'add_ln26_164' <Predicate = (!icmp_ln24_23)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln26_249 = zext i13 %add_ln26_164 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2786 'zext' 'zext_ln26_249' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_213 : Operation 2787 [1/1] (0.00ns)   --->   "%conv_input_addr_23 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_249" [conv_1/conv_1.cpp:26]   --->   Operation 2787 'getelementptr' 'conv_input_addr_23' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_213 : Operation 2788 [2/2] (3.25ns)   --->   "%conv_1_weights_load_23 = load float* %conv_1_weights_addr_23, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2788 'load' 'conv_1_weights_load_23' <Predicate = (!icmp_ln24_23)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_213 : Operation 2789 [2/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2789 'load' 'conv_input_load_23' <Predicate = (!icmp_ln24_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_213 : Operation 2790 [1/1] (0.00ns)   --->   "%empty_198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_125) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2790 'specregionend' 'empty_198' <Predicate = (icmp_ln24_23)> <Delay = 0.00>
ST_213 : Operation 2791 [1/1] (0.00ns)   --->   "br label %119" [conv_1/conv_1.cpp:21]   --->   Operation 2791 'br' <Predicate = (icmp_ln24_23)> <Delay = 0.00>

State 214 <SV = 29> <Delay = 15.6>
ST_214 : Operation 2792 [1/2] (3.25ns)   --->   "%conv_1_weights_load_23 = load float* %conv_1_weights_addr_23, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2792 'load' 'conv_1_weights_load_23' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_214 : Operation 2793 [1/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2793 'load' 'conv_input_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_214 : Operation 2794 [2/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %conv_1_weights_load_23, %conv_input_load_23" [conv_1/conv_1.cpp:26]   --->   Operation 2794 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 30> <Delay = 34.9>
ST_215 : Operation 2795 [1/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %conv_1_weights_load_23, %conv_input_load_23" [conv_1/conv_1.cpp:26]   --->   Operation 2795 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2796 [2/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_2_23, %tmp_1_22" [conv_1/conv_1.cpp:26]   --->   Operation 2796 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 31> <Delay = 22.5>
ST_216 : Operation 2797 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2797 'specloopname' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2798 [1/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_2_23, %tmp_1_22" [conv_1/conv_1.cpp:26]   --->   Operation 2798 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2799 [1/1] (0.00ns)   --->   "br label %120" [conv_1/conv_1.cpp:24]   --->   Operation 2799 'br' <Predicate = true> <Delay = 0.00>

State 217 <SV = 27> <Delay = 25.8>
ST_217 : Operation 2800 [1/2] (3.25ns)   --->   "%conv_1_bias_load_23 = load float* %conv_1_bias_addr_23, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2800 'load' 'conv_1_bias_load_23' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_217 : Operation 2801 [2/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, %conv_1_bias_load_23" [conv_1/conv_1.cpp:31]   --->   Operation 2801 'fadd' 'w_sum_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 28> <Delay = 33.5>
ST_218 : Operation 2802 [1/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, %conv_1_bias_load_23" [conv_1/conv_1.cpp:31]   --->   Operation 2802 'fadd' 'w_sum_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2803 [1/1] (0.00ns)   --->   "%bitcast_ln34_23 = bitcast float %w_sum_23 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2803 'bitcast' 'bitcast_ln34_23' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2804 [1/1] (0.00ns)   --->   "%tmp_150 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_23, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2804 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2805 [1/1] (0.00ns)   --->   "%trunc_ln34_23 = trunc i32 %bitcast_ln34_23 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2805 'trunc' 'trunc_ln34_23' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2806 [1/1] (1.55ns)   --->   "%icmp_ln34_46 = icmp ne i8 %tmp_150, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2806 'icmp' 'icmp_ln34_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2807 [1/1] (2.44ns)   --->   "%icmp_ln34_47 = icmp eq i23 %trunc_ln34_23, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2807 'icmp' 'icmp_ln34_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%or_ln34_23 = or i1 %icmp_ln34_47, %icmp_ln34_46" [conv_1/conv_1.cpp:34]   --->   Operation 2808 'or' 'or_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2809 [1/1] (6.78ns)   --->   "%tmp_151 = fcmp ogt float %w_sum_23, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2809 'fcmp' 'tmp_151' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%and_ln34_23 = and i1 %or_ln34_23, %tmp_151" [conv_1/conv_1.cpp:34]   --->   Operation 2810 'and' 'and_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2811 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_23 = select i1 %and_ln34_23, float %w_sum_23, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2811 'select' 'select_ln34_23' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_218 : Operation 2812 [1/1] (3.25ns)   --->   "store float %select_ln34_23, float* %conv_out_addr_23, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2812 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_218 : Operation 2813 [1/1] (0.00ns)   --->   "%empty_194 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_116) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2813 'specregionend' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2814 [1/1] (0.00ns)   --->   "br label %117" [conv_1/conv_1.cpp:14]   --->   Operation 2814 'br' <Predicate = true> <Delay = 0.00>

State 219 <SV = 26> <Delay = 1.82>
ST_219 : Operation 2815 [1/1] (0.00ns)   --->   "%f_0_24 = phi i6 [ 0, %Col_Loop23 ], [ %add_ln14_24, %Filter1_Loop_end24 ]" [conv_1/conv_1.cpp:14]   --->   Operation 2815 'phi' 'f_0_24' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2816 [1/1] (1.42ns)   --->   "%icmp_ln14_24 = icmp eq i6 %f_0_24, -32" [conv_1/conv_1.cpp:14]   --->   Operation 2816 'icmp' 'icmp_ln14_24' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2817 [1/1] (0.00ns)   --->   "%empty_201 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2817 'speclooptripcount' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2818 [1/1] (1.82ns)   --->   "%add_ln14_24 = add i6 %f_0_24, 1" [conv_1/conv_1.cpp:14]   --->   Operation 2818 'add' 'add_ln14_24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2819 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_24, label %Col_Loop24, label %Filter1_Loop_begin24" [conv_1/conv_1.cpp:14]   --->   Operation 2819 'br' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2820 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2820 'specloopname' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2821 [1/1] (0.00ns)   --->   "%tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2821 'specregionbegin' 'tmp_120' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2822 [1/1] (0.00ns)   --->   "%zext_ln26_134 = zext i6 %f_0_24 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2822 'zext' 'zext_ln26_134' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2823 [1/1] (0.00ns)   --->   "%zext_ln35_61 = zext i6 %f_0_24 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 2823 'zext' 'zext_ln35_61' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2824 [1/1] (0.00ns)   --->   "%tmp_253 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln35_22, i32 6, i32 14)" [conv_1/conv_1.cpp:35]   --->   Operation 2824 'partselect' 'tmp_253' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2825 [1/1] (0.00ns)   --->   "%tmp_254 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_253, i6 %f_0_24)" [conv_1/conv_1.cpp:35]   --->   Operation 2825 'bitconcatenate' 'tmp_254' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2826 [1/1] (0.00ns)   --->   "%zext_ln35_62 = zext i15 %tmp_254 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 2826 'zext' 'zext_ln35_62' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2827 [1/1] (0.00ns)   --->   "%conv_out_addr_24 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_62" [conv_1/conv_1.cpp:35]   --->   Operation 2827 'getelementptr' 'conv_out_addr_24' <Predicate = (!icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2828 [1/1] (1.76ns)   --->   "br label %123" [conv_1/conv_1.cpp:18]   --->   Operation 2828 'br' <Predicate = (!icmp_ln14_24)> <Delay = 1.76>
ST_219 : Operation 2829 [1/1] (0.00ns)   --->   "%empty_200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_115) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 2829 'specregionend' 'empty_200' <Predicate = (icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2830 [1/1] (0.00ns)   --->   "%tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 2830 'specregionbegin' 'tmp_119' <Predicate = (icmp_ln14_24)> <Delay = 0.00>
ST_219 : Operation 2831 [1/1] (1.76ns)   --->   "br label %127" [conv_1/conv_1.cpp:14]   --->   Operation 2831 'br' <Predicate = (icmp_ln14_24)> <Delay = 1.76>

State 220 <SV = 27> <Delay = 3.51>
ST_220 : Operation 2832 [1/1] (0.00ns)   --->   "%wr_0_24 = phi i2 [ 0, %Filter1_Loop_begin24 ], [ %add_ln18_24, %W_Row_Loop_end24 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2832 'phi' 'wr_0_24' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2833 [1/1] (0.00ns)   --->   "%w_sum_0_24 = phi float [ 0.000000e+00, %Filter1_Loop_begin24 ], [ %w_sum_1_24, %W_Row_Loop_end24 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2833 'phi' 'w_sum_0_24' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2834 [1/1] (0.00ns)   --->   "%zext_ln18_24 = zext i2 %wr_0_24 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2834 'zext' 'zext_ln18_24' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2835 [1/1] (0.95ns)   --->   "%icmp_ln18_24 = icmp eq i2 %wr_0_24, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2835 'icmp' 'icmp_ln18_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2836 [1/1] (0.00ns)   --->   "%empty_203 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2836 'speclooptripcount' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2837 [1/1] (1.56ns)   --->   "%add_ln18_24 = add i2 %wr_0_24, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2837 'add' 'add_ln18_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2838 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_24, label %Filter1_Loop_end24, label %W_Row_Loop_begin24" [conv_1/conv_1.cpp:18]   --->   Operation 2838 'br' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2839 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2839 'specloopname' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2840 [1/1] (0.00ns)   --->   "%tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2840 'specregionbegin' 'tmp_124' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2841 [1/1] (0.00ns)   --->   "%tmp_258 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_24, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2841 'bitconcatenate' 'tmp_258' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2842 [1/1] (0.00ns)   --->   "%zext_ln26_234 = zext i4 %tmp_258 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2842 'zext' 'zext_ln26_234' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2843 [1/1] (1.73ns)   --->   "%sub_ln26_94 = sub i5 %zext_ln26_234, %zext_ln18_24" [conv_1/conv_1.cpp:26]   --->   Operation 2843 'sub' 'sub_ln26_94' <Predicate = (!icmp_ln18_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln26_73 = sext i5 %sub_ln26_94 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2844 'sext' 'sext_ln26_73' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2845 [1/1] (1.78ns)   --->   "%add_ln26_24 = add i5 %zext_ln18_24, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2845 'add' 'add_ln26_24' <Predicate = (!icmp_ln18_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2846 [1/1] (0.00ns)   --->   "%tmp_259 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_24, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2846 'bitconcatenate' 'tmp_259' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2847 [1/1] (0.00ns)   --->   "%zext_ln26_235 = zext i10 %tmp_259 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2847 'zext' 'zext_ln26_235' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2848 [1/1] (0.00ns)   --->   "%tmp_260 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_24, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2848 'bitconcatenate' 'tmp_260' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2849 [1/1] (0.00ns)   --->   "%zext_ln26_236 = zext i7 %tmp_260 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2849 'zext' 'zext_ln26_236' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2850 [1/1] (1.73ns)   --->   "%sub_ln26_95 = sub i11 %zext_ln26_235, %zext_ln26_236" [conv_1/conv_1.cpp:26]   --->   Operation 2850 'sub' 'sub_ln26_95' <Predicate = (!icmp_ln18_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2851 [1/1] (0.00ns)   --->   "%sext_ln26_74 = sext i11 %sub_ln26_95 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2851 'sext' 'sext_ln26_74' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2852 [1/1] (1.76ns)   --->   "br label %124" [conv_1/conv_1.cpp:21]   --->   Operation 2852 'br' <Predicate = (!icmp_ln18_24)> <Delay = 1.76>
ST_220 : Operation 2853 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_24 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_134" [conv_1/conv_1.cpp:31]   --->   Operation 2853 'getelementptr' 'conv_1_bias_addr_24' <Predicate = (icmp_ln18_24)> <Delay = 0.00>
ST_220 : Operation 2854 [2/2] (3.25ns)   --->   "%conv_1_bias_load_24 = load float* %conv_1_bias_addr_24, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2854 'load' 'conv_1_bias_load_24' <Predicate = (icmp_ln18_24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 221 <SV = 28> <Delay = 3.60>
ST_221 : Operation 2855 [1/1] (0.00ns)   --->   "%w_sum_1_24 = phi float [ %w_sum_0_24, %W_Row_Loop_begin24 ], [ %w_sum_2_24, %W_Col_Loop_end24 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2855 'phi' 'w_sum_1_24' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2856 [1/1] (0.00ns)   --->   "%wc_0_24 = phi i2 [ 0, %W_Row_Loop_begin24 ], [ %add_ln21_23, %W_Col_Loop_end24 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2856 'phi' 'wc_0_24' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2857 [1/1] (0.95ns)   --->   "%icmp_ln21_24 = icmp eq i2 %wc_0_24, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2857 'icmp' 'icmp_ln21_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2858 [1/1] (0.00ns)   --->   "%empty_205 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2858 'speclooptripcount' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2859 [1/1] (1.56ns)   --->   "%add_ln21_23 = add i2 %wc_0_24, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2859 'add' 'add_ln21_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2860 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_24, label %W_Row_Loop_end24, label %W_Col_Loop_begin24" [conv_1/conv_1.cpp:21]   --->   Operation 2860 'br' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2861 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2861 'specloopname' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2862 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2862 'specregionbegin' 'tmp_127' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2863 [1/1] (0.00ns)   --->   "%zext_ln26_245 = zext i2 %wc_0_24 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2863 'zext' 'zext_ln26_245' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2864 [1/1] (1.78ns)   --->   "%add_ln26_160 = add i6 %sext_ln26_73, %zext_ln26_245" [conv_1/conv_1.cpp:26]   --->   Operation 2864 'add' 'add_ln26_160' <Predicate = (!icmp_ln21_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_100)   --->   "%shl_ln26_24 = shl i6 %add_ln26_160, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2865 'shl' 'shl_ln26_24' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2866 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_100 = sub i6 %shl_ln26_24, %add_ln26_160" [conv_1/conv_1.cpp:26]   --->   Operation 2866 'sub' 'sub_ln26_100' <Predicate = (!icmp_ln21_24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2867 [1/1] (0.00ns)   --->   "%or_ln26_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %wc_0_24)" [conv_1/conv_1.cpp:26]   --->   Operation 2867 'bitconcatenate' 'or_ln26_5' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i4 %or_ln26_5 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2868 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2869 [1/1] (0.00ns)   --->   "%zext_ln26_246 = zext i5 %sext_ln26_2 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2869 'zext' 'zext_ln26_246' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2870 [1/1] (1.63ns)   --->   "%add_ln26_161 = add i12 %sext_ln26_74, %zext_ln26_246" [conv_1/conv_1.cpp:26]   --->   Operation 2870 'add' 'add_ln26_161' <Predicate = (!icmp_ln21_24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln26_78 = sext i12 %add_ln26_161 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2871 'sext' 'sext_ln26_78' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2872 [1/1] (0.00ns)   --->   "%trunc_ln26_24 = trunc i12 %add_ln26_161 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2872 'trunc' 'trunc_ln26_24' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2873 [1/1] (0.00ns)   --->   "%p_shl49_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_24, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2873 'bitconcatenate' 'p_shl49_cast' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2874 [1/1] (1.67ns)   --->   "%sub_ln26_101 = sub i13 %p_shl49_cast, %sext_ln26_78" [conv_1/conv_1.cpp:26]   --->   Operation 2874 'sub' 'sub_ln26_101' <Predicate = (!icmp_ln21_24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2875 [1/1] (1.76ns)   --->   "br label %125" [conv_1/conv_1.cpp:24]   --->   Operation 2875 'br' <Predicate = (!icmp_ln21_24)> <Delay = 1.76>
ST_221 : Operation 2876 [1/1] (0.00ns)   --->   "%empty_204 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_124) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2876 'specregionend' 'empty_204' <Predicate = (icmp_ln21_24)> <Delay = 0.00>
ST_221 : Operation 2877 [1/1] (0.00ns)   --->   "br label %123" [conv_1/conv_1.cpp:18]   --->   Operation 2877 'br' <Predicate = (icmp_ln21_24)> <Delay = 0.00>

State 222 <SV = 29> <Delay = 6.71>
ST_222 : Operation 2878 [1/1] (0.00ns)   --->   "%w_sum_2_24 = phi float [ %w_sum_1_24, %W_Col_Loop_begin24 ], [ %w_sum_3_23, %126 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2878 'phi' 'w_sum_2_24' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2879 [1/1] (0.00ns)   --->   "%ch_0_24 = phi i2 [ 0, %W_Col_Loop_begin24 ], [ %add_ln24_24, %126 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2879 'phi' 'ch_0_24' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2880 [1/1] (0.95ns)   --->   "%icmp_ln24_24 = icmp eq i2 %ch_0_24, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2880 'icmp' 'icmp_ln24_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2881 [1/1] (0.00ns)   --->   "%empty_207 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2881 'speclooptripcount' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2882 [1/1] (1.56ns)   --->   "%add_ln24_24 = add i2 %ch_0_24, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2882 'add' 'add_ln24_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2883 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_24, label %W_Col_Loop_end24, label %126" [conv_1/conv_1.cpp:24]   --->   Operation 2883 'br' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2884 [1/1] (0.00ns)   --->   "%zext_ln26_153 = zext i2 %ch_0_24 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2884 'zext' 'zext_ln26_153' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_222 : Operation 2885 [1/1] (0.00ns)   --->   "%zext_ln26_252 = zext i2 %ch_0_24 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2885 'zext' 'zext_ln26_252' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_222 : Operation 2886 [1/1] (1.82ns)   --->   "%add_ln26_167 = add i6 %zext_ln26_153, %sub_ln26_100" [conv_1/conv_1.cpp:26]   --->   Operation 2886 'add' 'add_ln26_167' <Predicate = (!icmp_ln24_24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2887 [1/1] (0.00ns)   --->   "%tmp_380_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_167, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2887 'bitconcatenate' 'tmp_380_cast' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_222 : Operation 2888 [1/1] (1.63ns)   --->   "%add_ln26_168 = add i11 %zext_ln35_61, %tmp_380_cast" [conv_1/conv_1.cpp:26]   --->   Operation 2888 'add' 'add_ln26_168' <Predicate = (!icmp_ln24_24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2889 [1/1] (0.00ns)   --->   "%zext_ln26_253 = zext i11 %add_ln26_168 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2889 'zext' 'zext_ln26_253' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_222 : Operation 2890 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_24 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_253" [conv_1/conv_1.cpp:26]   --->   Operation 2890 'getelementptr' 'conv_1_weights_addr_24' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_222 : Operation 2891 [1/1] (1.67ns)   --->   "%add_ln26_169 = add i13 %zext_ln26_252, %sub_ln26_101" [conv_1/conv_1.cpp:26]   --->   Operation 2891 'add' 'add_ln26_169' <Predicate = (!icmp_ln24_24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2892 [1/1] (0.00ns)   --->   "%zext_ln26_254 = zext i13 %add_ln26_169 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2892 'zext' 'zext_ln26_254' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_222 : Operation 2893 [1/1] (0.00ns)   --->   "%conv_input_addr_24 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_254" [conv_1/conv_1.cpp:26]   --->   Operation 2893 'getelementptr' 'conv_input_addr_24' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_222 : Operation 2894 [2/2] (3.25ns)   --->   "%conv_1_weights_load_24 = load float* %conv_1_weights_addr_24, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2894 'load' 'conv_1_weights_load_24' <Predicate = (!icmp_ln24_24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_222 : Operation 2895 [2/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2895 'load' 'conv_input_load_24' <Predicate = (!icmp_ln24_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_222 : Operation 2896 [1/1] (0.00ns)   --->   "%empty_206 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_127) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2896 'specregionend' 'empty_206' <Predicate = (icmp_ln24_24)> <Delay = 0.00>
ST_222 : Operation 2897 [1/1] (0.00ns)   --->   "br label %124" [conv_1/conv_1.cpp:21]   --->   Operation 2897 'br' <Predicate = (icmp_ln24_24)> <Delay = 0.00>

State 223 <SV = 30> <Delay = 15.6>
ST_223 : Operation 2898 [1/2] (3.25ns)   --->   "%conv_1_weights_load_24 = load float* %conv_1_weights_addr_24, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2898 'load' 'conv_1_weights_load_24' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_223 : Operation 2899 [1/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2899 'load' 'conv_input_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_223 : Operation 2900 [2/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %conv_1_weights_load_24, %conv_input_load_24" [conv_1/conv_1.cpp:26]   --->   Operation 2900 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 31> <Delay = 34.9>
ST_224 : Operation 2901 [1/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %conv_1_weights_load_24, %conv_input_load_24" [conv_1/conv_1.cpp:26]   --->   Operation 2901 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2902 [2/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_2_24, %tmp_1_23" [conv_1/conv_1.cpp:26]   --->   Operation 2902 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 32> <Delay = 22.5>
ST_225 : Operation 2903 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2903 'specloopname' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2904 [1/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_2_24, %tmp_1_23" [conv_1/conv_1.cpp:26]   --->   Operation 2904 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2905 [1/1] (0.00ns)   --->   "br label %125" [conv_1/conv_1.cpp:24]   --->   Operation 2905 'br' <Predicate = true> <Delay = 0.00>

State 226 <SV = 28> <Delay = 25.8>
ST_226 : Operation 2906 [1/2] (3.25ns)   --->   "%conv_1_bias_load_24 = load float* %conv_1_bias_addr_24, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2906 'load' 'conv_1_bias_load_24' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_226 : Operation 2907 [2/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, %conv_1_bias_load_24" [conv_1/conv_1.cpp:31]   --->   Operation 2907 'fadd' 'w_sum_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 29> <Delay = 33.5>
ST_227 : Operation 2908 [1/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, %conv_1_bias_load_24" [conv_1/conv_1.cpp:31]   --->   Operation 2908 'fadd' 'w_sum_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2909 [1/1] (0.00ns)   --->   "%bitcast_ln34_24 = bitcast float %w_sum_24 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2909 'bitcast' 'bitcast_ln34_24' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2910 [1/1] (0.00ns)   --->   "%tmp_152 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_24, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2910 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2911 [1/1] (0.00ns)   --->   "%trunc_ln34_24 = trunc i32 %bitcast_ln34_24 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2911 'trunc' 'trunc_ln34_24' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2912 [1/1] (1.55ns)   --->   "%icmp_ln34_48 = icmp ne i8 %tmp_152, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2912 'icmp' 'icmp_ln34_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2913 [1/1] (2.44ns)   --->   "%icmp_ln34_49 = icmp eq i23 %trunc_ln34_24, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2913 'icmp' 'icmp_ln34_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%or_ln34_24 = or i1 %icmp_ln34_49, %icmp_ln34_48" [conv_1/conv_1.cpp:34]   --->   Operation 2914 'or' 'or_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2915 [1/1] (6.78ns)   --->   "%tmp_153 = fcmp ogt float %w_sum_24, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2915 'fcmp' 'tmp_153' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%and_ln34_24 = and i1 %or_ln34_24, %tmp_153" [conv_1/conv_1.cpp:34]   --->   Operation 2916 'and' 'and_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2917 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_24 = select i1 %and_ln34_24, float %w_sum_24, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2917 'select' 'select_ln34_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 2918 [1/1] (3.25ns)   --->   "store float %select_ln34_24, float* %conv_out_addr_24, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2918 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_227 : Operation 2919 [1/1] (0.00ns)   --->   "%empty_202 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_120) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2919 'specregionend' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2920 [1/1] (0.00ns)   --->   "br label %122" [conv_1/conv_1.cpp:14]   --->   Operation 2920 'br' <Predicate = true> <Delay = 0.00>

State 228 <SV = 27> <Delay = 1.94>
ST_228 : Operation 2921 [1/1] (0.00ns)   --->   "%f_0_25 = phi i6 [ 0, %Col_Loop24 ], [ %add_ln14_25, %Filter1_Loop_end25 ]" [conv_1/conv_1.cpp:14]   --->   Operation 2921 'phi' 'f_0_25' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2922 [1/1] (1.42ns)   --->   "%icmp_ln14_25 = icmp eq i6 %f_0_25, -32" [conv_1/conv_1.cpp:14]   --->   Operation 2922 'icmp' 'icmp_ln14_25' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2923 [1/1] (0.00ns)   --->   "%empty_209 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 2923 'speclooptripcount' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2924 [1/1] (1.82ns)   --->   "%add_ln14_25 = add i6 %f_0_25, 1" [conv_1/conv_1.cpp:14]   --->   Operation 2924 'add' 'add_ln14_25' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2925 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_25, label %Col_Loop_end, label %Filter1_Loop_begin25" [conv_1/conv_1.cpp:14]   --->   Operation 2925 'br' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2926 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2926 'specloopname' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2927 [1/1] (0.00ns)   --->   "%tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2927 'specregionbegin' 'tmp_123' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2928 [1/1] (0.00ns)   --->   "%zext_ln26_140 = zext i6 %f_0_25 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2928 'zext' 'zext_ln26_140' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2929 [1/1] (0.00ns)   --->   "%zext_ln35_63 = zext i6 %f_0_25 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 2929 'zext' 'zext_ln35_63' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2930 [1/1] (0.00ns)   --->   "%zext_ln35_64 = zext i6 %f_0_25 to i15" [conv_1/conv_1.cpp:35]   --->   Operation 2930 'zext' 'zext_ln35_64' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2931 [1/1] (1.94ns)   --->   "%add_ln35_36 = add i15 %add_ln35_23, %zext_ln35_64" [conv_1/conv_1.cpp:35]   --->   Operation 2931 'add' 'add_ln35_36' <Predicate = (!icmp_ln14_25)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2932 [1/1] (0.00ns)   --->   "%zext_ln35_65 = zext i15 %add_ln35_36 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 2932 'zext' 'zext_ln35_65' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2933 [1/1] (0.00ns)   --->   "%conv_out_addr_25 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_65" [conv_1/conv_1.cpp:35]   --->   Operation 2933 'getelementptr' 'conv_out_addr_25' <Predicate = (!icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2934 [1/1] (1.76ns)   --->   "br label %128" [conv_1/conv_1.cpp:18]   --->   Operation 2934 'br' <Predicate = (!icmp_ln14_25)> <Delay = 1.76>
ST_228 : Operation 2935 [1/1] (0.00ns)   --->   "%empty_208 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_119) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 2935 'specregionend' 'empty_208' <Predicate = (icmp_ln14_25)> <Delay = 0.00>
ST_228 : Operation 2936 [1/1] (0.00ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 2936 'br' <Predicate = (icmp_ln14_25)> <Delay = 0.00>

State 229 <SV = 28> <Delay = 3.51>
ST_229 : Operation 2937 [1/1] (0.00ns)   --->   "%wr_0_25 = phi i2 [ 0, %Filter1_Loop_begin25 ], [ %add_ln18_25, %W_Row_Loop_end25 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2937 'phi' 'wr_0_25' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2938 [1/1] (0.00ns)   --->   "%w_sum_0_25 = phi float [ 0.000000e+00, %Filter1_Loop_begin25 ], [ %w_sum_1_25, %W_Row_Loop_end25 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2938 'phi' 'w_sum_0_25' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2939 [1/1] (0.00ns)   --->   "%zext_ln18_25 = zext i2 %wr_0_25 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2939 'zext' 'zext_ln18_25' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2940 [1/1] (0.95ns)   --->   "%icmp_ln18_25 = icmp eq i2 %wr_0_25, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2940 'icmp' 'icmp_ln18_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2941 [1/1] (0.00ns)   --->   "%empty_211 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2941 'speclooptripcount' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2942 [1/1] (1.56ns)   --->   "%add_ln18_25 = add i2 %wr_0_25, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2942 'add' 'add_ln18_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2943 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_25, label %Filter1_Loop_end25, label %W_Row_Loop_begin25" [conv_1/conv_1.cpp:18]   --->   Operation 2943 'br' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2944 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2944 'specloopname' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2945 [1/1] (0.00ns)   --->   "%tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2945 'specregionbegin' 'tmp_126' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2946 [1/1] (0.00ns)   --->   "%tmp_261 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_25, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2946 'bitconcatenate' 'tmp_261' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln26_242 = zext i4 %tmp_261 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2947 'zext' 'zext_ln26_242' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2948 [1/1] (1.73ns)   --->   "%sub_ln26_98 = sub i5 %zext_ln26_242, %zext_ln18_25" [conv_1/conv_1.cpp:26]   --->   Operation 2948 'sub' 'sub_ln26_98' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2949 [1/1] (0.00ns)   --->   "%sext_ln26_76 = sext i5 %sub_ln26_98 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2949 'sext' 'sext_ln26_76' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2950 [1/1] (1.78ns)   --->   "%add_ln26_25 = add i5 %zext_ln18_25, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2950 'add' 'add_ln26_25' <Predicate = (!icmp_ln18_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2951 [1/1] (0.00ns)   --->   "%tmp_262 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_25, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2951 'bitconcatenate' 'tmp_262' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2952 [1/1] (0.00ns)   --->   "%zext_ln26_243 = zext i10 %tmp_262 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2952 'zext' 'zext_ln26_243' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2953 [1/1] (0.00ns)   --->   "%tmp_263 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_25, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2953 'bitconcatenate' 'tmp_263' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2954 [1/1] (0.00ns)   --->   "%zext_ln26_244 = zext i7 %tmp_263 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2954 'zext' 'zext_ln26_244' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2955 [1/1] (1.73ns)   --->   "%sub_ln26_99 = sub i11 %zext_ln26_243, %zext_ln26_244" [conv_1/conv_1.cpp:26]   --->   Operation 2955 'sub' 'sub_ln26_99' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln26_77 = sext i11 %sub_ln26_99 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2956 'sext' 'sext_ln26_77' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2957 [1/1] (1.76ns)   --->   "br label %129" [conv_1/conv_1.cpp:21]   --->   Operation 2957 'br' <Predicate = (!icmp_ln18_25)> <Delay = 1.76>
ST_229 : Operation 2958 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_25 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_140" [conv_1/conv_1.cpp:31]   --->   Operation 2958 'getelementptr' 'conv_1_bias_addr_25' <Predicate = (icmp_ln18_25)> <Delay = 0.00>
ST_229 : Operation 2959 [2/2] (3.25ns)   --->   "%conv_1_bias_load_25 = load float* %conv_1_bias_addr_25, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 2959 'load' 'conv_1_bias_load_25' <Predicate = (icmp_ln18_25)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 230 <SV = 29> <Delay = 5.05>
ST_230 : Operation 2960 [1/1] (0.00ns)   --->   "%w_sum_1_25 = phi float [ %w_sum_0_25, %W_Row_Loop_begin25 ], [ %w_sum_2_25, %W_Col_Loop_end25 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2960 'phi' 'w_sum_1_25' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2961 [1/1] (0.00ns)   --->   "%wc_0_25 = phi i2 [ 0, %W_Row_Loop_begin25 ], [ %add_ln21_24, %W_Col_Loop_end25 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2961 'phi' 'wc_0_25' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2962 [1/1] (0.00ns)   --->   "%zext_ln21_17 = zext i2 %wc_0_25 to i4" [conv_1/conv_1.cpp:21]   --->   Operation 2962 'zext' 'zext_ln21_17' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2963 [1/1] (0.95ns)   --->   "%icmp_ln21_25 = icmp eq i2 %wc_0_25, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2963 'icmp' 'icmp_ln21_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2964 [1/1] (0.00ns)   --->   "%empty_213 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2964 'speclooptripcount' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2965 [1/1] (1.56ns)   --->   "%add_ln21_24 = add i2 %wc_0_25, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2965 'add' 'add_ln21_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2966 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_25, label %W_Row_Loop_end25, label %W_Col_Loop_begin25" [conv_1/conv_1.cpp:21]   --->   Operation 2966 'br' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2967 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2967 'specloopname' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2968 [1/1] (0.00ns)   --->   "%tmp_128 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2968 'specregionbegin' 'tmp_128' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2969 [1/1] (0.00ns)   --->   "%zext_ln26_250 = zext i2 %wc_0_25 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2969 'zext' 'zext_ln26_250' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2970 [1/1] (1.78ns)   --->   "%add_ln26_165 = add i6 %sext_ln26_76, %zext_ln26_250" [conv_1/conv_1.cpp:26]   --->   Operation 2970 'add' 'add_ln26_165' <Predicate = (!icmp_ln21_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_102)   --->   "%shl_ln26_25 = shl i6 %add_ln26_165, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2971 'shl' 'shl_ln26_25' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2972 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_102 = sub i6 %shl_ln26_25, %add_ln26_165" [conv_1/conv_1.cpp:26]   --->   Operation 2972 'sub' 'sub_ln26_102' <Predicate = (!icmp_ln21_25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2973 [1/1] (1.73ns)   --->   "%add_ln26_44 = add i4 %zext_ln21_17, -7" [conv_1/conv_1.cpp:26]   --->   Operation 2973 'add' 'add_ln26_44' <Predicate = (!icmp_ln21_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i4 %add_ln26_44 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2974 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2975 [1/1] (0.00ns)   --->   "%zext_ln26_251 = zext i5 %sext_ln26_3 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2975 'zext' 'zext_ln26_251' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2976 [1/1] (1.63ns)   --->   "%add_ln26_166 = add i12 %sext_ln26_77, %zext_ln26_251" [conv_1/conv_1.cpp:26]   --->   Operation 2976 'add' 'add_ln26_166' <Predicate = (!icmp_ln21_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2977 [1/1] (0.00ns)   --->   "%sext_ln26_79 = sext i12 %add_ln26_166 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2977 'sext' 'sext_ln26_79' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2978 [1/1] (0.00ns)   --->   "%trunc_ln26_25 = trunc i12 %add_ln26_166 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2978 'trunc' 'trunc_ln26_25' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2979 [1/1] (0.00ns)   --->   "%p_shl51_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_25, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2979 'bitconcatenate' 'p_shl51_cast' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2980 [1/1] (1.67ns)   --->   "%sub_ln26_103 = sub i13 %p_shl51_cast, %sext_ln26_79" [conv_1/conv_1.cpp:26]   --->   Operation 2980 'sub' 'sub_ln26_103' <Predicate = (!icmp_ln21_25)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2981 [1/1] (1.76ns)   --->   "br label %130" [conv_1/conv_1.cpp:24]   --->   Operation 2981 'br' <Predicate = (!icmp_ln21_25)> <Delay = 1.76>
ST_230 : Operation 2982 [1/1] (0.00ns)   --->   "%empty_212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_126) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2982 'specregionend' 'empty_212' <Predicate = (icmp_ln21_25)> <Delay = 0.00>
ST_230 : Operation 2983 [1/1] (0.00ns)   --->   "br label %128" [conv_1/conv_1.cpp:18]   --->   Operation 2983 'br' <Predicate = (icmp_ln21_25)> <Delay = 0.00>

State 231 <SV = 30> <Delay = 6.71>
ST_231 : Operation 2984 [1/1] (0.00ns)   --->   "%w_sum_2_25 = phi float [ %w_sum_1_25, %W_Col_Loop_begin25 ], [ %w_sum_3_24, %131 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2984 'phi' 'w_sum_2_25' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2985 [1/1] (0.00ns)   --->   "%ch_0_25 = phi i2 [ 0, %W_Col_Loop_begin25 ], [ %add_ln24_25, %131 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2985 'phi' 'ch_0_25' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2986 [1/1] (0.95ns)   --->   "%icmp_ln24_25 = icmp eq i2 %ch_0_25, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2986 'icmp' 'icmp_ln24_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2987 [1/1] (0.00ns)   --->   "%empty_215 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2987 'speclooptripcount' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2988 [1/1] (1.56ns)   --->   "%add_ln24_25 = add i2 %ch_0_25, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2988 'add' 'add_ln24_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2989 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_25, label %W_Col_Loop_end25, label %131" [conv_1/conv_1.cpp:24]   --->   Operation 2989 'br' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2990 [1/1] (0.00ns)   --->   "%zext_ln26_154 = zext i2 %ch_0_25 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2990 'zext' 'zext_ln26_154' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_231 : Operation 2991 [1/1] (0.00ns)   --->   "%zext_ln26_255 = zext i2 %ch_0_25 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2991 'zext' 'zext_ln26_255' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_231 : Operation 2992 [1/1] (1.82ns)   --->   "%add_ln26_170 = add i6 %zext_ln26_154, %sub_ln26_102" [conv_1/conv_1.cpp:26]   --->   Operation 2992 'add' 'add_ln26_170' <Predicate = (!icmp_ln24_25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2993 [1/1] (0.00ns)   --->   "%tmp_382_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_170, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2993 'bitconcatenate' 'tmp_382_cast' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_231 : Operation 2994 [1/1] (1.63ns)   --->   "%add_ln26_171 = add i11 %zext_ln35_63, %tmp_382_cast" [conv_1/conv_1.cpp:26]   --->   Operation 2994 'add' 'add_ln26_171' <Predicate = (!icmp_ln24_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2995 [1/1] (0.00ns)   --->   "%zext_ln26_256 = zext i11 %add_ln26_171 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2995 'zext' 'zext_ln26_256' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_231 : Operation 2996 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_25 = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_256" [conv_1/conv_1.cpp:26]   --->   Operation 2996 'getelementptr' 'conv_1_weights_addr_25' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_231 : Operation 2997 [1/1] (1.67ns)   --->   "%add_ln26_172 = add i13 %zext_ln26_255, %sub_ln26_103" [conv_1/conv_1.cpp:26]   --->   Operation 2997 'add' 'add_ln26_172' <Predicate = (!icmp_ln24_25)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln26_257 = zext i13 %add_ln26_172 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2998 'zext' 'zext_ln26_257' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_231 : Operation 2999 [1/1] (0.00ns)   --->   "%conv_input_addr_25 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_257" [conv_1/conv_1.cpp:26]   --->   Operation 2999 'getelementptr' 'conv_input_addr_25' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_231 : Operation 3000 [2/2] (3.25ns)   --->   "%conv_1_weights_load_25 = load float* %conv_1_weights_addr_25, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 3000 'load' 'conv_1_weights_load_25' <Predicate = (!icmp_ln24_25)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_231 : Operation 3001 [2/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 3001 'load' 'conv_input_load_25' <Predicate = (!icmp_ln24_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_231 : Operation 3002 [1/1] (0.00ns)   --->   "%empty_214 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_128) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 3002 'specregionend' 'empty_214' <Predicate = (icmp_ln24_25)> <Delay = 0.00>
ST_231 : Operation 3003 [1/1] (0.00ns)   --->   "br label %129" [conv_1/conv_1.cpp:21]   --->   Operation 3003 'br' <Predicate = (icmp_ln24_25)> <Delay = 0.00>

State 232 <SV = 31> <Delay = 15.6>
ST_232 : Operation 3004 [1/2] (3.25ns)   --->   "%conv_1_weights_load_25 = load float* %conv_1_weights_addr_25, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 3004 'load' 'conv_1_weights_load_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_232 : Operation 3005 [1/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 3005 'load' 'conv_input_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_232 : Operation 3006 [2/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %conv_1_weights_load_25, %conv_input_load_25" [conv_1/conv_1.cpp:26]   --->   Operation 3006 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 32> <Delay = 34.9>
ST_233 : Operation 3007 [1/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %conv_1_weights_load_25, %conv_input_load_25" [conv_1/conv_1.cpp:26]   --->   Operation 3007 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3008 [2/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_2_25, %tmp_1_24" [conv_1/conv_1.cpp:26]   --->   Operation 3008 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 33> <Delay = 22.5>
ST_234 : Operation 3009 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 3009 'specloopname' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 3010 [1/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_2_25, %tmp_1_24" [conv_1/conv_1.cpp:26]   --->   Operation 3010 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3011 [1/1] (0.00ns)   --->   "br label %130" [conv_1/conv_1.cpp:24]   --->   Operation 3011 'br' <Predicate = true> <Delay = 0.00>

State 235 <SV = 29> <Delay = 25.8>
ST_235 : Operation 3012 [1/2] (3.25ns)   --->   "%conv_1_bias_load_25 = load float* %conv_1_bias_addr_25, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 3012 'load' 'conv_1_bias_load_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_235 : Operation 3013 [2/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, %conv_1_bias_load_25" [conv_1/conv_1.cpp:31]   --->   Operation 3013 'fadd' 'w_sum_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 30> <Delay = 33.5>
ST_236 : Operation 3014 [1/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, %conv_1_bias_load_25" [conv_1/conv_1.cpp:31]   --->   Operation 3014 'fadd' 'w_sum_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3015 [1/1] (0.00ns)   --->   "%bitcast_ln34_25 = bitcast float %w_sum_25 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 3015 'bitcast' 'bitcast_ln34_25' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3016 [1/1] (0.00ns)   --->   "%tmp_154 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_25, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 3016 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3017 [1/1] (0.00ns)   --->   "%trunc_ln34_25 = trunc i32 %bitcast_ln34_25 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 3017 'trunc' 'trunc_ln34_25' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3018 [1/1] (1.55ns)   --->   "%icmp_ln34_50 = icmp ne i8 %tmp_154, -1" [conv_1/conv_1.cpp:34]   --->   Operation 3018 'icmp' 'icmp_ln34_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3019 [1/1] (2.44ns)   --->   "%icmp_ln34_51 = icmp eq i23 %trunc_ln34_25, 0" [conv_1/conv_1.cpp:34]   --->   Operation 3019 'icmp' 'icmp_ln34_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%or_ln34_25 = or i1 %icmp_ln34_51, %icmp_ln34_50" [conv_1/conv_1.cpp:34]   --->   Operation 3020 'or' 'or_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3021 [1/1] (6.78ns)   --->   "%tmp_155 = fcmp ogt float %w_sum_25, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 3021 'fcmp' 'tmp_155' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%and_ln34_25 = and i1 %or_ln34_25, %tmp_155" [conv_1/conv_1.cpp:34]   --->   Operation 3022 'and' 'and_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3023 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_25 = select i1 %and_ln34_25, float %w_sum_25, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 3023 'select' 'select_ln34_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_236 : Operation 3024 [1/1] (3.25ns)   --->   "store float %select_ln34_25, float* %conv_out_addr_25, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 3024 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_236 : Operation 3025 [1/1] (0.00ns)   --->   "%empty_210 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_123) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 3025 'specregionend' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 3026 [1/1] (0.00ns)   --->   "br label %127" [conv_1/conv_1.cpp:14]   --->   Operation 3026 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv_1/conv_1.cpp:8) [10]  (1.77 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	'phi' operation ('phi_mul', conv_1/conv_1.cpp:8) with incoming values : ('add_ln8', conv_1/conv_1.cpp:8) [11]  (0 ns)
	'add' operation ('add_ln8', conv_1/conv_1.cpp:8) [12]  (1.94 ns)

 <State 3>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_0', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14', conv_1/conv_1.cpp:14) [48]  (0 ns)
	'add' operation ('add_ln14', conv_1/conv_1.cpp:14) [51]  (1.83 ns)

 <State 4>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_0', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18', conv_1/conv_1.cpp:18) [64]  (0 ns)
	'add' operation ('add_ln26', conv_1/conv_1.cpp:26) [78]  (1.78 ns)
	'sub' operation ('sub_ln26_1', conv_1/conv_1.cpp:26) [83]  (1.73 ns)

 <State 5>: 3.61ns
The critical path consists of the following:
	'phi' operation ('wc_0_0', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21', conv_1/conv_1.cpp:21) [87]  (0 ns)
	'add' operation ('add_ln26_45', conv_1/conv_1.cpp:26) [96]  (1.78 ns)
	'sub' operation ('sub_ln26_4', conv_1/conv_1.cpp:26) [98]  (1.83 ns)

 <State 6>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_0', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24', conv_1/conv_1.cpp:24) [109]  (0 ns)
	'add' operation ('add_ln26_47', conv_1/conv_1.cpp:26) [118]  (1.83 ns)
	'add' operation ('add_ln26_48', conv_1/conv_1.cpp:26) [120]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr', conv_1/conv_1.cpp:26) [122]  (0 ns)
	'load' operation ('conv_1_weights_load', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [126]  (3.25 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [126]  (3.25 ns)
	'fmul' operation ('tmp_19', conv_1/conv_1.cpp:26) [128]  (12.4 ns)

 <State 8>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', conv_1/conv_1.cpp:26) [128]  (12.4 ns)
	'fadd' operation ('w_sum_3', conv_1/conv_1.cpp:26) [129]  (22.6 ns)

 <State 9>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv_1/conv_1.cpp:26) [129]  (22.6 ns)

 <State 10>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [139]  (3.25 ns)
	'fadd' operation ('w_sum_s', conv_1/conv_1.cpp:31) [140]  (22.6 ns)

 <State 11>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv_1/conv_1.cpp:31) [140]  (22.6 ns)
	'fcmp' operation ('tmp_5', conv_1/conv_1.cpp:34) [147]  (6.79 ns)
	'and' operation ('and_ln34', conv_1/conv_1.cpp:34) [148]  (0 ns)
	'select' operation ('select_ln34', conv_1/conv_1.cpp:34) [149]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34', conv_1/conv_1.cpp:34 on array 'conv_out' [150]  (3.25 ns)

 <State 12>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_1', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_1', conv_1/conv_1.cpp:14) [158]  (0 ns)
	'add' operation ('add_ln35_24', conv_1/conv_1.cpp:35) [169]  (1.94 ns)

 <State 13>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_1', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_1', conv_1/conv_1.cpp:18) [174]  (0 ns)
	'add' operation ('add_ln26_1', conv_1/conv_1.cpp:26) [188]  (1.78 ns)
	'sub' operation ('sub_ln26_3', conv_1/conv_1.cpp:26) [193]  (1.73 ns)

 <State 14>: 4.22ns
The critical path consists of the following:
	'phi' operation ('wc_0_1', conv_1/conv_1.cpp:26) with incoming values : ('add_ln26_26', conv_1/conv_1.cpp:26) [197]  (0 ns)
	'add' operation ('add_ln26_26', conv_1/conv_1.cpp:26) [200]  (1.56 ns)
	'or' operation ('or_ln26_6', conv_1/conv_1.cpp:26) [210]  (0.978 ns)
	'sub' operation ('sub_ln26_9', conv_1/conv_1.cpp:26) [215]  (1.68 ns)

 <State 15>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_1', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_1', conv_1/conv_1.cpp:24) [219]  (0 ns)
	'add' operation ('add_ln26_52', conv_1/conv_1.cpp:26) [228]  (1.83 ns)
	'add' operation ('add_ln26_53', conv_1/conv_1.cpp:26) [230]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_1', conv_1/conv_1.cpp:26) [232]  (0 ns)
	'load' operation ('conv_1_weights_load_1', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [236]  (3.25 ns)

 <State 16>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_1', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [236]  (3.25 ns)
	'fmul' operation ('tmp_1_1', conv_1/conv_1.cpp:26) [238]  (12.4 ns)

 <State 17>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv_1/conv_1.cpp:26) [238]  (12.4 ns)
	'fadd' operation ('w_sum_3_1', conv_1/conv_1.cpp:26) [239]  (22.6 ns)

 <State 18>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv_1/conv_1.cpp:26) [239]  (22.6 ns)

 <State 19>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_1', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [249]  (3.25 ns)
	'fadd' operation ('w_sum_1', conv_1/conv_1.cpp:31) [250]  (22.6 ns)

 <State 20>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv_1/conv_1.cpp:31) [250]  (22.6 ns)
	'fcmp' operation ('tmp_10', conv_1/conv_1.cpp:34) [257]  (6.79 ns)
	'and' operation ('and_ln34_1', conv_1/conv_1.cpp:34) [258]  (0 ns)
	'select' operation ('select_ln34_1', conv_1/conv_1.cpp:34) [259]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_1', conv_1/conv_1.cpp:34 on array 'conv_out' [260]  (3.25 ns)

 <State 21>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_2', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_2', conv_1/conv_1.cpp:14) [268]  (0 ns)
	'add' operation ('add_ln14_2', conv_1/conv_1.cpp:14) [271]  (1.83 ns)

 <State 22>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_2', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_2', conv_1/conv_1.cpp:18) [284]  (0 ns)
	'add' operation ('add_ln26_2', conv_1/conv_1.cpp:26) [298]  (1.78 ns)
	'sub' operation ('sub_ln26_7', conv_1/conv_1.cpp:26) [303]  (1.73 ns)

 <State 23>: 4.97ns
The critical path consists of the following:
	'phi' operation ('wc_0_2', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_1', conv_1/conv_1.cpp:21) [308]  (0 ns)
	'add' operation ('add_ln26_27', conv_1/conv_1.cpp:26) [321]  (1.65 ns)
	'add' operation ('add_ln26_51', conv_1/conv_1.cpp:26) [323]  (1.64 ns)
	'sub' operation ('sub_ln26_13', conv_1/conv_1.cpp:26) [327]  (1.68 ns)

 <State 24>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_2', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_2', conv_1/conv_1.cpp:24) [331]  (0 ns)
	'add' operation ('add_ln26_57', conv_1/conv_1.cpp:26) [340]  (1.83 ns)
	'add' operation ('add_ln26_58', conv_1/conv_1.cpp:26) [342]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_2', conv_1/conv_1.cpp:26) [344]  (0 ns)
	'load' operation ('conv_1_weights_load_2', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [348]  (3.25 ns)

 <State 25>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_2', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [348]  (3.25 ns)
	'fmul' operation ('tmp_1_2', conv_1/conv_1.cpp:26) [350]  (12.4 ns)

 <State 26>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv_1/conv_1.cpp:26) [350]  (12.4 ns)
	'fadd' operation ('w_sum_3_2', conv_1/conv_1.cpp:26) [351]  (22.6 ns)

 <State 27>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv_1/conv_1.cpp:26) [351]  (22.6 ns)

 <State 28>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_2', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [361]  (3.25 ns)
	'fadd' operation ('w_sum_2', conv_1/conv_1.cpp:31) [362]  (22.6 ns)

 <State 29>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv_1/conv_1.cpp:31) [362]  (22.6 ns)
	'fcmp' operation ('tmp_16', conv_1/conv_1.cpp:34) [369]  (6.79 ns)
	'and' operation ('and_ln34_2', conv_1/conv_1.cpp:34) [370]  (0 ns)
	'select' operation ('select_ln34_2', conv_1/conv_1.cpp:34) [371]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_2', conv_1/conv_1.cpp:34 on array 'conv_out' [372]  (3.25 ns)

 <State 30>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_3', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_3', conv_1/conv_1.cpp:14) [380]  (0 ns)
	'add' operation ('add_ln35_25', conv_1/conv_1.cpp:35) [391]  (1.94 ns)

 <State 31>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_3', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_3', conv_1/conv_1.cpp:18) [396]  (0 ns)
	'add' operation ('add_ln26_3', conv_1/conv_1.cpp:26) [410]  (1.78 ns)
	'sub' operation ('sub_ln26_11', conv_1/conv_1.cpp:26) [415]  (1.73 ns)

 <State 32>: 4.97ns
The critical path consists of the following:
	'phi' operation ('wc_0_3', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_2', conv_1/conv_1.cpp:21) [420]  (0 ns)
	'add' operation ('add_ln26_28', conv_1/conv_1.cpp:26) [433]  (1.65 ns)
	'add' operation ('add_ln26_56', conv_1/conv_1.cpp:26) [435]  (1.64 ns)
	'sub' operation ('sub_ln26_17', conv_1/conv_1.cpp:26) [439]  (1.68 ns)

 <State 33>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_3', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_3', conv_1/conv_1.cpp:24) [443]  (0 ns)
	'add' operation ('add_ln26_62', conv_1/conv_1.cpp:26) [452]  (1.83 ns)
	'add' operation ('add_ln26_63', conv_1/conv_1.cpp:26) [454]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_3', conv_1/conv_1.cpp:26) [456]  (0 ns)
	'load' operation ('conv_1_weights_load_3', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [460]  (3.25 ns)

 <State 34>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_3', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [460]  (3.25 ns)
	'fmul' operation ('tmp_1_3', conv_1/conv_1.cpp:26) [462]  (12.4 ns)

 <State 35>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3', conv_1/conv_1.cpp:26) [462]  (12.4 ns)
	'fadd' operation ('w_sum_3_3', conv_1/conv_1.cpp:26) [463]  (22.6 ns)

 <State 36>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv_1/conv_1.cpp:26) [463]  (22.6 ns)

 <State 37>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_3', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [473]  (3.25 ns)
	'fadd' operation ('w_sum_26', conv_1/conv_1.cpp:31) [474]  (22.6 ns)

 <State 38>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_26', conv_1/conv_1.cpp:31) [474]  (22.6 ns)
	'fcmp' operation ('tmp_23', conv_1/conv_1.cpp:34) [481]  (6.79 ns)
	'and' operation ('and_ln34_3', conv_1/conv_1.cpp:34) [482]  (0 ns)
	'select' operation ('select_ln34_3', conv_1/conv_1.cpp:34) [483]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_3', conv_1/conv_1.cpp:34 on array 'conv_out' [484]  (3.25 ns)

 <State 39>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_4', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_4', conv_1/conv_1.cpp:14) [492]  (0 ns)
	'add' operation ('add_ln14_4', conv_1/conv_1.cpp:14) [495]  (1.83 ns)

 <State 40>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_4', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_4', conv_1/conv_1.cpp:18) [508]  (0 ns)
	'add' operation ('add_ln26_4', conv_1/conv_1.cpp:26) [522]  (1.78 ns)
	'sub' operation ('sub_ln26_15', conv_1/conv_1.cpp:26) [527]  (1.73 ns)

 <State 41>: 3.61ns
The critical path consists of the following:
	'phi' operation ('wc_0_4', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_3', conv_1/conv_1.cpp:21) [532]  (0 ns)
	'add' operation ('add_ln26_60', conv_1/conv_1.cpp:26) [541]  (1.78 ns)
	'sub' operation ('sub_ln26_20', conv_1/conv_1.cpp:26) [543]  (1.83 ns)

 <State 42>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_4', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_4', conv_1/conv_1.cpp:24) [554]  (0 ns)
	'add' operation ('add_ln26_67', conv_1/conv_1.cpp:26) [563]  (1.83 ns)
	'add' operation ('add_ln26_68', conv_1/conv_1.cpp:26) [565]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_4', conv_1/conv_1.cpp:26) [567]  (0 ns)
	'load' operation ('conv_1_weights_load_4', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [571]  (3.25 ns)

 <State 43>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_4', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [571]  (3.25 ns)
	'fmul' operation ('tmp_1_4', conv_1/conv_1.cpp:26) [573]  (12.4 ns)

 <State 44>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4', conv_1/conv_1.cpp:26) [573]  (12.4 ns)
	'fadd' operation ('w_sum_3_4', conv_1/conv_1.cpp:26) [574]  (22.6 ns)

 <State 45>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv_1/conv_1.cpp:26) [574]  (22.6 ns)

 <State 46>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_4', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [584]  (3.25 ns)
	'fadd' operation ('w_sum_4', conv_1/conv_1.cpp:31) [585]  (22.6 ns)

 <State 47>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv_1/conv_1.cpp:31) [585]  (22.6 ns)
	'fcmp' operation ('tmp_29', conv_1/conv_1.cpp:34) [592]  (6.79 ns)
	'and' operation ('and_ln34_4', conv_1/conv_1.cpp:34) [593]  (0 ns)
	'select' operation ('select_ln34_4', conv_1/conv_1.cpp:34) [594]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_4', conv_1/conv_1.cpp:34 on array 'conv_out' [595]  (3.25 ns)

 <State 48>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_5', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_5', conv_1/conv_1.cpp:14) [603]  (0 ns)
	'add' operation ('add_ln35_26', conv_1/conv_1.cpp:35) [614]  (1.94 ns)

 <State 49>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_5', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_5', conv_1/conv_1.cpp:18) [619]  (0 ns)
	'add' operation ('add_ln26_5', conv_1/conv_1.cpp:26) [633]  (1.78 ns)
	'sub' operation ('sub_ln26_19', conv_1/conv_1.cpp:26) [638]  (1.73 ns)

 <State 50>: 4.97ns
The critical path consists of the following:
	'phi' operation ('wc_0_5', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_4', conv_1/conv_1.cpp:21) [643]  (0 ns)
	'add' operation ('add_ln26_29', conv_1/conv_1.cpp:26) [656]  (1.65 ns)
	'add' operation ('add_ln26_66', conv_1/conv_1.cpp:26) [658]  (1.64 ns)
	'sub' operation ('sub_ln26_25', conv_1/conv_1.cpp:26) [662]  (1.68 ns)

 <State 51>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_5', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_5', conv_1/conv_1.cpp:24) [666]  (0 ns)
	'add' operation ('add_ln26_72', conv_1/conv_1.cpp:26) [675]  (1.83 ns)
	'add' operation ('add_ln26_73', conv_1/conv_1.cpp:26) [677]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_5', conv_1/conv_1.cpp:26) [679]  (0 ns)
	'load' operation ('conv_1_weights_load_5', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [683]  (3.25 ns)

 <State 52>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_5', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [683]  (3.25 ns)
	'fmul' operation ('tmp_1_5', conv_1/conv_1.cpp:26) [685]  (12.4 ns)

 <State 53>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5', conv_1/conv_1.cpp:26) [685]  (12.4 ns)
	'fadd' operation ('w_sum_3_5', conv_1/conv_1.cpp:26) [686]  (22.6 ns)

 <State 54>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv_1/conv_1.cpp:26) [686]  (22.6 ns)

 <State 55>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_5', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [696]  (3.25 ns)
	'fadd' operation ('w_sum_5', conv_1/conv_1.cpp:31) [697]  (22.6 ns)

 <State 56>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv_1/conv_1.cpp:31) [697]  (22.6 ns)
	'fcmp' operation ('tmp_35', conv_1/conv_1.cpp:34) [704]  (6.79 ns)
	'and' operation ('and_ln34_5', conv_1/conv_1.cpp:34) [705]  (0 ns)
	'select' operation ('select_ln34_5', conv_1/conv_1.cpp:34) [706]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_5', conv_1/conv_1.cpp:34 on array 'conv_out' [707]  (3.25 ns)

 <State 57>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_6', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_6', conv_1/conv_1.cpp:14) [715]  (0 ns)
	'add' operation ('add_ln14_6', conv_1/conv_1.cpp:14) [718]  (1.83 ns)

 <State 58>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_6', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_6', conv_1/conv_1.cpp:18) [731]  (0 ns)
	'add' operation ('add_ln26_6', conv_1/conv_1.cpp:26) [745]  (1.78 ns)
	'sub' operation ('sub_ln26_23', conv_1/conv_1.cpp:26) [750]  (1.73 ns)

 <State 59>: 5.05ns
The critical path consists of the following:
	'phi' operation ('wc_0_6', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_5', conv_1/conv_1.cpp:21) [755]  (0 ns)
	'add' operation ('add_ln26_30', conv_1/conv_1.cpp:26) [768]  (1.74 ns)
	'add' operation ('add_ln26_71', conv_1/conv_1.cpp:26) [770]  (1.64 ns)
	'sub' operation ('sub_ln26_29', conv_1/conv_1.cpp:26) [774]  (1.68 ns)

 <State 60>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_6', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_6', conv_1/conv_1.cpp:24) [778]  (0 ns)
	'add' operation ('add_ln26_77', conv_1/conv_1.cpp:26) [787]  (1.83 ns)
	'add' operation ('add_ln26_78', conv_1/conv_1.cpp:26) [789]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_6', conv_1/conv_1.cpp:26) [791]  (0 ns)
	'load' operation ('conv_1_weights_load_6', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [795]  (3.25 ns)

 <State 61>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_6', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [795]  (3.25 ns)
	'fmul' operation ('tmp_1_6', conv_1/conv_1.cpp:26) [797]  (12.4 ns)

 <State 62>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6', conv_1/conv_1.cpp:26) [797]  (12.4 ns)
	'fadd' operation ('w_sum_3_6', conv_1/conv_1.cpp:26) [798]  (22.6 ns)

 <State 63>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv_1/conv_1.cpp:26) [798]  (22.6 ns)

 <State 64>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_6', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [808]  (3.25 ns)
	'fadd' operation ('w_sum_6', conv_1/conv_1.cpp:31) [809]  (22.6 ns)

 <State 65>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv_1/conv_1.cpp:31) [809]  (22.6 ns)
	'fcmp' operation ('tmp_41', conv_1/conv_1.cpp:34) [816]  (6.79 ns)
	'and' operation ('and_ln34_6', conv_1/conv_1.cpp:34) [817]  (0 ns)
	'select' operation ('select_ln34_6', conv_1/conv_1.cpp:34) [818]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_6', conv_1/conv_1.cpp:34 on array 'conv_out' [819]  (3.25 ns)

 <State 66>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_7', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_7', conv_1/conv_1.cpp:14) [827]  (0 ns)
	'add' operation ('add_ln35_27', conv_1/conv_1.cpp:35) [838]  (1.94 ns)

 <State 67>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_7', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_7', conv_1/conv_1.cpp:18) [843]  (0 ns)
	'add' operation ('add_ln26_7', conv_1/conv_1.cpp:26) [857]  (1.78 ns)
	'sub' operation ('sub_ln26_27', conv_1/conv_1.cpp:26) [862]  (1.73 ns)

 <State 68>: 5.05ns
The critical path consists of the following:
	'phi' operation ('wc_0_7', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_6', conv_1/conv_1.cpp:21) [867]  (0 ns)
	'add' operation ('add_ln26_31', conv_1/conv_1.cpp:26) [880]  (1.74 ns)
	'add' operation ('add_ln26_76', conv_1/conv_1.cpp:26) [882]  (1.64 ns)
	'sub' operation ('sub_ln26_33', conv_1/conv_1.cpp:26) [886]  (1.68 ns)

 <State 69>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_7', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_7', conv_1/conv_1.cpp:24) [890]  (0 ns)
	'add' operation ('add_ln26_82', conv_1/conv_1.cpp:26) [899]  (1.83 ns)
	'add' operation ('add_ln26_83', conv_1/conv_1.cpp:26) [901]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_7', conv_1/conv_1.cpp:26) [903]  (0 ns)
	'load' operation ('conv_1_weights_load_7', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [907]  (3.25 ns)

 <State 70>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_7', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [907]  (3.25 ns)
	'fmul' operation ('tmp_1_7', conv_1/conv_1.cpp:26) [909]  (12.4 ns)

 <State 71>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7', conv_1/conv_1.cpp:26) [909]  (12.4 ns)
	'fadd' operation ('w_sum_3_7', conv_1/conv_1.cpp:26) [910]  (22.6 ns)

 <State 72>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv_1/conv_1.cpp:26) [910]  (22.6 ns)

 <State 73>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_7', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [920]  (3.25 ns)
	'fadd' operation ('w_sum_7', conv_1/conv_1.cpp:31) [921]  (22.6 ns)

 <State 74>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv_1/conv_1.cpp:31) [921]  (22.6 ns)
	'fcmp' operation ('tmp_47', conv_1/conv_1.cpp:34) [928]  (6.79 ns)
	'and' operation ('and_ln34_7', conv_1/conv_1.cpp:34) [929]  (0 ns)
	'select' operation ('select_ln34_7', conv_1/conv_1.cpp:34) [930]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_7', conv_1/conv_1.cpp:34 on array 'conv_out' [931]  (3.25 ns)

 <State 75>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_8', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_8', conv_1/conv_1.cpp:14) [939]  (0 ns)
	'add' operation ('add_ln14_8', conv_1/conv_1.cpp:14) [942]  (1.83 ns)

 <State 76>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_8', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_8', conv_1/conv_1.cpp:18) [955]  (0 ns)
	'add' operation ('add_ln26_8', conv_1/conv_1.cpp:26) [969]  (1.78 ns)
	'sub' operation ('sub_ln26_31', conv_1/conv_1.cpp:26) [974]  (1.73 ns)

 <State 77>: 3.61ns
The critical path consists of the following:
	'phi' operation ('wc_0_8', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_7', conv_1/conv_1.cpp:21) [979]  (0 ns)
	'add' operation ('add_ln26_80', conv_1/conv_1.cpp:26) [988]  (1.78 ns)
	'sub' operation ('sub_ln26_36', conv_1/conv_1.cpp:26) [990]  (1.83 ns)

 <State 78>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_8', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_8', conv_1/conv_1.cpp:24) [1001]  (0 ns)
	'add' operation ('add_ln26_87', conv_1/conv_1.cpp:26) [1010]  (1.83 ns)
	'add' operation ('add_ln26_88', conv_1/conv_1.cpp:26) [1012]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_8', conv_1/conv_1.cpp:26) [1014]  (0 ns)
	'load' operation ('conv_1_weights_load_8', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1018]  (3.25 ns)

 <State 79>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_8', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1018]  (3.25 ns)
	'fmul' operation ('tmp_1_8', conv_1/conv_1.cpp:26) [1020]  (12.4 ns)

 <State 80>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8', conv_1/conv_1.cpp:26) [1020]  (12.4 ns)
	'fadd' operation ('w_sum_3_8', conv_1/conv_1.cpp:26) [1021]  (22.6 ns)

 <State 81>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv_1/conv_1.cpp:26) [1021]  (22.6 ns)

 <State 82>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_8', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [1031]  (3.25 ns)
	'fadd' operation ('w_sum_8', conv_1/conv_1.cpp:31) [1032]  (22.6 ns)

 <State 83>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv_1/conv_1.cpp:31) [1032]  (22.6 ns)
	'fcmp' operation ('tmp_53', conv_1/conv_1.cpp:34) [1039]  (6.79 ns)
	'and' operation ('and_ln34_8', conv_1/conv_1.cpp:34) [1040]  (0 ns)
	'select' operation ('select_ln34_8', conv_1/conv_1.cpp:34) [1041]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_8', conv_1/conv_1.cpp:34 on array 'conv_out' [1042]  (3.25 ns)

 <State 84>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_9', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_9', conv_1/conv_1.cpp:14) [1050]  (0 ns)
	'add' operation ('add_ln35_28', conv_1/conv_1.cpp:35) [1061]  (1.94 ns)

 <State 85>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_9', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_9', conv_1/conv_1.cpp:18) [1066]  (0 ns)
	'add' operation ('add_ln26_9', conv_1/conv_1.cpp:26) [1080]  (1.78 ns)
	'sub' operation ('sub_ln26_35', conv_1/conv_1.cpp:26) [1085]  (1.73 ns)

 <State 86>: 5.05ns
The critical path consists of the following:
	'phi' operation ('wc_0_9', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_8', conv_1/conv_1.cpp:21) [1090]  (0 ns)
	'add' operation ('add_ln26_32', conv_1/conv_1.cpp:26) [1103]  (1.74 ns)
	'add' operation ('add_ln26_86', conv_1/conv_1.cpp:26) [1105]  (1.64 ns)
	'sub' operation ('sub_ln26_41', conv_1/conv_1.cpp:26) [1109]  (1.68 ns)

 <State 87>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_9', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_9', conv_1/conv_1.cpp:24) [1113]  (0 ns)
	'add' operation ('add_ln26_92', conv_1/conv_1.cpp:26) [1122]  (1.83 ns)
	'add' operation ('add_ln26_93', conv_1/conv_1.cpp:26) [1124]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_9', conv_1/conv_1.cpp:26) [1126]  (0 ns)
	'load' operation ('conv_1_weights_load_9', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1130]  (3.25 ns)

 <State 88>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_9', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1130]  (3.25 ns)
	'fmul' operation ('tmp_1_9', conv_1/conv_1.cpp:26) [1132]  (12.4 ns)

 <State 89>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9', conv_1/conv_1.cpp:26) [1132]  (12.4 ns)
	'fadd' operation ('w_sum_3_9', conv_1/conv_1.cpp:26) [1133]  (22.6 ns)

 <State 90>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv_1/conv_1.cpp:26) [1133]  (22.6 ns)

 <State 91>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_9', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [1143]  (3.25 ns)
	'fadd' operation ('w_sum_9', conv_1/conv_1.cpp:31) [1144]  (22.6 ns)

 <State 92>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv_1/conv_1.cpp:31) [1144]  (22.6 ns)
	'fcmp' operation ('tmp_59', conv_1/conv_1.cpp:34) [1151]  (6.79 ns)
	'and' operation ('and_ln34_9', conv_1/conv_1.cpp:34) [1152]  (0 ns)
	'select' operation ('select_ln34_9', conv_1/conv_1.cpp:34) [1153]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_9', conv_1/conv_1.cpp:34 on array 'conv_out' [1154]  (3.25 ns)

 <State 93>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_10', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_10', conv_1/conv_1.cpp:14) [1162]  (0 ns)
	'add' operation ('add_ln14_10', conv_1/conv_1.cpp:14) [1165]  (1.83 ns)

 <State 94>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_10', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_10', conv_1/conv_1.cpp:18) [1178]  (0 ns)
	'add' operation ('add_ln26_10', conv_1/conv_1.cpp:26) [1192]  (1.78 ns)
	'sub' operation ('sub_ln26_39', conv_1/conv_1.cpp:26) [1197]  (1.73 ns)

 <State 95>: 5.05ns
The critical path consists of the following:
	'phi' operation ('wc_0_10', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_9', conv_1/conv_1.cpp:21) [1202]  (0 ns)
	'add' operation ('add_ln26_33', conv_1/conv_1.cpp:26) [1215]  (1.74 ns)
	'add' operation ('add_ln26_91', conv_1/conv_1.cpp:26) [1217]  (1.64 ns)
	'sub' operation ('sub_ln26_45', conv_1/conv_1.cpp:26) [1221]  (1.68 ns)

 <State 96>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_10', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_10', conv_1/conv_1.cpp:24) [1225]  (0 ns)
	'add' operation ('add_ln26_97', conv_1/conv_1.cpp:26) [1234]  (1.83 ns)
	'add' operation ('add_ln26_98', conv_1/conv_1.cpp:26) [1236]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_10', conv_1/conv_1.cpp:26) [1238]  (0 ns)
	'load' operation ('conv_1_weights_load_10', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1242]  (3.25 ns)

 <State 97>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_10', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1242]  (3.25 ns)
	'fmul' operation ('tmp_1_s', conv_1/conv_1.cpp:26) [1244]  (12.4 ns)

 <State 98>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_s', conv_1/conv_1.cpp:26) [1244]  (12.4 ns)
	'fadd' operation ('w_sum_3_s', conv_1/conv_1.cpp:26) [1245]  (22.6 ns)

 <State 99>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv_1/conv_1.cpp:26) [1245]  (22.6 ns)

 <State 100>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_10', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [1255]  (3.25 ns)
	'fadd' operation ('w_sum_10', conv_1/conv_1.cpp:31) [1256]  (22.6 ns)

 <State 101>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv_1/conv_1.cpp:31) [1256]  (22.6 ns)
	'fcmp' operation ('tmp_65', conv_1/conv_1.cpp:34) [1263]  (6.79 ns)
	'and' operation ('and_ln34_10', conv_1/conv_1.cpp:34) [1264]  (0 ns)
	'select' operation ('select_ln34_10', conv_1/conv_1.cpp:34) [1265]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_10', conv_1/conv_1.cpp:34 on array 'conv_out' [1266]  (3.25 ns)

 <State 102>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_11', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_11', conv_1/conv_1.cpp:14) [1274]  (0 ns)
	'add' operation ('add_ln35_29', conv_1/conv_1.cpp:35) [1285]  (1.94 ns)

 <State 103>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_11', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_11', conv_1/conv_1.cpp:18) [1290]  (0 ns)
	'add' operation ('add_ln26_11', conv_1/conv_1.cpp:26) [1304]  (1.78 ns)
	'sub' operation ('sub_ln26_43', conv_1/conv_1.cpp:26) [1309]  (1.73 ns)

 <State 104>: 5.05ns
The critical path consists of the following:
	'phi' operation ('wc_0_11', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_10', conv_1/conv_1.cpp:21) [1314]  (0 ns)
	'add' operation ('add_ln26_34', conv_1/conv_1.cpp:26) [1327]  (1.74 ns)
	'add' operation ('add_ln26_96', conv_1/conv_1.cpp:26) [1329]  (1.64 ns)
	'sub' operation ('sub_ln26_49', conv_1/conv_1.cpp:26) [1333]  (1.68 ns)

 <State 105>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_11', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_11', conv_1/conv_1.cpp:24) [1337]  (0 ns)
	'add' operation ('add_ln26_102', conv_1/conv_1.cpp:26) [1346]  (1.83 ns)
	'add' operation ('add_ln26_103', conv_1/conv_1.cpp:26) [1348]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_11', conv_1/conv_1.cpp:26) [1350]  (0 ns)
	'load' operation ('conv_1_weights_load_11', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1354]  (3.25 ns)

 <State 106>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_11', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1354]  (3.25 ns)
	'fmul' operation ('tmp_1_10', conv_1/conv_1.cpp:26) [1356]  (12.4 ns)

 <State 107>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_10', conv_1/conv_1.cpp:26) [1356]  (12.4 ns)
	'fadd' operation ('w_sum_3_10', conv_1/conv_1.cpp:26) [1357]  (22.6 ns)

 <State 108>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10', conv_1/conv_1.cpp:26) [1357]  (22.6 ns)

 <State 109>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_11', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [1367]  (3.25 ns)
	'fadd' operation ('w_sum_11', conv_1/conv_1.cpp:31) [1368]  (22.6 ns)

 <State 110>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv_1/conv_1.cpp:31) [1368]  (22.6 ns)
	'fcmp' operation ('tmp_71', conv_1/conv_1.cpp:34) [1375]  (6.79 ns)
	'and' operation ('and_ln34_11', conv_1/conv_1.cpp:34) [1376]  (0 ns)
	'select' operation ('select_ln34_11', conv_1/conv_1.cpp:34) [1377]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_11', conv_1/conv_1.cpp:34 on array 'conv_out' [1378]  (3.25 ns)

 <State 111>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_12', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_12', conv_1/conv_1.cpp:14) [1386]  (0 ns)
	'add' operation ('add_ln14_12', conv_1/conv_1.cpp:14) [1389]  (1.83 ns)

 <State 112>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_12', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_12', conv_1/conv_1.cpp:18) [1402]  (0 ns)
	'add' operation ('add_ln26_12', conv_1/conv_1.cpp:26) [1416]  (1.78 ns)
	'sub' operation ('sub_ln26_47', conv_1/conv_1.cpp:26) [1421]  (1.73 ns)

 <State 113>: 3.61ns
The critical path consists of the following:
	'phi' operation ('wc_0_12', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_11', conv_1/conv_1.cpp:21) [1426]  (0 ns)
	'add' operation ('add_ln26_100', conv_1/conv_1.cpp:26) [1435]  (1.78 ns)
	'sub' operation ('sub_ln26_52', conv_1/conv_1.cpp:26) [1437]  (1.83 ns)

 <State 114>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_12', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_12', conv_1/conv_1.cpp:24) [1449]  (0 ns)
	'add' operation ('add_ln26_107', conv_1/conv_1.cpp:26) [1458]  (1.83 ns)
	'add' operation ('add_ln26_108', conv_1/conv_1.cpp:26) [1460]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_12', conv_1/conv_1.cpp:26) [1462]  (0 ns)
	'load' operation ('conv_1_weights_load_12', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1466]  (3.25 ns)

 <State 115>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_12', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1466]  (3.25 ns)
	'fmul' operation ('tmp_1_11', conv_1/conv_1.cpp:26) [1468]  (12.4 ns)

 <State 116>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_11', conv_1/conv_1.cpp:26) [1468]  (12.4 ns)
	'fadd' operation ('w_sum_3_11', conv_1/conv_1.cpp:26) [1469]  (22.6 ns)

 <State 117>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11', conv_1/conv_1.cpp:26) [1469]  (22.6 ns)

 <State 118>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_12', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [1479]  (3.25 ns)
	'fadd' operation ('w_sum_12', conv_1/conv_1.cpp:31) [1480]  (22.6 ns)

 <State 119>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_12', conv_1/conv_1.cpp:31) [1480]  (22.6 ns)
	'fcmp' operation ('tmp_129', conv_1/conv_1.cpp:34) [1487]  (6.79 ns)
	'and' operation ('and_ln34_12', conv_1/conv_1.cpp:34) [1488]  (0 ns)
	'select' operation ('select_ln34_12', conv_1/conv_1.cpp:34) [1489]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_12', conv_1/conv_1.cpp:34 on array 'conv_out' [1490]  (3.25 ns)

 <State 120>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_13', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_13', conv_1/conv_1.cpp:14) [1498]  (0 ns)
	'add' operation ('add_ln35_30', conv_1/conv_1.cpp:35) [1509]  (1.94 ns)

 <State 121>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_13', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_13', conv_1/conv_1.cpp:18) [1514]  (0 ns)
	'add' operation ('add_ln26_13', conv_1/conv_1.cpp:26) [1528]  (1.78 ns)
	'sub' operation ('sub_ln26_51', conv_1/conv_1.cpp:26) [1533]  (1.73 ns)

 <State 122>: 4.97ns
The critical path consists of the following:
	'phi' operation ('wc_0_13', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_12', conv_1/conv_1.cpp:21) [1538]  (0 ns)
	'add' operation ('add_ln26_35', conv_1/conv_1.cpp:26) [1551]  (1.65 ns)
	'add' operation ('add_ln26_106', conv_1/conv_1.cpp:26) [1554]  (1.64 ns)
	'sub' operation ('sub_ln26_57', conv_1/conv_1.cpp:26) [1558]  (1.68 ns)

 <State 123>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_13', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_13', conv_1/conv_1.cpp:24) [1562]  (0 ns)
	'add' operation ('add_ln26_112', conv_1/conv_1.cpp:26) [1571]  (1.83 ns)
	'add' operation ('add_ln26_113', conv_1/conv_1.cpp:26) [1573]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_13', conv_1/conv_1.cpp:26) [1575]  (0 ns)
	'load' operation ('conv_1_weights_load_13', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1579]  (3.25 ns)

 <State 124>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_13', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1579]  (3.25 ns)
	'fmul' operation ('tmp_1_12', conv_1/conv_1.cpp:26) [1581]  (12.4 ns)

 <State 125>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_12', conv_1/conv_1.cpp:26) [1581]  (12.4 ns)
	'fadd' operation ('w_sum_3_12', conv_1/conv_1.cpp:26) [1582]  (22.6 ns)

 <State 126>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12', conv_1/conv_1.cpp:26) [1582]  (22.6 ns)

 <State 127>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_13', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [1592]  (3.25 ns)
	'fadd' operation ('w_sum_13', conv_1/conv_1.cpp:31) [1593]  (22.6 ns)

 <State 128>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_13', conv_1/conv_1.cpp:31) [1593]  (22.6 ns)
	'fcmp' operation ('tmp_131', conv_1/conv_1.cpp:34) [1600]  (6.79 ns)
	'and' operation ('and_ln34_13', conv_1/conv_1.cpp:34) [1601]  (0 ns)
	'select' operation ('select_ln34_13', conv_1/conv_1.cpp:34) [1602]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_13', conv_1/conv_1.cpp:34 on array 'conv_out' [1603]  (3.25 ns)

 <State 129>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_14', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_14', conv_1/conv_1.cpp:14) [1611]  (0 ns)
	'add' operation ('add_ln14_14', conv_1/conv_1.cpp:14) [1614]  (1.83 ns)

 <State 130>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_14', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_14', conv_1/conv_1.cpp:18) [1627]  (0 ns)
	'add' operation ('add_ln26_14', conv_1/conv_1.cpp:26) [1641]  (1.78 ns)
	'sub' operation ('sub_ln26_55', conv_1/conv_1.cpp:26) [1646]  (1.73 ns)

 <State 131>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_14', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_13', conv_1/conv_1.cpp:21) [1651]  (0 ns)
	'add' operation ('add_ln26_36', conv_1/conv_1.cpp:26) [1664]  (1.78 ns)
	'add' operation ('add_ln26_111', conv_1/conv_1.cpp:26) [1666]  (1.64 ns)
	'sub' operation ('sub_ln26_61', conv_1/conv_1.cpp:26) [1670]  (1.68 ns)

 <State 132>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_14', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_14', conv_1/conv_1.cpp:24) [1674]  (0 ns)
	'add' operation ('add_ln26_117', conv_1/conv_1.cpp:26) [1683]  (1.83 ns)
	'add' operation ('add_ln26_118', conv_1/conv_1.cpp:26) [1685]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_14', conv_1/conv_1.cpp:26) [1687]  (0 ns)
	'load' operation ('conv_1_weights_load_14', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1691]  (3.25 ns)

 <State 133>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_14', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1691]  (3.25 ns)
	'fmul' operation ('tmp_1_13', conv_1/conv_1.cpp:26) [1693]  (12.4 ns)

 <State 134>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_13', conv_1/conv_1.cpp:26) [1693]  (12.4 ns)
	'fadd' operation ('w_sum_3_13', conv_1/conv_1.cpp:26) [1694]  (22.6 ns)

 <State 135>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13', conv_1/conv_1.cpp:26) [1694]  (22.6 ns)

 <State 136>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_14', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [1704]  (3.25 ns)
	'fadd' operation ('w_sum_14', conv_1/conv_1.cpp:31) [1705]  (22.6 ns)

 <State 137>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_14', conv_1/conv_1.cpp:31) [1705]  (22.6 ns)
	'fcmp' operation ('tmp_133', conv_1/conv_1.cpp:34) [1712]  (6.79 ns)
	'and' operation ('and_ln34_14', conv_1/conv_1.cpp:34) [1713]  (0 ns)
	'select' operation ('select_ln34_14', conv_1/conv_1.cpp:34) [1714]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_14', conv_1/conv_1.cpp:34 on array 'conv_out' [1715]  (3.25 ns)

 <State 138>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_15', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_15', conv_1/conv_1.cpp:14) [1723]  (0 ns)
	'add' operation ('add_ln35_31', conv_1/conv_1.cpp:35) [1734]  (1.94 ns)

 <State 139>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_15', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_15', conv_1/conv_1.cpp:18) [1739]  (0 ns)
	'add' operation ('add_ln26_15', conv_1/conv_1.cpp:26) [1753]  (1.78 ns)
	'sub' operation ('sub_ln26_59', conv_1/conv_1.cpp:26) [1758]  (1.73 ns)

 <State 140>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_15', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_14', conv_1/conv_1.cpp:21) [1763]  (0 ns)
	'add' operation ('add_ln26_37', conv_1/conv_1.cpp:26) [1776]  (1.78 ns)
	'add' operation ('add_ln26_116', conv_1/conv_1.cpp:26) [1778]  (1.64 ns)
	'sub' operation ('sub_ln26_65', conv_1/conv_1.cpp:26) [1782]  (1.68 ns)

 <State 141>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_15', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_15', conv_1/conv_1.cpp:24) [1786]  (0 ns)
	'add' operation ('add_ln26_122', conv_1/conv_1.cpp:26) [1795]  (1.83 ns)
	'add' operation ('add_ln26_123', conv_1/conv_1.cpp:26) [1797]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_15', conv_1/conv_1.cpp:26) [1799]  (0 ns)
	'load' operation ('conv_1_weights_load_15', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1803]  (3.25 ns)

 <State 142>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_15', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1803]  (3.25 ns)
	'fmul' operation ('tmp_1_14', conv_1/conv_1.cpp:26) [1805]  (12.4 ns)

 <State 143>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_14', conv_1/conv_1.cpp:26) [1805]  (12.4 ns)
	'fadd' operation ('w_sum_3_14', conv_1/conv_1.cpp:26) [1806]  (22.6 ns)

 <State 144>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14', conv_1/conv_1.cpp:26) [1806]  (22.6 ns)

 <State 145>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_15', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [1816]  (3.25 ns)
	'fadd' operation ('w_sum_15', conv_1/conv_1.cpp:31) [1817]  (22.6 ns)

 <State 146>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_15', conv_1/conv_1.cpp:31) [1817]  (22.6 ns)
	'fcmp' operation ('tmp_135', conv_1/conv_1.cpp:34) [1824]  (6.79 ns)
	'and' operation ('and_ln34_15', conv_1/conv_1.cpp:34) [1825]  (0 ns)
	'select' operation ('select_ln34_15', conv_1/conv_1.cpp:34) [1826]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_15', conv_1/conv_1.cpp:34 on array 'conv_out' [1827]  (3.25 ns)

 <State 147>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_16', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_16', conv_1/conv_1.cpp:14) [1835]  (0 ns)
	'add' operation ('add_ln14_16', conv_1/conv_1.cpp:14) [1838]  (1.83 ns)

 <State 148>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_16', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_16', conv_1/conv_1.cpp:18) [1851]  (0 ns)
	'add' operation ('add_ln26_16', conv_1/conv_1.cpp:26) [1865]  (1.78 ns)
	'sub' operation ('sub_ln26_63', conv_1/conv_1.cpp:26) [1870]  (1.73 ns)

 <State 149>: 3.61ns
The critical path consists of the following:
	'phi' operation ('wc_0_16', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_15', conv_1/conv_1.cpp:21) [1875]  (0 ns)
	'add' operation ('add_ln26_120', conv_1/conv_1.cpp:26) [1884]  (1.78 ns)
	'sub' operation ('sub_ln26_68', conv_1/conv_1.cpp:26) [1886]  (1.83 ns)

 <State 150>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_16', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_16', conv_1/conv_1.cpp:24) [1897]  (0 ns)
	'add' operation ('add_ln26_127', conv_1/conv_1.cpp:26) [1906]  (1.83 ns)
	'add' operation ('add_ln26_128', conv_1/conv_1.cpp:26) [1908]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_16', conv_1/conv_1.cpp:26) [1910]  (0 ns)
	'load' operation ('conv_1_weights_load_16', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1914]  (3.25 ns)

 <State 151>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_16', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [1914]  (3.25 ns)
	'fmul' operation ('tmp_1_15', conv_1/conv_1.cpp:26) [1916]  (12.4 ns)

 <State 152>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_15', conv_1/conv_1.cpp:26) [1916]  (12.4 ns)
	'fadd' operation ('w_sum_3_15', conv_1/conv_1.cpp:26) [1917]  (22.6 ns)

 <State 153>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15', conv_1/conv_1.cpp:26) [1917]  (22.6 ns)

 <State 154>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_16', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [1927]  (3.25 ns)
	'fadd' operation ('w_sum_16', conv_1/conv_1.cpp:31) [1928]  (22.6 ns)

 <State 155>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_16', conv_1/conv_1.cpp:31) [1928]  (22.6 ns)
	'fcmp' operation ('tmp_137', conv_1/conv_1.cpp:34) [1935]  (6.79 ns)
	'and' operation ('and_ln34_16', conv_1/conv_1.cpp:34) [1936]  (0 ns)
	'select' operation ('select_ln34_16', conv_1/conv_1.cpp:34) [1937]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_16', conv_1/conv_1.cpp:34 on array 'conv_out' [1938]  (3.25 ns)

 <State 156>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_17', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_17', conv_1/conv_1.cpp:14) [1946]  (0 ns)
	'add' operation ('add_ln35_32', conv_1/conv_1.cpp:35) [1957]  (1.94 ns)

 <State 157>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_17', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_17', conv_1/conv_1.cpp:18) [1962]  (0 ns)
	'add' operation ('add_ln26_17', conv_1/conv_1.cpp:26) [1976]  (1.78 ns)
	'sub' operation ('sub_ln26_67', conv_1/conv_1.cpp:26) [1981]  (1.73 ns)

 <State 158>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_17', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_16', conv_1/conv_1.cpp:21) [1986]  (0 ns)
	'add' operation ('add_ln26_38', conv_1/conv_1.cpp:26) [1999]  (1.78 ns)
	'add' operation ('add_ln26_126', conv_1/conv_1.cpp:26) [2001]  (1.64 ns)
	'sub' operation ('sub_ln26_73', conv_1/conv_1.cpp:26) [2005]  (1.68 ns)

 <State 159>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_17', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_17', conv_1/conv_1.cpp:24) [2009]  (0 ns)
	'add' operation ('add_ln26_132', conv_1/conv_1.cpp:26) [2018]  (1.83 ns)
	'add' operation ('add_ln26_133', conv_1/conv_1.cpp:26) [2020]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_17', conv_1/conv_1.cpp:26) [2022]  (0 ns)
	'load' operation ('conv_1_weights_load_17', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2026]  (3.25 ns)

 <State 160>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_17', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2026]  (3.25 ns)
	'fmul' operation ('tmp_1_16', conv_1/conv_1.cpp:26) [2028]  (12.4 ns)

 <State 161>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_16', conv_1/conv_1.cpp:26) [2028]  (12.4 ns)
	'fadd' operation ('w_sum_3_16', conv_1/conv_1.cpp:26) [2029]  (22.6 ns)

 <State 162>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16', conv_1/conv_1.cpp:26) [2029]  (22.6 ns)

 <State 163>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_17', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [2039]  (3.25 ns)
	'fadd' operation ('w_sum_17', conv_1/conv_1.cpp:31) [2040]  (22.6 ns)

 <State 164>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_17', conv_1/conv_1.cpp:31) [2040]  (22.6 ns)
	'fcmp' operation ('tmp_139', conv_1/conv_1.cpp:34) [2047]  (6.79 ns)
	'and' operation ('and_ln34_17', conv_1/conv_1.cpp:34) [2048]  (0 ns)
	'select' operation ('select_ln34_17', conv_1/conv_1.cpp:34) [2049]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_17', conv_1/conv_1.cpp:34 on array 'conv_out' [2050]  (3.25 ns)

 <State 165>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_18', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_18', conv_1/conv_1.cpp:14) [2058]  (0 ns)
	'add' operation ('add_ln14_18', conv_1/conv_1.cpp:14) [2061]  (1.83 ns)

 <State 166>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_18', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_18', conv_1/conv_1.cpp:18) [2074]  (0 ns)
	'add' operation ('add_ln26_18', conv_1/conv_1.cpp:26) [2088]  (1.78 ns)
	'sub' operation ('sub_ln26_71', conv_1/conv_1.cpp:26) [2093]  (1.73 ns)

 <State 167>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_18', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_17', conv_1/conv_1.cpp:21) [2098]  (0 ns)
	'add' operation ('add_ln26_39', conv_1/conv_1.cpp:26) [2111]  (1.78 ns)
	'add' operation ('add_ln26_131', conv_1/conv_1.cpp:26) [2113]  (1.64 ns)
	'sub' operation ('sub_ln26_77', conv_1/conv_1.cpp:26) [2117]  (1.68 ns)

 <State 168>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_18', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_18', conv_1/conv_1.cpp:24) [2121]  (0 ns)
	'add' operation ('add_ln26_137', conv_1/conv_1.cpp:26) [2130]  (1.83 ns)
	'add' operation ('add_ln26_138', conv_1/conv_1.cpp:26) [2132]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_18', conv_1/conv_1.cpp:26) [2134]  (0 ns)
	'load' operation ('conv_1_weights_load_18', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2138]  (3.25 ns)

 <State 169>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_18', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2138]  (3.25 ns)
	'fmul' operation ('tmp_1_17', conv_1/conv_1.cpp:26) [2140]  (12.4 ns)

 <State 170>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_17', conv_1/conv_1.cpp:26) [2140]  (12.4 ns)
	'fadd' operation ('w_sum_3_17', conv_1/conv_1.cpp:26) [2141]  (22.6 ns)

 <State 171>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17', conv_1/conv_1.cpp:26) [2141]  (22.6 ns)

 <State 172>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_18', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [2151]  (3.25 ns)
	'fadd' operation ('w_sum_18', conv_1/conv_1.cpp:31) [2152]  (22.6 ns)

 <State 173>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_18', conv_1/conv_1.cpp:31) [2152]  (22.6 ns)
	'fcmp' operation ('tmp_141', conv_1/conv_1.cpp:34) [2159]  (6.79 ns)
	'and' operation ('and_ln34_18', conv_1/conv_1.cpp:34) [2160]  (0 ns)
	'select' operation ('select_ln34_18', conv_1/conv_1.cpp:34) [2161]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_18', conv_1/conv_1.cpp:34 on array 'conv_out' [2162]  (3.25 ns)

 <State 174>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_19', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_19', conv_1/conv_1.cpp:14) [2170]  (0 ns)
	'add' operation ('add_ln35_33', conv_1/conv_1.cpp:35) [2181]  (1.94 ns)

 <State 175>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_19', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_19', conv_1/conv_1.cpp:18) [2186]  (0 ns)
	'add' operation ('add_ln26_19', conv_1/conv_1.cpp:26) [2200]  (1.78 ns)
	'sub' operation ('sub_ln26_75', conv_1/conv_1.cpp:26) [2205]  (1.73 ns)

 <State 176>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_19', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_18', conv_1/conv_1.cpp:21) [2210]  (0 ns)
	'add' operation ('add_ln26_40', conv_1/conv_1.cpp:26) [2223]  (1.78 ns)
	'add' operation ('add_ln26_136', conv_1/conv_1.cpp:26) [2225]  (1.64 ns)
	'sub' operation ('sub_ln26_81', conv_1/conv_1.cpp:26) [2229]  (1.68 ns)

 <State 177>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_19', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_19', conv_1/conv_1.cpp:24) [2233]  (0 ns)
	'add' operation ('add_ln26_142', conv_1/conv_1.cpp:26) [2242]  (1.83 ns)
	'add' operation ('add_ln26_143', conv_1/conv_1.cpp:26) [2244]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_19', conv_1/conv_1.cpp:26) [2246]  (0 ns)
	'load' operation ('conv_1_weights_load_19', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2250]  (3.25 ns)

 <State 178>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_19', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2250]  (3.25 ns)
	'fmul' operation ('tmp_1_18', conv_1/conv_1.cpp:26) [2252]  (12.4 ns)

 <State 179>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_18', conv_1/conv_1.cpp:26) [2252]  (12.4 ns)
	'fadd' operation ('w_sum_3_18', conv_1/conv_1.cpp:26) [2253]  (22.6 ns)

 <State 180>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18', conv_1/conv_1.cpp:26) [2253]  (22.6 ns)

 <State 181>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_19', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [2263]  (3.25 ns)
	'fadd' operation ('w_sum_19', conv_1/conv_1.cpp:31) [2264]  (22.6 ns)

 <State 182>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_19', conv_1/conv_1.cpp:31) [2264]  (22.6 ns)
	'fcmp' operation ('tmp_143', conv_1/conv_1.cpp:34) [2271]  (6.79 ns)
	'and' operation ('and_ln34_19', conv_1/conv_1.cpp:34) [2272]  (0 ns)
	'select' operation ('select_ln34_19', conv_1/conv_1.cpp:34) [2273]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_19', conv_1/conv_1.cpp:34 on array 'conv_out' [2274]  (3.25 ns)

 <State 183>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_20', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_20', conv_1/conv_1.cpp:14) [2282]  (0 ns)
	'add' operation ('add_ln14_20', conv_1/conv_1.cpp:14) [2285]  (1.83 ns)

 <State 184>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_20', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_20', conv_1/conv_1.cpp:18) [2298]  (0 ns)
	'add' operation ('add_ln26_20', conv_1/conv_1.cpp:26) [2312]  (1.78 ns)
	'sub' operation ('sub_ln26_79', conv_1/conv_1.cpp:26) [2317]  (1.73 ns)

 <State 185>: 3.61ns
The critical path consists of the following:
	'phi' operation ('wc_0_20', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_19', conv_1/conv_1.cpp:21) [2322]  (0 ns)
	'add' operation ('add_ln26_140', conv_1/conv_1.cpp:26) [2331]  (1.78 ns)
	'sub' operation ('sub_ln26_84', conv_1/conv_1.cpp:26) [2333]  (1.83 ns)

 <State 186>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_20', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_20', conv_1/conv_1.cpp:24) [2344]  (0 ns)
	'add' operation ('add_ln26_147', conv_1/conv_1.cpp:26) [2353]  (1.83 ns)
	'add' operation ('add_ln26_148', conv_1/conv_1.cpp:26) [2355]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_20', conv_1/conv_1.cpp:26) [2357]  (0 ns)
	'load' operation ('conv_1_weights_load_20', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2361]  (3.25 ns)

 <State 187>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_20', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2361]  (3.25 ns)
	'fmul' operation ('tmp_1_19', conv_1/conv_1.cpp:26) [2363]  (12.4 ns)

 <State 188>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_19', conv_1/conv_1.cpp:26) [2363]  (12.4 ns)
	'fadd' operation ('w_sum_3_19', conv_1/conv_1.cpp:26) [2364]  (22.6 ns)

 <State 189>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19', conv_1/conv_1.cpp:26) [2364]  (22.6 ns)

 <State 190>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_20', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [2374]  (3.25 ns)
	'fadd' operation ('w_sum_20', conv_1/conv_1.cpp:31) [2375]  (22.6 ns)

 <State 191>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_20', conv_1/conv_1.cpp:31) [2375]  (22.6 ns)
	'fcmp' operation ('tmp_145', conv_1/conv_1.cpp:34) [2382]  (6.79 ns)
	'and' operation ('and_ln34_20', conv_1/conv_1.cpp:34) [2383]  (0 ns)
	'select' operation ('select_ln34_20', conv_1/conv_1.cpp:34) [2384]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_20', conv_1/conv_1.cpp:34 on array 'conv_out' [2385]  (3.25 ns)

 <State 192>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_21', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_21', conv_1/conv_1.cpp:14) [2393]  (0 ns)
	'add' operation ('add_ln35_34', conv_1/conv_1.cpp:35) [2404]  (1.94 ns)

 <State 193>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_21', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_21', conv_1/conv_1.cpp:18) [2409]  (0 ns)
	'add' operation ('add_ln26_21', conv_1/conv_1.cpp:26) [2423]  (1.78 ns)
	'sub' operation ('sub_ln26_83', conv_1/conv_1.cpp:26) [2428]  (1.73 ns)

 <State 194>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_21', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_20', conv_1/conv_1.cpp:21) [2433]  (0 ns)
	'add' operation ('add_ln26_41', conv_1/conv_1.cpp:26) [2446]  (1.78 ns)
	'add' operation ('add_ln26_146', conv_1/conv_1.cpp:26) [2448]  (1.64 ns)
	'sub' operation ('sub_ln26_89', conv_1/conv_1.cpp:26) [2452]  (1.68 ns)

 <State 195>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_21', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_21', conv_1/conv_1.cpp:24) [2456]  (0 ns)
	'add' operation ('add_ln26_152', conv_1/conv_1.cpp:26) [2465]  (1.83 ns)
	'add' operation ('add_ln26_153', conv_1/conv_1.cpp:26) [2467]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_21', conv_1/conv_1.cpp:26) [2469]  (0 ns)
	'load' operation ('conv_1_weights_load_21', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2473]  (3.25 ns)

 <State 196>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_21', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2473]  (3.25 ns)
	'fmul' operation ('tmp_1_20', conv_1/conv_1.cpp:26) [2475]  (12.4 ns)

 <State 197>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_20', conv_1/conv_1.cpp:26) [2475]  (12.4 ns)
	'fadd' operation ('w_sum_3_20', conv_1/conv_1.cpp:26) [2476]  (22.6 ns)

 <State 198>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20', conv_1/conv_1.cpp:26) [2476]  (22.6 ns)

 <State 199>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_21', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [2486]  (3.25 ns)
	'fadd' operation ('w_sum_21', conv_1/conv_1.cpp:31) [2487]  (22.6 ns)

 <State 200>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_21', conv_1/conv_1.cpp:31) [2487]  (22.6 ns)
	'fcmp' operation ('tmp_147', conv_1/conv_1.cpp:34) [2494]  (6.79 ns)
	'and' operation ('and_ln34_21', conv_1/conv_1.cpp:34) [2495]  (0 ns)
	'select' operation ('select_ln34_21', conv_1/conv_1.cpp:34) [2496]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_21', conv_1/conv_1.cpp:34 on array 'conv_out' [2497]  (3.25 ns)

 <State 201>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_22', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_22', conv_1/conv_1.cpp:14) [2505]  (0 ns)
	'add' operation ('add_ln14_22', conv_1/conv_1.cpp:14) [2508]  (1.83 ns)

 <State 202>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_22', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_22', conv_1/conv_1.cpp:18) [2521]  (0 ns)
	'add' operation ('add_ln26_22', conv_1/conv_1.cpp:26) [2535]  (1.78 ns)
	'sub' operation ('sub_ln26_87', conv_1/conv_1.cpp:26) [2540]  (1.73 ns)

 <State 203>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_22', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_21', conv_1/conv_1.cpp:21) [2545]  (0 ns)
	'add' operation ('add_ln26_42', conv_1/conv_1.cpp:26) [2558]  (1.78 ns)
	'add' operation ('add_ln26_151', conv_1/conv_1.cpp:26) [2560]  (1.64 ns)
	'sub' operation ('sub_ln26_93', conv_1/conv_1.cpp:26) [2564]  (1.68 ns)

 <State 204>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_22', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_22', conv_1/conv_1.cpp:24) [2568]  (0 ns)
	'add' operation ('add_ln26_157', conv_1/conv_1.cpp:26) [2577]  (1.83 ns)
	'add' operation ('add_ln26_158', conv_1/conv_1.cpp:26) [2579]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_22', conv_1/conv_1.cpp:26) [2581]  (0 ns)
	'load' operation ('conv_1_weights_load_22', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2585]  (3.25 ns)

 <State 205>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_22', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2585]  (3.25 ns)
	'fmul' operation ('tmp_1_21', conv_1/conv_1.cpp:26) [2587]  (12.4 ns)

 <State 206>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_21', conv_1/conv_1.cpp:26) [2587]  (12.4 ns)
	'fadd' operation ('w_sum_3_21', conv_1/conv_1.cpp:26) [2588]  (22.6 ns)

 <State 207>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21', conv_1/conv_1.cpp:26) [2588]  (22.6 ns)

 <State 208>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_22', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [2598]  (3.25 ns)
	'fadd' operation ('w_sum_22', conv_1/conv_1.cpp:31) [2599]  (22.6 ns)

 <State 209>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_22', conv_1/conv_1.cpp:31) [2599]  (22.6 ns)
	'fcmp' operation ('tmp_149', conv_1/conv_1.cpp:34) [2606]  (6.79 ns)
	'and' operation ('and_ln34_22', conv_1/conv_1.cpp:34) [2607]  (0 ns)
	'select' operation ('select_ln34_22', conv_1/conv_1.cpp:34) [2608]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_22', conv_1/conv_1.cpp:34 on array 'conv_out' [2609]  (3.25 ns)

 <State 210>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_23', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_23', conv_1/conv_1.cpp:14) [2617]  (0 ns)
	'add' operation ('add_ln35_35', conv_1/conv_1.cpp:35) [2628]  (1.94 ns)

 <State 211>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_23', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_23', conv_1/conv_1.cpp:18) [2633]  (0 ns)
	'add' operation ('add_ln26_23', conv_1/conv_1.cpp:26) [2647]  (1.78 ns)
	'sub' operation ('sub_ln26_91', conv_1/conv_1.cpp:26) [2652]  (1.73 ns)

 <State 212>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_23', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_22', conv_1/conv_1.cpp:21) [2657]  (0 ns)
	'add' operation ('add_ln26_43', conv_1/conv_1.cpp:26) [2670]  (1.78 ns)
	'add' operation ('add_ln26_156', conv_1/conv_1.cpp:26) [2672]  (1.64 ns)
	'sub' operation ('sub_ln26_97', conv_1/conv_1.cpp:26) [2676]  (1.68 ns)

 <State 213>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_23', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_23', conv_1/conv_1.cpp:24) [2680]  (0 ns)
	'add' operation ('add_ln26_162', conv_1/conv_1.cpp:26) [2689]  (1.83 ns)
	'add' operation ('add_ln26_163', conv_1/conv_1.cpp:26) [2691]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_23', conv_1/conv_1.cpp:26) [2693]  (0 ns)
	'load' operation ('conv_1_weights_load_23', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2697]  (3.25 ns)

 <State 214>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_23', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2697]  (3.25 ns)
	'fmul' operation ('tmp_1_22', conv_1/conv_1.cpp:26) [2699]  (12.4 ns)

 <State 215>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_22', conv_1/conv_1.cpp:26) [2699]  (12.4 ns)
	'fadd' operation ('w_sum_3_22', conv_1/conv_1.cpp:26) [2700]  (22.6 ns)

 <State 216>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22', conv_1/conv_1.cpp:26) [2700]  (22.6 ns)

 <State 217>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_23', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [2710]  (3.25 ns)
	'fadd' operation ('w_sum_23', conv_1/conv_1.cpp:31) [2711]  (22.6 ns)

 <State 218>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_23', conv_1/conv_1.cpp:31) [2711]  (22.6 ns)
	'fcmp' operation ('tmp_151', conv_1/conv_1.cpp:34) [2718]  (6.79 ns)
	'and' operation ('and_ln34_23', conv_1/conv_1.cpp:34) [2719]  (0 ns)
	'select' operation ('select_ln34_23', conv_1/conv_1.cpp:34) [2720]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_23', conv_1/conv_1.cpp:34 on array 'conv_out' [2721]  (3.25 ns)

 <State 219>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f_0_24', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_24', conv_1/conv_1.cpp:14) [2729]  (0 ns)
	'add' operation ('add_ln14_24', conv_1/conv_1.cpp:14) [2732]  (1.83 ns)

 <State 220>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_24', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_24', conv_1/conv_1.cpp:18) [2745]  (0 ns)
	'add' operation ('add_ln26_24', conv_1/conv_1.cpp:26) [2759]  (1.78 ns)
	'sub' operation ('sub_ln26_95', conv_1/conv_1.cpp:26) [2764]  (1.73 ns)

 <State 221>: 3.61ns
The critical path consists of the following:
	'phi' operation ('wc_0_24', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_23', conv_1/conv_1.cpp:21) [2769]  (0 ns)
	'add' operation ('add_ln26_160', conv_1/conv_1.cpp:26) [2778]  (1.78 ns)
	'sub' operation ('sub_ln26_100', conv_1/conv_1.cpp:26) [2780]  (1.83 ns)

 <State 222>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_24', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_24', conv_1/conv_1.cpp:24) [2792]  (0 ns)
	'add' operation ('add_ln26_167', conv_1/conv_1.cpp:26) [2801]  (1.83 ns)
	'add' operation ('add_ln26_168', conv_1/conv_1.cpp:26) [2803]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_24', conv_1/conv_1.cpp:26) [2805]  (0 ns)
	'load' operation ('conv_1_weights_load_24', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2809]  (3.25 ns)

 <State 223>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_24', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2809]  (3.25 ns)
	'fmul' operation ('tmp_1_23', conv_1/conv_1.cpp:26) [2811]  (12.4 ns)

 <State 224>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_23', conv_1/conv_1.cpp:26) [2811]  (12.4 ns)
	'fadd' operation ('w_sum_3_23', conv_1/conv_1.cpp:26) [2812]  (22.6 ns)

 <State 225>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23', conv_1/conv_1.cpp:26) [2812]  (22.6 ns)

 <State 226>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_24', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [2822]  (3.25 ns)
	'fadd' operation ('w_sum_24', conv_1/conv_1.cpp:31) [2823]  (22.6 ns)

 <State 227>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_24', conv_1/conv_1.cpp:31) [2823]  (22.6 ns)
	'fcmp' operation ('tmp_153', conv_1/conv_1.cpp:34) [2830]  (6.79 ns)
	'and' operation ('and_ln34_24', conv_1/conv_1.cpp:34) [2831]  (0 ns)
	'select' operation ('select_ln34_24', conv_1/conv_1.cpp:34) [2832]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_24', conv_1/conv_1.cpp:34 on array 'conv_out' [2833]  (3.25 ns)

 <State 228>: 1.94ns
The critical path consists of the following:
	'phi' operation ('f_0_25', conv_1/conv_1.cpp:14) with incoming values : ('add_ln14_25', conv_1/conv_1.cpp:14) [2841]  (0 ns)
	'add' operation ('add_ln35_36', conv_1/conv_1.cpp:35) [2852]  (1.94 ns)

 <State 229>: 3.51ns
The critical path consists of the following:
	'phi' operation ('wr_0_25', conv_1/conv_1.cpp:18) with incoming values : ('add_ln18_25', conv_1/conv_1.cpp:18) [2857]  (0 ns)
	'add' operation ('add_ln26_25', conv_1/conv_1.cpp:26) [2871]  (1.78 ns)
	'sub' operation ('sub_ln26_99', conv_1/conv_1.cpp:26) [2876]  (1.73 ns)

 <State 230>: 5.05ns
The critical path consists of the following:
	'phi' operation ('wc_0_25', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_24', conv_1/conv_1.cpp:21) [2881]  (0 ns)
	'add' operation ('add_ln26_44', conv_1/conv_1.cpp:26) [2894]  (1.74 ns)
	'add' operation ('add_ln26_166', conv_1/conv_1.cpp:26) [2897]  (1.64 ns)
	'sub' operation ('sub_ln26_103', conv_1/conv_1.cpp:26) [2901]  (1.68 ns)

 <State 231>: 6.72ns
The critical path consists of the following:
	'phi' operation ('ch_0_25', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_25', conv_1/conv_1.cpp:24) [2905]  (0 ns)
	'add' operation ('add_ln26_170', conv_1/conv_1.cpp:26) [2914]  (1.83 ns)
	'add' operation ('add_ln26_171', conv_1/conv_1.cpp:26) [2916]  (1.64 ns)
	'getelementptr' operation ('conv_1_weights_addr_25', conv_1/conv_1.cpp:26) [2918]  (0 ns)
	'load' operation ('conv_1_weights_load_25', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2922]  (3.25 ns)

 <State 232>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_25', conv_1/conv_1.cpp:26) on array 'conv_1_weights' [2922]  (3.25 ns)
	'fmul' operation ('tmp_1_24', conv_1/conv_1.cpp:26) [2924]  (12.4 ns)

 <State 233>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_24', conv_1/conv_1.cpp:26) [2924]  (12.4 ns)
	'fadd' operation ('w_sum_3_24', conv_1/conv_1.cpp:26) [2925]  (22.6 ns)

 <State 234>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24', conv_1/conv_1.cpp:26) [2925]  (22.6 ns)

 <State 235>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load_25', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [2935]  (3.25 ns)
	'fadd' operation ('w_sum_25', conv_1/conv_1.cpp:31) [2936]  (22.6 ns)

 <State 236>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_25', conv_1/conv_1.cpp:31) [2936]  (22.6 ns)
	'fcmp' operation ('tmp_155', conv_1/conv_1.cpp:34) [2943]  (6.79 ns)
	'and' operation ('and_ln34_25', conv_1/conv_1.cpp:34) [2944]  (0 ns)
	'select' operation ('select_ln34_25', conv_1/conv_1.cpp:34) [2945]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_25', conv_1/conv_1.cpp:34 on array 'conv_out' [2946]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
