<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;13.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li><li class="navelem"><a class="el" href="dir_a2721e2966d02b967b3f5a8b3a5c50ec.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">X86MCTargetDesc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="X86MCTargetDesc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- X86MCTargetDesc.h - X86 Target Descriptions -------------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file provides X86 specific target descriptions.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="keyword">class </span>formatted_raw_ostream;</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">class </span>MCAsmBackend;</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">class </span>MCCodeEmitter;</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">class </span>MCContext;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">class </span>MCInst;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">class </span>MCInstPrinter;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">class </span>MCInstrInfo;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">class </span>MCObjectTargetWriter;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">class </span>MCObjectWriter;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">class </span>MCRegister;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">class </span>MCRegisterInfo;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">class </span>MCStreamer;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">class </span>MCSubtargetInfo;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">class </span>MCTargetOptions;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">class </span>MCTargetStreamer;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">class </span><a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">Target</a>;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="keyword">class </span>Triple;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">class </span>StringRef;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"></span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/// Flavour of dwarf regnumbers</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">///</span></div>
<div class="foldopen" id="foldopen00041" data-start="{" data-end="}">
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1DWARFFlavour.html">   41</a></span><span class="comment"></span><span class="keyword">namespace </span>DWARFFlavour {</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1DWARFFlavour.html#a6b18781da518146e2cfa2dba906ac005a529ca38d33e9ba250143e21df7effe94">   43</a></span>    <a class="code hl_enumvalue" href="namespacellvm_1_1DWARFFlavour.html#a6b18781da518146e2cfa2dba906ac005a47a98b5535026debf4229e5cdbfbaaf1">X86_64</a> = 0, <a class="code hl_enumvalue" href="namespacellvm_1_1DWARFFlavour.html#a6b18781da518146e2cfa2dba906ac005a529ca38d33e9ba250143e21df7effe94">X86_32_DarwinEH</a> = 1, <a class="code hl_enumvalue" href="namespacellvm_1_1DWARFFlavour.html#a6b18781da518146e2cfa2dba906ac005a62d2f8cbc59370b03dc64f223493d3f3">X86_32_Generic</a> = 2</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1DWARFFlavour.html#a6b18781da518146e2cfa2dba906ac005a62d2f8cbc59370b03dc64f223493d3f3">   44</a></span>  };</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>}</div>
</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"></span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">///  Native X86 register numbers</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">///</span></div>
<div class="foldopen" id="foldopen00049" data-start="{" data-end="}">
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1N86.html">   49</a></span><span class="comment"></span><span class="keyword">namespace </span>N86 {</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a488c3a2a57ed8f23f0c48d8b40348af0">   51</a></span>    <a class="code hl_enumvalue" href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a488c3a2a57ed8f23f0c48d8b40348af0">EAX</a> = 0, <a class="code hl_enumvalue" href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a667b758702693d9dfb46e55025fc559d">ECX</a> = 1, <a class="code hl_enumvalue" href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155af870f9ec8a932e6d114847c22e7e9121">EDX</a> = 2, <a class="code hl_enumvalue" href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a3037fe2787fbbc55d78cbf8ba4768dc8">EBX</a> = 3, <a class="code hl_enumvalue" href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a303dfe7256beaf60eaaa93d1c418965b">ESP</a> = 4, <a class="code hl_enumvalue" href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a85b6ab9236a61c8ddb3dd0928a8795c6">EBP</a> = 5, <a class="code hl_enumvalue" href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a284bf8e8d0ea2e707e824d67dc5c398f">ESI</a> = 6, <a class="code hl_enumvalue" href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a90cd412049931c87618e68595357afb8">EDI</a> = 7</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a90cd412049931c87618e68595357afb8">   52</a></span>  };</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>}</div>
</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="keyword">namespace </span>X86_MC {</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>std::string <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">ParseX86Triple</a>(<span class="keyword">const</span> Triple &amp;TT);</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">getDwarfRegFlavour</a>(<span class="keyword">const</span> Triple &amp;TT, <span class="keywordtype">bool</span> isEH);</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">initLLVMToSEHAndCVRegMapping</a>(MCRegisterInfo *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"></span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/// Returns true if this instruction has a LOCK prefix.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">hasLockPrefix</a>(<span class="keyword">const</span> MCInst &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"></span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/// Create a X86 MCSubtargetInfo instance. This is exposed so Asm parser, etc.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/// do not need to go through TargetRegistry.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"></span>MCSubtargetInfo *<a class="code hl_function" href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">createX86MCSubtargetInfo</a>(<span class="keyword">const</span> Triple &amp;TT, StringRef CPU,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>                                          StringRef FS);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>}</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>MCCodeEmitter *<a class="code hl_function" href="namespacellvm.html#a97331bfc44f8175f0eb93e9d8a0673c6">createX86MCCodeEmitter</a>(<span class="keyword">const</span> MCInstrInfo &amp;MCII,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>                                      <span class="keyword">const</span> MCRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>                                      MCContext &amp;Ctx);</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>MCAsmBackend *<a class="code hl_function" href="namespacellvm.html#ae35ef2e57b2c31572d967cb78484ffaa">createX86_32AsmBackend</a>(<span class="keyword">const</span> Target &amp;T,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                                     <span class="keyword">const</span> MCSubtargetInfo &amp;STI,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                                     <span class="keyword">const</span> MCRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                                     <span class="keyword">const</span> MCTargetOptions &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>);</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>MCAsmBackend *<a class="code hl_function" href="namespacellvm.html#a306674e8951ad0f9c77cda2f70219ab9">createX86_64AsmBackend</a>(<span class="keyword">const</span> Target &amp;T,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                                     <span class="keyword">const</span> MCSubtargetInfo &amp;STI,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                                     <span class="keyword">const</span> MCRegisterInfo &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>                                     <span class="keyword">const</span> MCTargetOptions &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>);</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"></span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/// Implements X86-only directives for assembly emission.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"></span>MCTargetStreamer *<a class="code hl_function" href="namespacellvm.html#ac67e15e7dea7403c55108f4902a9f1b6">createX86AsmTargetStreamer</a>(MCStreamer &amp;S,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                                             formatted_raw_ostream &amp;OS,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>                                             MCInstPrinter *InstPrinter,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>                                             <span class="keywordtype">bool</span> IsVerboseAsm);</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"></span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/// Implements X86-only directives for object files.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"></span>MCTargetStreamer *<a class="code hl_function" href="namespacellvm.html#a156c0ad16b9a22a06c6502f59f207f2a">createX86ObjectTargetStreamer</a>(MCStreamer &amp;S,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>                                                <span class="keyword">const</span> MCSubtargetInfo &amp;STI);</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"></span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/// Construct an X86 Windows COFF machine code streamer which will generate</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/// PE/COFF format object files.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">///</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/// Takes ownership of \p AB and \p CE.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"></span>MCStreamer *<a class="code hl_function" href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">createX86WinCOFFStreamer</a>(MCContext &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>                                     std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;AB,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>                                     std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;OW,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>                                     std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;CE,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>                                     <span class="keywordtype">bool</span> RelaxAll,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>                                     <span class="keywordtype">bool</span> IncrementalLinkerCompatible);</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"></span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/// Construct an X86 Mach-O object writer.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"></span>std::unique_ptr&lt;MCObjectTargetWriter&gt;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><a class="code hl_function" href="namespacellvm.html#aa8a8b20f4994dde24ebfec833804982e">createX86MachObjectWriter</a>(<span class="keywordtype">bool</span> Is64Bit, <a class="code hl_class" href="classuint32__t.html">uint32_t</a> CPUType, <a class="code hl_class" href="classuint32__t.html">uint32_t</a> CPUSubtype);</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"></span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/// Construct an X86 ELF object writer.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"></span>std::unique_ptr&lt;MCObjectTargetWriter&gt;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><a class="code hl_function" href="namespacellvm.html#acb451d6d9cdcbf17e68e77abdf013ba5">createX86ELFObjectWriter</a>(<span class="keywordtype">bool</span> IsELF64, uint8_t OSABI, <a class="code hl_class" href="classuint16__t.html">uint16_t</a> EMachine);<span class="comment"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/// Construct an X86 Win COFF object writer.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"></span>std::unique_ptr&lt;MCObjectTargetWriter&gt;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><a class="code hl_function" href="namespacellvm.html#a31429fcdd046d803b847ff5a5c35c846">createX86WinCOFFObjectWriter</a>(<span class="keywordtype">bool</span> Is64Bit);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"></span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/// Returns the sub or super register of a specific X86 register.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/// e.g. getX86SubSuperRegister(X86::EAX, 16) returns X86::AX.</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/// Aborts on error.</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"></span>MCRegister <a class="code hl_function" href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">getX86SubSuperRegister</a>(MCRegister, <span class="keywordtype">unsigned</span>, <span class="keywordtype">bool</span> <a class="code hl_variable" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>=<span class="keyword">false</span>);</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"></span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/// Returns the sub or super register of a specific X86 register.</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/// Like getX86SubSuperRegister() but returns 0 on error.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"></span>MCRegister <a class="code hl_function" href="namespacellvm.html#a185b58acbe68a44757e2afd08b5be0e2">getX86SubSuperRegisterOrZero</a>(MCRegister, <span class="keywordtype">unsigned</span>,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>                                        <span class="keywordtype">bool</span> <a class="code hl_variable" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a> = <span class="keyword">false</span>);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>} <span class="comment">// End llvm namespace</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">// Defines symbolic names for X86 registers.  This defines a mapping from</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// register name to register number.</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">//</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a08a185753458ada847ed2d41b47ac1d1">  133</a></span><span class="preprocessor">#define GET_REGINFO_ENUM</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#include &quot;X86GenRegisterInfo.inc&quot;</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">// Defines symbolic names for the X86 instructions.</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">//</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a2433e9e503264e8ca019761dad9d06d1">  138</a></span><span class="preprocessor">#define GET_INSTRINFO_ENUM</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a30d75935b44738c70f8b1cff3165755a">  139</a></span><span class="preprocessor">#define GET_INSTRINFO_MC_HELPER_DECLS</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#ae8e5d5d8b20c7c3550c60ac4a04e3c64">  142</a></span><span class="preprocessor">#define GET_SUBTARGETINFO_ENUM</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00102">IRTranslator.cpp:102</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_a7df34dbf636f2fbbb00f2b86eccdb1eb"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a></div><div class="ttdeci">uint64_t High</div><div class="ttdef"><b>Definition</b> <a href="NVVMIntrRange_8cpp_source.html#l00061">NVVMIntrRange.cpp:61</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_a47c521bf7ba0bb2147b96d068af30d04"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a></div><div class="ttdeci">const char LLVMTargetMachineRef LLVMPassBuilderOptionsRef Options</div><div class="ttdef"><b>Definition</b> <a href="PassBuilderBindings_8cpp_source.html#l00048">PassBuilderBindings.cpp:48</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">llvm::AMDGPU::Exp::Target</a></div><div class="ttdeci">Target</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00732">SIDefines.h:732</a></div></div>
<div class="ttc" id="anamespacellvm_1_1DWARFFlavour_html_a6b18781da518146e2cfa2dba906ac005a47a98b5535026debf4229e5cdbfbaaf1"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#a6b18781da518146e2cfa2dba906ac005a47a98b5535026debf4229e5cdbfbaaf1">llvm::DWARFFlavour::X86_64</a></div><div class="ttdeci">@ X86_64</div><div class="ttdef"><b>Definition</b> <a href="#l00043">X86MCTargetDesc.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1DWARFFlavour_html_a6b18781da518146e2cfa2dba906ac005a529ca38d33e9ba250143e21df7effe94"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#a6b18781da518146e2cfa2dba906ac005a529ca38d33e9ba250143e21df7effe94">llvm::DWARFFlavour::X86_32_DarwinEH</a></div><div class="ttdeci">@ X86_32_DarwinEH</div><div class="ttdef"><b>Definition</b> <a href="#l00043">X86MCTargetDesc.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1DWARFFlavour_html_a6b18781da518146e2cfa2dba906ac005a62d2f8cbc59370b03dc64f223493d3f3"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#a6b18781da518146e2cfa2dba906ac005a62d2f8cbc59370b03dc64f223493d3f3">llvm::DWARFFlavour::X86_32_Generic</a></div><div class="ttdeci">@ X86_32_Generic</div><div class="ttdef"><b>Definition</b> <a href="#l00044">X86MCTargetDesc.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_aa9f562288dabb88c78196bdb3f239155a284bf8e8d0ea2e707e824d67dc5c398f"><div class="ttname"><a href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a284bf8e8d0ea2e707e824d67dc5c398f">llvm::N86::ESI</a></div><div class="ttdeci">@ ESI</div><div class="ttdef"><b>Definition</b> <a href="#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_aa9f562288dabb88c78196bdb3f239155a3037fe2787fbbc55d78cbf8ba4768dc8"><div class="ttname"><a href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a3037fe2787fbbc55d78cbf8ba4768dc8">llvm::N86::EBX</a></div><div class="ttdeci">@ EBX</div><div class="ttdef"><b>Definition</b> <a href="#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_aa9f562288dabb88c78196bdb3f239155a303dfe7256beaf60eaaa93d1c418965b"><div class="ttname"><a href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a303dfe7256beaf60eaaa93d1c418965b">llvm::N86::ESP</a></div><div class="ttdeci">@ ESP</div><div class="ttdef"><b>Definition</b> <a href="#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_aa9f562288dabb88c78196bdb3f239155a488c3a2a57ed8f23f0c48d8b40348af0"><div class="ttname"><a href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a488c3a2a57ed8f23f0c48d8b40348af0">llvm::N86::EAX</a></div><div class="ttdeci">@ EAX</div><div class="ttdef"><b>Definition</b> <a href="#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_aa9f562288dabb88c78196bdb3f239155a667b758702693d9dfb46e55025fc559d"><div class="ttname"><a href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a667b758702693d9dfb46e55025fc559d">llvm::N86::ECX</a></div><div class="ttdeci">@ ECX</div><div class="ttdef"><b>Definition</b> <a href="#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_aa9f562288dabb88c78196bdb3f239155a85b6ab9236a61c8ddb3dd0928a8795c6"><div class="ttname"><a href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a85b6ab9236a61c8ddb3dd0928a8795c6">llvm::N86::EBP</a></div><div class="ttdeci">@ EBP</div><div class="ttdef"><b>Definition</b> <a href="#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_aa9f562288dabb88c78196bdb3f239155a90cd412049931c87618e68595357afb8"><div class="ttname"><a href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155a90cd412049931c87618e68595357afb8">llvm::N86::EDI</a></div><div class="ttdeci">@ EDI</div><div class="ttdef"><b>Definition</b> <a href="#l00052">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1N86_html_aa9f562288dabb88c78196bdb3f239155af870f9ec8a932e6d114847c22e7e9121"><div class="ttname"><a href="namespacellvm_1_1N86.html#aa9f562288dabb88c78196bdb3f239155af870f9ec8a932e6d114847c22e7e9121">llvm::N86::EDX</a></div><div class="ttdeci">@ EDX</div><div class="ttdef"><b>Definition</b> <a href="#l00051">X86MCTargetDesc.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_a5c25db35754b1e2c9df08e429b0b9a7d"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a5c25db35754b1e2c9df08e429b0b9a7d">llvm::X86_MC::hasLockPrefix</a></div><div class="ttdeci">bool hasLockPrefix(const MCInst &amp;MI)</div><div class="ttdoc">Returns true if this instruction has a LOCK prefix.</div><div class="ttdef"><b>Definition</b> <a href="X86MCTargetDesc_8cpp_source.html#l00071">X86MCTargetDesc.cpp:71</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_a85bf92f849a9d2d11f112747b93cb2ae"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a85bf92f849a9d2d11f112747b93cb2ae">llvm::X86_MC::initLLVMToSEHAndCVRegMapping</a></div><div class="ttdeci">void initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition</b> <a href="X86MCTargetDesc_8cpp_source.html#l00075">X86MCTargetDesc.cpp:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_ac799d914344a144a68709ea5dc541439"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#ac799d914344a144a68709ea5dc541439">llvm::X86_MC::ParseX86Triple</a></div><div class="ttdeci">std::string ParseX86Triple(const Triple &amp;TT)</div><div class="ttdef"><b>Definition</b> <a href="X86MCTargetDesc_8cpp_source.html#l00045">X86MCTargetDesc.cpp:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_ae5725b4767b5ffa093fcf5c21fc2bb27"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#ae5725b4767b5ffa093fcf5c21fc2bb27">llvm::X86_MC::createX86MCSubtargetInfo</a></div><div class="ttdeci">MCSubtargetInfo * createX86MCSubtargetInfo(const Triple &amp;TT, StringRef CPU, StringRef FS)</div><div class="ttdoc">Create a X86 MCSubtargetInfo instance.</div><div class="ttdef"><b>Definition</b> <a href="X86MCTargetDesc_8cpp_source.html#l00288">X86MCTargetDesc.cpp:288</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86__MC_html_af79bf5c9f731c8f0d5f1995637adba47"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#af79bf5c9f731c8f0d5f1995637adba47">llvm::X86_MC::getDwarfRegFlavour</a></div><div class="ttdeci">unsigned getDwarfRegFlavour(const Triple &amp;TT, bool isEH)</div><div class="ttdef"><b>Definition</b> <a href="X86MCTargetDesc_8cpp_source.html#l00059">X86MCTargetDesc.cpp:59</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">---------------------— PointerInfo ------------------------------------—</div><div class="ttdef"><b>Definition</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a156c0ad16b9a22a06c6502f59f207f2a"><div class="ttname"><a href="namespacellvm.html#a156c0ad16b9a22a06c6502f59f207f2a">llvm::createX86ObjectTargetStreamer</a></div><div class="ttdeci">MCTargetStreamer * createX86ObjectTargetStreamer(MCStreamer &amp;S, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">Implements X86-only directives for object files.</div><div class="ttdef"><b>Definition</b> <a href="X86WinCOFFTargetStreamer_8cpp_source.html#l00455">X86WinCOFFTargetStreamer.cpp:455</a></div></div>
<div class="ttc" id="anamespacellvm_html_a185b58acbe68a44757e2afd08b5be0e2"><div class="ttname"><a href="namespacellvm.html#a185b58acbe68a44757e2afd08b5be0e2">llvm::getX86SubSuperRegisterOrZero</a></div><div class="ttdeci">MCRegister getX86SubSuperRegisterOrZero(MCRegister, unsigned, bool High=false)</div><div class="ttdoc">Returns the sub or super register of a specific X86 register.</div><div class="ttdef"><b>Definition</b> <a href="X86MCTargetDesc_8cpp_source.html#l00611">X86MCTargetDesc.cpp:611</a></div></div>
<div class="ttc" id="anamespacellvm_html_a306674e8951ad0f9c77cda2f70219ab9"><div class="ttname"><a href="namespacellvm.html#a306674e8951ad0f9c77cda2f70219ab9">llvm::createX86_64AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_64AsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition</b> <a href="X86AsmBackend_8cpp_source.html#l01621">X86AsmBackend.cpp:1621</a></div></div>
<div class="ttc" id="anamespacellvm_html_a31429fcdd046d803b847ff5a5c35c846"><div class="ttname"><a href="namespacellvm.html#a31429fcdd046d803b847ff5a5c35c846">llvm::createX86WinCOFFObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createX86WinCOFFObjectWriter(bool Is64Bit)</div><div class="ttdoc">Construct an X86 Win COFF object writer.</div><div class="ttdef"><b>Definition</b> <a href="X86WinCOFFObjectWriter_8cpp_source.html#l00118">X86WinCOFFObjectWriter.cpp:118</a></div></div>
<div class="ttc" id="anamespacellvm_html_a71184a623a8ace5441b7403a23214b82"><div class="ttname"><a href="namespacellvm.html#a71184a623a8ace5441b7403a23214b82">llvm::createX86WinCOFFStreamer</a></div><div class="ttdeci">MCStreamer * createX86WinCOFFStreamer(MCContext &amp;C, std::unique_ptr&lt; MCAsmBackend &gt; &amp;&amp;AB, std::unique_ptr&lt; MCObjectWriter &gt; &amp;&amp;OW, std::unique_ptr&lt; MCCodeEmitter &gt; &amp;&amp;CE, bool RelaxAll, bool IncrementalLinkerCompatible)</div><div class="ttdoc">Construct an X86 Windows COFF machine code streamer which will generate PE/COFF format object files.</div><div class="ttdef"><b>Definition</b> <a href="X86WinCOFFStreamer_8cpp_source.html#l00068">X86WinCOFFStreamer.cpp:68</a></div></div>
<div class="ttc" id="anamespacellvm_html_a97331bfc44f8175f0eb93e9d8a0673c6"><div class="ttname"><a href="namespacellvm.html#a97331bfc44f8175f0eb93e9d8a0673c6">llvm::createX86MCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createX86MCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition</b> <a href="X86MCCodeEmitter_8cpp_source.html#l01835">X86MCCodeEmitter.cpp:1835</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa1a3b6c7c059c3c04403fb1b207620d3"><div class="ttname"><a href="namespacellvm.html#aa1a3b6c7c059c3c04403fb1b207620d3">llvm::getX86SubSuperRegister</a></div><div class="ttdeci">MCRegister getX86SubSuperRegister(MCRegister, unsigned, bool High=false)</div><div class="ttdoc">Returns the sub or super register of a specific X86 register.</div><div class="ttdef"><b>Definition</b> <a href="X86MCTargetDesc_8cpp_source.html#l00784">X86MCTargetDesc.cpp:784</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa8a8b20f4994dde24ebfec833804982e"><div class="ttname"><a href="namespacellvm.html#aa8a8b20f4994dde24ebfec833804982e">llvm::createX86MachObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createX86MachObjectWriter(bool Is64Bit, uint32_t CPUType, uint32_t CPUSubtype)</div><div class="ttdoc">Construct an X86 Mach-O object writer.</div><div class="ttdef"><b>Definition</b> <a href="X86MachObjectWriter_8cpp_source.html#l00603">X86MachObjectWriter.cpp:603</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac67e15e7dea7403c55108f4902a9f1b6"><div class="ttname"><a href="namespacellvm.html#ac67e15e7dea7403c55108f4902a9f1b6">llvm::createX86AsmTargetStreamer</a></div><div class="ttdeci">MCTargetStreamer * createX86AsmTargetStreamer(MCStreamer &amp;S, formatted_raw_ostream &amp;OS, MCInstPrinter *InstPrinter, bool IsVerboseAsm)</div><div class="ttdoc">Implements X86-only directives for assembly emission.</div><div class="ttdef"><b>Definition</b> <a href="X86WinCOFFTargetStreamer_8cpp_source.html#l00445">X86WinCOFFTargetStreamer.cpp:445</a></div></div>
<div class="ttc" id="anamespacellvm_html_acb451d6d9cdcbf17e68e77abdf013ba5"><div class="ttname"><a href="namespacellvm.html#acb451d6d9cdcbf17e68e77abdf013ba5">llvm::createX86ELFObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createX86ELFObjectWriter(bool IsELF64, uint8_t OSABI, uint16_t EMachine)</div><div class="ttdoc">Construct an X86 ELF object writer.</div><div class="ttdef"><b>Definition</b> <a href="X86ELFObjectWriter_8cpp_source.html#l00343">X86ELFObjectWriter.cpp:343</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae35ef2e57b2c31572d967cb78484ffaa"><div class="ttname"><a href="namespacellvm.html#ae35ef2e57b2c31572d967cb78484ffaa">llvm::createX86_32AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_32AsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition</b> <a href="X86AsmBackend_8cpp_source.html#l01602">X86AsmBackend.cpp:1602</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 17:54:51 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
