# compile verilog/system verilog design source files
verilog xil_defaultlib  "W0_15_tb_func_synth.v"
verilog xil_defaultlib  "../../../../SHA1_core.srcs/sim_1/new/block0_15_tb.v"

# Do not sort compile order
nosort
