// Seed: 633309045
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wor id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  assign module_1.id_0 = 0;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = -1;
  id_19 :
  assert property (@(posedge -1) 1 >= id_14)
  else $unsigned(59);
  ;
endmodule
module module_0 #(
    parameter id_0  = 32'd1,
    parameter id_1  = 32'd80,
    parameter id_13 = 32'd86,
    parameter id_23 = 32'd41,
    parameter id_6  = 32'd65
) (
    output supply0 _id_0,
    input wire _id_1,
    output tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 module_1,
    input tri1 _id_6,
    input wor id_7,
    input supply1 id_8,
    output logic id_9,
    output logic id_10,
    input supply0 id_11,
    input tri1 id_12,
    input tri0 _id_13,
    input wor id_14,
    input supply0 id_15,
    input wire id_16,
    input wor id_17,
    input supply0 id_18,
    input supply1 id_19,
    input tri id_20
);
  wire [id_1 : id_13] id_22;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
  parameter id_23 = -1 && -1;
  bit [1 : 1] id_24;
  logic [id_6 : 1 'b0] id_25[id_0 : id_0];
  for (id_26 = -1; id_8; id_24 = -1) begin : LABEL_0
    defparam id_23.id_23 = -1 - id_23;
  end
  always @(id_14 or posedge -1) begin : LABEL_1
    id_9  = id_8;
    id_10 = #id_27 1;
    id_25 <= ~-1;
  end
  wire id_28;
  wire id_29;
endmodule
