0.7
2020.2
Jun 16 2023
19:55:58
C:/Users/aidan/github/spi_interface/spi_vivado/spi_vivado.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/aidan/github/spi_interface/spi_vivado/spi_vivado.srcs/sources_1/new/SPI_Master.v,1693326477,verilog,,,,SPI_Master,,uvm,,,,,,
C:/Users/aidan/github/spi_interface/spi_vivado/spi_vivado.srcs/sources_1/new/SPI_Master_TB.sv,1693326491,systemVerilog,,,,SPI_Master_TB,,uvm,,,,,,
