#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 13 11:41:29 2023
# Process ID: 20284
# Current directory: D:/vivado/project/project_6ALU/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21336 D:\vivado\project\project_6ALU\ALU\ALU.xpr
# Log file: D:/vivado/project/project_6ALU/ALU/vivado.log
# Journal file: D:/vivado/project/project_6ALU/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/project/project_6ALU/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/ALU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/ALU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 13 11:42:29 2023. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 13 11:42:29 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 789.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
140 11111111 11111111 1 0
145 11111111 11111111 22222222 0
150 11111111 11111111 22222222 0
155 11111111 11111111 22222222 0
160 11111111 11111111 22222222 0
165 11111111 11111111 22222222 0
170 11111111 11111111 22222222 0
175 11111111 11111111 22222222 0
180 11111111 11111111 22222222 0
185 11111111 11111111 22222222 0
190 11111111 11111111 22222222 0
195 11111111 11111111 22222222 0
200 11111111 11111111 22222222 0
205 11111111 11111111 22222222 0
210 11111111 11111111 22222222 0
215 11111111 11111111 22222222 0
220 11111111 11111111 22222222 0
225 11111111 11111111 22222222 0
230 11111111 11111111 22222222 0
235 11111111 11111111 22222222 0
240 11111111 11111111 22222222 0
245 11111111 11111111 22222222 0
250 11111111 11111111 22222222 0
255 11111111 11111111 22222222 0
260 11111111 11111111 22222222 0
265 11111111 11111111 22222222 0
270 11111111 11111111 22222222 0
275 11111111 11111111 22222222 0
280 11111111 11111111 22222222 0
285 11111111 11111111 22222222 0
290 11111111 11111111 22222222 0
295 11111111 11111111 22222222 0
300 11111111 11111111 22222222 0
305 11111111 11111111 22222222 0
310 11111111 11111111 22222222 0
315 11111111 11111111 22222222 0
320 11111111 11111111 22222222 0
325 11111111 11111111 22222222 0
330 11111111 11111111 22222222 0
335 11111111 11111111 22222222 0
340 11111111 11111111 22222222 0
345 11111111 11111111 22222222 0
350 11111111 11111111 22222222 0
355 11111111 11111111 22222222 0
360 11111111 11111111 22222222 0
365 11111111 11111111 22222222 0
370 11111111 11111111 22222222 0
375 11111111 11111111 22222222 0
380 11111111 11111111 22222222 0
385 11111111 11111111 22222222 0
390 11111111 11111111 22222222 0
395 11111111 11111111 22222222 0
400 11111111 11111111 22222222 0
405 11111111 11111111 22222222 0
410 11111111 11111111 22222222 0
415 11111111 11111111 22222222 0
420 11111111 11111111 22222222 0
425 11111111 11111111 22222222 0
430 11111111 11111111 22222222 0
435 11111111 11111111 22222222 0
440 11111111 11111111 22222222 0
445 11111111 11111111 22222222 0
450 11111111 11111111 22222222 0
455 11111111 11111111 22222222 0
460 11111111 11111111 22222222 0
465 11111111 11111111 22222222 0
470 11111111 11111111 22222222 0
475 11111111 11111111 22222222 0
480 11111111 11111111 22222222 0
485 11111111 11111111 22222222 0
490 11111111 11111111 22222222 0
495 11111111 11111111 22222222 0
500 11111111 11111111 22222222 0
505 11111111 11111111 22222222 0
510 11111111 11111111 22222222 0
515 11111111 11111111 22222222 0
520 11111111 11111111 22222222 0
525 11111111 11111111 22222222 0
530 11111111 11111111 22222222 0
535 11111111 11111111 22222222 0
540 11111111 11111111 22222222 0
545 11111111 11111111 22222222 0
550 11111111 11111111 22222222 0
555 11111111 11111111 22222222 0
560 11111111 11111111 22222222 0
565 11111111 11111111 22222222 0
570 11111111 11111111 22222222 0
575 11111111 11111111 22222222 0
580 11111111 11111111 22222222 0
585 11111111 11111111 22222222 0
590 11111111 11111111 22222222 0
595 11111111 11111111 22222222 0
600 11111111 11111111 22222222 0
605 11111111 11111111 22222222 0
610 11111111 11111111 22222222 0
615 11111111 11111111 22222222 0
620 11111111 11111111 22222222 0
625 11111111 11111111 22222222 0
630 11111111 11111111 22222222 0
635 11111111 11111111 22222222 0
640 11111111 11111111 22222222 0
645 11111111 11111111 22222222 0
650 11111111 11111111 22222222 0
655 11111111 11111111 22222222 0
660 11111111 11111111 22222222 0
665 11111111 11111111 22222222 0
670 11111111 11111111 22222222 0
675 11111111 11111111 22222222 0
680 11111111 11111111 22222222 0
685 11111111 11111111 22222222 0
690 11111111 11111111 22222222 0
695 11111111 11111111 22222222 0
700 11111111 11111111 22222222 0
705 11111111 11111111 22222222 0
710 11111111 11111111 22222222 0
715 11111111 11111111 22222222 0
720 11111111 11111111 22222222 0
725 11111111 11111111 22222222 0
730 11111111 11111111 22222222 0
735 11111111 11111111 22222222 0
740 11111111 11111111 22222222 0
745 11111111 11111111 22222222 0
750 11111111 11111111 22222222 0
755 11111111 11111111 22222222 0
760 11111111 11111111 22222222 0
765 11111111 11111111 22222222 0
770 11111111 11111111 22222222 0
775 11111111 11111111 22222222 0
780 11111111 11111111 22222222 0
785 11111111 11111111 22222222 0
790 11111111 11111111 22222222 0
795 11111111 11111111 22222222 0
800 11111111 11111111 22222222 0
805 11111111 11111111 22222222 0
810 11111111 11111111 22222222 0
815 11111111 11111111 22222222 0
820 11111111 11111111 22222222 0
825 11111111 11111111 22222222 0
830 11111111 11111111 22222222 0
835 11111111 11111111 22222222 0
840 11111111 11111111 22222222 0
845 11111111 11111111 22222222 0
850 11111111 11111111 22222222 0
855 11111111 11111111 22222222 0
860 11111111 11111111 22222222 0
865 11111111 11111111 22222222 0
870 11111111 11111111 22222222 0
875 11111111 11111111 22222222 0
880 11111111 11111111 22222222 0
885 11111111 11111111 22222222 0
890 11111111 11111111 22222222 0
895 11111111 11111111 22222222 0
900 11111111 11111111 22222222 0
905 11111111 11111111 22222222 0
910 11111111 11111111 22222222 0
915 11111111 11111111 22222222 0
920 11111111 11111111 22222222 0
925 11111111 11111111 22222222 0
930 11111111 11111111 22222222 0
935 11111111 11111111 22222222 0
940 11111111 11111111 22222222 0
945 11111111 11111111 22222222 0
950 11111111 11111111 22222222 0
955 11111111 11111111 22222222 0
960 11111111 11111111 22222222 0
965 11111111 11111111 22222222 0
970 11111111 11111111 22222222 0
975 11111111 11111111 22222222 0
980 11111111 11111111 22222222 0
985 11111111 11111111 22222222 0
990 11111111 11111111 22222222 0
995 11111111 11111111 22222222 0
1000 11111111 11111111 22222222 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 810.336 ; gain = 21.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 844.945 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
$finish called at time : 140 ns : File "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
140 11111111 11111111 1 0
145 11111111 11111111 22222222 0
$finish called at time : 150 ns : File "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
140 ffffffff 11111111 1 0
145 ffffffff 11111111 11111110 0
$finish called at time : 150 ns : File "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
140 ffffffff ffffffff 1 0
145 ffffffff ffffffff fffffffe 0
$finish called at time : 150 ns : File "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v} 45
add_bp {D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v} 47
remove_bps -file {D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v} -line 47
remove_bps -file {D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v} -line 45
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
140 ffffffff ffffffff 1 0
145 ffffffff ffffffff fffffffe 0
$finish called at time : 150 ns : File "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
140 ffffffff ffffffff 1 0
145 ffffffff ffffffff 0 1
150 ffffffff ffffffff 0 1
155 ffffffff ffffffff fffffffe 0
$finish called at time : 160 ns : File "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
140 ffffffff ffffffff 1 0
145 ffffffff ffffffff 0 1
150 8fffffff fffffff 0 1
155 8fffffff fffffff 80000000 0
$finish called at time : 160 ns : File "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
140 ffffffff ffffffff 1 0
145 ffffffff ffffffff 0 1
150 8fffffff fffffff 0 1
155 8fffffff fffffff 80000000 0
$finish called at time : 160 ns : File "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 844.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
140 ffffffff ffffffff 1 0
145 ffffffff ffffffff 0 1
150 8fffffff fffffff 0 1
155 8fffffff fffffff 9ffffffe 0
$finish called at time : 160 ns : File "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 844.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
140 ffffffff ffffffff 1 0
145 ffffffff ffffffff 0 1
150 ffffffff fffffff 0 1
155 ffffffff fffffff ffffffe 0
$finish called at time : 160 ns : File "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d629bb39f1641c2954a03ac34c578da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/project/project_6ALU/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
5 xxxxxxxx xxxxxxxx xxxxxxxx x
10 1 11 xxxxxxxx x
15 1 11 1 0
20 1 11 1 0
25 1 11 12 0
30 1 11 12 0
35 1 11 fffffff0 0
40 1 11 fffffff0 0
45 1 11 1 0
50 1 11 1 0
55 1 11 11 0
60 1 11 11 0
65 1 11 10 0
70 1 11 10 0
75 1 11 12 0
80 1 11 12 0
85 1 11 12 0
90 1 11 12 0
95 1 11 22 0
100 1 11 22 0
105 1 11 8 0
110 1 11 8 0
115 1 11 8 0
120 1 11 8 0
125 1 11 1 0
130 1 11 1 0
135 1 11 1 0
140 ffffffff ffffffff 1 0
145 ffffffff ffffffff 0 1
150 ffffffff fffffff 0 1
155 ffffffff fffffff ffffffe 0
$finish called at time : 160 ns : File "D:/vivado/project/project_6ALU/ALU/ALU.srcs/sim_1/new/ALU_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 844.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 13 14:43:57 2023...
