// Seed: 3902127170
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input wand id_2,
    output uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input tri0 id_9,
    input tri1 id_10
);
  assign id_3 = -1;
  logic id_12;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input tri id_2,
    input supply1 id_3,
    output supply1 id_4
);
  assign id_4 = id_2;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_4,
      id_3,
      id_1,
      id_0,
      id_1,
      id_3,
      id_2,
      id_2
  );
endmodule
