#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Apr 08 19:24:00 2024
# Process ID: 23980
# Current directory: C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27544 C:\Users\mudit\OneDrive\Documents\Second Year\Winter\ENGG 3380\ENGG3380_Project\ENGG3380_Project\ENGG3380_Project.xpr
# Log file: C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/vivado.log
# Journal file: C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project'
INFO: [Project 1-313] Project file moved from 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.cache/ip', nor could it be found using path 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:25:15 . Memory (MB): peak = 879.984 ; gain = 669.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:12]
INFO: [Synth 8-3491] module 'PC_Register' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd:5' bound to instance 'PC' of component 'PC_Register' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:121]
INFO: [Synth 8-638] synthesizing module 'PC_Register' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'PC_Register' (1#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd:12]
	Parameter INPUT bound to: Instr.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:6' bound to instance 'Instruction_MEM' of component 'Memory' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
	Parameter INPUT bound to: Instr.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
WARNING: [Synth 8-614] signal 'write_en' is read in the process but is not in the sensitivity list [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:70]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Memory' (2#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
INFO: [Synth 8-3491] module 'Control' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd:5' bound to instance 'CPU_Control' of component 'Control' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Control' (3#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd:16]
INFO: [Synth 8-3491] module 'Registers' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd:5' bound to instance 'CPU_Registers' of component 'Registers' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Registers' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Registers' (4#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd:17]
INFO: [Synth 8-3491] module 'Sign_Extend' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd:5' bound to instance 'CPU_Sign_Extend' of component 'Sign_Extend' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (5#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd:10]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:5' bound to instance 'CPU_reg_dest_mux' of component 'MUX_2_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:168]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1' (6#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:5' bound to instance 'CPU_ALU_src_mux' of component 'MUX_2_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:175]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1__parameterized1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1__parameterized1' (6#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
INFO: [Synth 8-3491] module 'ALU_16' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:4' bound to instance 'CPU_ALU' of component 'ALU_16' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:182]
INFO: [Synth 8-638] synthesizing module 'ALU_16' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:12]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_0' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:15]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd:5' bound to instance 'FA' of component 'Full_Adder' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (7#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd:13]
INFO: [Synth 8-3491] module 'AND_Gate' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd:5' bound to instance 'AG' of component 'AND_Gate' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:62]
INFO: [Synth 8-638] synthesizing module 'AND_Gate' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'AND_Gate' (8#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd:11]
INFO: [Synth 8-3491] module 'OR_Gate' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd:5' bound to instance 'OG' of component 'OR_Gate' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:68]
INFO: [Synth 8-638] synthesizing module 'OR_Gate' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'OR_Gate' (9#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd:11]
INFO: [Synth 8-3491] module 'ALT_MUX_3_1' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALT_MUX_3_1.vhd:4' bound to instance 'MUX' of component 'ALT_MUX_3_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ALT_MUX_3_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALT_MUX_3_1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALT_MUX_3_1' (10#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALT_MUX_3_1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:15]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_1' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:25]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_2' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:26]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_3' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:27]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_4' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:28]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_5' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:29]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_6' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:30]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_7' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:31]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_8' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:32]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_9' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:33]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_10' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:34]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_11' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:35]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_12' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:36]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_13' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:37]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_14' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:38]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_15' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU_16' (12#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:12]
	Parameter INPUT bound to: in.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:6' bound to instance 'CPU_MEM' of component 'Memory' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
	Parameter INPUT bound to: in.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
WARNING: [Synth 8-614] signal 'write_en' is read in the process but is not in the sensitivity list [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:70]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized1' (12#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MUX_3_1' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:4' bound to instance 'CPU_reg_src_mux' of component 'MUX_3_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:202]
INFO: [Synth 8-638] synthesizing module 'MUX_3_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:13]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_3_1' (13#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'CPU' (14#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:12]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[15]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[14]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[13]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[12]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[11]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[10]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[9]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[8]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port mem_dump
WARNING: [Synth 8-3331] design Memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[8]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_dump
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:25:16 . Memory (MB): peak = 915.996 ; gain = 705.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:25:16 . Memory (MB): peak = 915.996 ; gain = 705.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:25:24 . Memory (MB): peak = 1259.742 ; gain = 1049.535
66 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1259.742 ; gain = 441.684
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALT_MUX_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALT_MUX_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR_Gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND_Gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sign_Extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sim_1/new/CPU_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fadce9deb5624c77a2ec0aa839532f94 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.PC_Register [pc_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(input="Instr.txt")(1,9,1...]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extend [sign_extend_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [\MUX_2_1(width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [mux_2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_Gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_Gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.ALT_MUX_3_1 [alt_mux_3_1_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_16 [alu_16_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(1,6,1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.MUX_3_1 [mux_3_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_test
Built simulation snapshot CPU_Test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/mudit/OneDrive/Documents/Second -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '3380/Project/Project/Project.hw/webtalk/labtool_webtalk.log', please type 'webtalk -h..."
    (file "C:/Users/mudit/OneDrive/Documents/Second" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 08 20:01:10 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1259.742 ; gain = 0.000
add_wave {{/CPU_Test/UUT/instruction}} 
add_wave {{/CPU_Test/UUT/CPU_Registers}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3600 ns
add_wave {{/CPU_Test/UUT/CPU_MEM}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3600 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3600 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.535 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALT_MUX_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALT_MUX_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR_Gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND_Gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sign_Extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sim_1/new/CPU_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fadce9deb5624c77a2ec0aa839532f94 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.PC_Register [pc_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(input="Instr.txt")(1,9,1...]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extend [sign_extend_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [\MUX_2_1(width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [mux_2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_Gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_Gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.ALT_MUX_3_1 [alt_mux_3_1_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_16 [alu_16_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(1,6,1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.MUX_3_1 [mux_3_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_test
Built simulation snapshot CPU_Test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/mudit/OneDrive/Documents/Second -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '3380/Project/Project/Project.hw/webtalk/labtool_webtalk.log', please type 'webtalk -h..."
    (file "C:/Users/mudit/OneDrive/Documents/Second" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 08 20:10:42 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.535 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.535 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALT_MUX_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALT_MUX_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR_Gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND_Gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sign_Extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sim_1/new/CPU_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fadce9deb5624c77a2ec0aa839532f94 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.PC_Register [pc_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(input="Instr.txt")(1,9,1...]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extend [sign_extend_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [\MUX_2_1(width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [mux_2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_Gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_Gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.ALT_MUX_3_1 [alt_mux_3_1_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_16 [alu_16_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(1,6,1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.MUX_3_1 [mux_3_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_test
Built simulation snapshot CPU_Test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/mudit/OneDrive/Documents/Second -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '3380/Project/Project/Project.hw/webtalk/labtool_webtalk.log', please type 'webtalk -h..."
    (file "C:/Users/mudit/OneDrive/Documents/Second" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 08 20:11:31 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1280.535 ; gain = 0.000
add_wave {{/CPU_Test/UUT/instruction}} 
add_wave {{/CPU_Test/UUT/CPU_MEM}} 
add_wave {{/CPU_Test/UUT/CPU_Registers}} 
add_wave {{/CPU_Test/UUT/Instruction_MEM/data_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3600 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
save_wave_config {C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/CPU_Test_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/CPU_Test_behav.wcfg}}
set_property xsim.view {{C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/CPU_Test_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1286.055 ; gain = 0.000
close_design
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALT_MUX_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALT_MUX_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR_Gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND_Gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sign_Extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_Register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sim_1/new/CPU_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fadce9deb5624c77a2ec0aa839532f94 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.PC_Register [pc_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(input="Instr.txt")(1,9,1...]
Compiling architecture behavioral of entity xil_defaultlib.Control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extend [sign_extend_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [\MUX_2_1(width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [mux_2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.AND_Gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_Gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.ALT_MUX_3_1 [alt_mux_3_1_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_16 [alu_16_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(1,6,1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.MUX_3_1 [mux_3_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_test
Built simulation snapshot CPU_Test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/mudit/OneDrive/Documents/Second -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing '3380/Project/Project/Project.hw/webtalk/labtool_webtalk.log', please type 'webtalk -h..."
    (file "C:/Users/mudit/OneDrive/Documents/Second" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 08 20:36:16 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -view {C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/CPU_Test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config C:/Users/mudit/OneDrive/Documents/Second
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/mudit/OneDrive/Documents/Second.wcfg'.
open_wave_config Year/Winter/ENGG
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav/Year/Winter/ENGG.wcfg'.
open_wave_config 3380/ENGG3380_Project/ENGG3380_Project/CPU_Test_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.sim/sim_1/behav/3380/ENGG3380_Project/ENGG3380_Project/CPU_Test_behav.wcfg'.
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1286.055 ; gain = 0.000
add_wave {{/CPU_Test/UUT/instruction}} 
add_wave {{/CPU_Test/UUT/CPU_Registers}} 
add_wave {{/CPU_Test/UUT/CPU_MEM}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3600 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:14 ; elapsed = 01:14:34 . Memory (MB): peak = 1286.055 ; gain = 1075.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:12]
INFO: [Synth 8-3491] module 'PC_Register' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd:5' bound to instance 'PC' of component 'PC_Register' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:121]
INFO: [Synth 8-638] synthesizing module 'PC_Register' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'PC_Register' (1#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd:12]
	Parameter INPUT bound to: Instr.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:6' bound to instance 'Instruction_MEM' of component 'Memory' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
	Parameter INPUT bound to: Instr.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
WARNING: [Synth 8-614] signal 'write_en' is read in the process but is not in the sensitivity list [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:70]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Memory' (2#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
INFO: [Synth 8-3491] module 'Control' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd:5' bound to instance 'CPU_Control' of component 'Control' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Control' (3#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd:16]
INFO: [Synth 8-3491] module 'Registers' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd:5' bound to instance 'CPU_Registers' of component 'Registers' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Registers' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Registers' (4#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd:17]
INFO: [Synth 8-3491] module 'Sign_Extend' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd:5' bound to instance 'CPU_Sign_Extend' of component 'Sign_Extend' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (5#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd:10]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:5' bound to instance 'CPU_reg_dest_mux' of component 'MUX_2_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:168]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1' (6#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:5' bound to instance 'CPU_ALU_src_mux' of component 'MUX_2_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:175]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1__parameterized1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1__parameterized1' (6#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
INFO: [Synth 8-3491] module 'ALU_16' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:4' bound to instance 'CPU_ALU' of component 'ALU_16' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:182]
INFO: [Synth 8-638] synthesizing module 'ALU_16' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:12]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_0' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:15]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd:5' bound to instance 'FA' of component 'Full_Adder' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (7#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd:13]
INFO: [Synth 8-3491] module 'AND_Gate' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd:5' bound to instance 'AG' of component 'AND_Gate' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:62]
INFO: [Synth 8-638] synthesizing module 'AND_Gate' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'AND_Gate' (8#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd:11]
INFO: [Synth 8-3491] module 'OR_Gate' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd:5' bound to instance 'OG' of component 'OR_Gate' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:68]
INFO: [Synth 8-638] synthesizing module 'OR_Gate' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'OR_Gate' (9#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd:11]
INFO: [Synth 8-3491] module 'ALT_MUX_3_1' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALT_MUX_3_1.vhd:4' bound to instance 'MUX' of component 'ALT_MUX_3_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ALT_MUX_3_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALT_MUX_3_1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALT_MUX_3_1' (10#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALT_MUX_3_1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:15]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_1' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:25]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_2' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:26]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_3' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:27]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_4' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:28]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_5' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:29]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_6' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:30]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_7' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:31]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_8' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:32]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_9' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:33]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_10' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:34]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_11' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:35]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_12' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:36]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_13' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:37]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_14' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:38]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:6' bound to instance 'ALU_15' of component 'ALU' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU_16' (12#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:12]
	Parameter INPUT bound to: in.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:6' bound to instance 'CPU_MEM' of component 'Memory' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
	Parameter INPUT bound to: in.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
WARNING: [Synth 8-614] signal 'write_en' is read in the process but is not in the sensitivity list [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:70]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized1' (12#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MUX_3_1' declared at 'C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:4' bound to instance 'CPU_reg_src_mux' of component 'MUX_3_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:202]
INFO: [Synth 8-638] synthesizing module 'MUX_3_1' [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:13]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_3_1' (13#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'CPU' (14#1) [C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:12]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[15]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[14]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[13]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[12]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[11]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[10]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[9]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[8]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port mem_dump
WARNING: [Synth 8-3331] design Memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[8]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_dump
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:15 ; elapsed = 01:14:36 . Memory (MB): peak = 1286.055 ; gain = 1075.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:15 ; elapsed = 01:14:36 . Memory (MB): peak = 1286.055 ; gain = 1075.848
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:18 ; elapsed = 01:14:39 . Memory (MB): peak = 1361.578 ; gain = 1151.371
65 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1361.578 ; gain = 75.523
save_wave_config {C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/CPU_Test_behav1.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/CPU_Test_behav1.wcfg}}
set_property xsim.view {{C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/CPU_Test_behav.wcfg} {C:/Users/mudit/OneDrive/Documents/Second Year/Winter/ENGG 3380/ENGG3380_Project/ENGG3380_Project/CPU_Test_behav1.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 09 15:09:09 2024...
