{"vcs1":{"timestamp_begin":1746977116.907746663, "rt":6.34, "ut":6.06, "st":0.23}}
{"vcselab":{"timestamp_begin":1746977123.329611974, "rt":0.27, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746977123.666676229, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746977116.593528409}
{"VCS_COMP_START_TIME": 1746977116.593528409}
{"VCS_COMP_END_TIME": 1746977124.028251122}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373184}}
{"vcselab": {"peak_mem": 174700}}
