# Reading C:/altera/91sp2/modelsim_ase/tcl/vsim/pref.tcl 
# do cla4_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/cla4.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla4
# -- Compiling architecture struct of cla4
# vcom -93 -work work {C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/fulladder_pg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder_pg
# -- Compiling architecture synth of fulladder_pg
# vcom -93 -work work {C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela
# -- Compiling architecture synth of vuaparalela
# 
# vcom -93 -work work {C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/testbench/testbench_cla4.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_cla4
# -- Compiling architecture sim of testbench_cla4
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L cycloneii -L rtl_work -L work -voptargs="+acc" testbench_cla4
# vsim -L altera -L lpm -L sgate -L altera_mf -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_cla4 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_cla4(sim)
# Loading work.cla4(struct)
# Loading work.fulladder_pg(synth)
# Loading work.vuaparalela(synth)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: Just kidding -- 512tests completed successfully.
#    Time: 10235 ns  Iteration: 1  Process: /testbench_cla4/line__74 File: C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/testbench/testbench_cla4.vhd
# Break in Process line__74 at C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/testbench/testbench_cla4.vhd line 98
# Simulation Breakpoint: Break in Process line__74 at C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/testbench/testbench_cla4.vhd line 98
# MACRO ./cla4_run_msim_rtl_vhdl.do PAUSED at line 19
add list  \
sim:/testbench_cla4/clk \
sim:/testbench_cla4/cin \
sim:/testbench_cla4/p \
sim:/testbench_cla4/g \
sim:/testbench_cla4/s \
sim:/testbench_cla4/a \
sim:/testbench_cla4/b \
sim:/testbench_cla4/s_expected \
sim:/testbench_cla4/p_expected \
sim:/testbench_cla4/g_expected
