Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug 24 11:08:49 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_fpga_wrapper_methodology_drc_routed.rpt -pb design_fpga_wrapper_methodology_drc_routed.pb -rpx design_fpga_wrapper_methodology_drc_routed.rpx
| Design       : design_fpga_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 7          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][0]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][1]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][2]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][3]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][4]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][5]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][6]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][7]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[10][0]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[10][1]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[10][2]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[10][3]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[10][4]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[10][5]/CLR,
design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[10][6]/CLR
 (the first 15 of 498 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BALISE_UART_RX relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on HOLO_UART_rxd relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on IMU_I2C_SCL relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on IMU_I2C_SDA relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on RFID_UART_RX relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on HOLO_UART_txd relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on RFID_UART_TX relative to clock(s) clk_fpga_0
Related violations: <none>


