// Seed: 400669331
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input id_5,
    output logic id_6,
    output id_7
);
  always @(posedge 1) begin
    id_7 <= id_4;
  end
endmodule
