Info: Generated by version: 22.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_phy.ip --block-symbol-file --output-directory=C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_phy --family="Arria 10" --part=10AX048H3F34E2SG
Info: sdi_tx_sys_tx_phy.tx_phy: The "tx_pma_div_clkout" port should not be used for register mode data transfers (Relevant parameter: "Enable tx_pma_div_clkout port" (enable_port_tx_pma_div_clkout)).
Info: sdi_tx_sys_tx_phy.tx_phy: For the selected device(10AX048H3F34E2SG), transceiver speed grade is 3 and core speed grade is 2.
Info: sdi_tx_sys_tx_phy.tx_phy: Note - The external TX PLL IP must be configured with an output clock frequency of 5940.0 MHz.
Info: sdi_tx_sys_tx_phy.tx_phy: Follow user manual to determine proper connections for "tx_parallel_data port" in double width fifo mode.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_phy.ip --synthesis=VHDL --output-directory=C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\sdi_out\sdi_driver\tx\ip\sdi_tx_sys\sdi_tx_sys_tx_phy --family="Arria 10" --part=10AX048H3F34E2SG
Info: sdi_tx_sys_tx_phy.tx_phy: The "tx_pma_div_clkout" port should not be used for register mode data transfers (Relevant parameter: "Enable tx_pma_div_clkout port" (enable_port_tx_pma_div_clkout)).
Info: sdi_tx_sys_tx_phy.tx_phy: For the selected device(10AX048H3F34E2SG), transceiver speed grade is 3 and core speed grade is 2.
Info: sdi_tx_sys_tx_phy.tx_phy: Note - The external TX PLL IP must be configured with an output clock frequency of 5940.0 MHz.
Info: sdi_tx_sys_tx_phy.tx_phy: Follow user manual to determine proper connections for "tx_parallel_data port" in double width fifo mode.
Info: sdi_tx_sys_tx_phy: "Transforming system: sdi_tx_sys_tx_phy"
Info: sdi_tx_sys_tx_phy: "Naming system components in system: sdi_tx_sys_tx_phy"
Info: sdi_tx_sys_tx_phy: "Processing generation queue"
Info: sdi_tx_sys_tx_phy: "Generating: sdi_tx_sys_tx_phy"
Info: sdi_tx_sys_tx_phy: "Generating: sdi_tx_sys_tx_phy_altera_xcvr_native_a10_191_lnnghhq"
Info: tx_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: tx_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: tx_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: tx_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: tx_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: tx_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: tx_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: tx_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: tx_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: tx_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: tx_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: tx_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: tx_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: tx_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: tx_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: tx_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: tx_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: tx_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: tx_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: tx_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: tx_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: sdi_tx_sys_tx_phy: Done "sdi_tx_sys_tx_phy" with 2 modules, 25 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
