;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-20
	SLT 10, 28
	CMP -707, -10
	SLT -70, @12
	SUB @127, 106
	SUB -70, @12
	SUB @127, 106
	SUB @-127, 100
	SUB 10, 28
	SPL <-127, -450
	SUB @121, -101
	SUB @121, 103
	SUB 8, 0
	CMP -207, <-120
	CMP 100, <280
	SPL 0, <-22
	ADD #270, <1
	CMP -207, <-120
	SUB @121, 103
	CMP -207, <-120
	ADD @130, 9
	CMP 20, @12
	SPL 0, <-22
	SUB 8, 0
	MOV -7, <-20
	SUB @-127, 100
	SUB -707, -10
	DJN -1, @-20
	SUB 80, -0
	SUB @127, 106
	SUB -207, <-120
	SLT 20, @12
	SPL 0, <-22
	SUB @121, 106
	ADD #270, <1
	SLT 20, @12
	ADD @130, 9
	SPL 0, <-22
	CMP 20, @12
	SUB @-127, 100
	JMN <800, #1
	ADD 210, 30
	SPL 0, <-22
	ADD #270, <1
	ADD 210, 30
