# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "D:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../fx-processor.ip_user_files/bd/design_1/ipshared/29c9/i2_receiver.v" \
"../../../../fx-processor.ip_user_files/bd/design_1/ip/design_1_i2s_receiver_0_0/sim/design_1_i2s_receiver_0_0.v" \
"../../../../fx-processor.ip_user_files/bd/design_1/ipshared/a157/i2s_transceiver.v" \
"../../../../fx-processor.ip_user_files/bd/design_1/ip/design_1_i2s_transceiver_0_0/sim/design_1_i2s_transceiver_0_0.v" \
"../../../../fx-processor.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../fx-processor.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../fx-processor.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../fx-processor.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../fx-processor.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../fx-processor.srcs/sources_1/new/fx-processor.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
