Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/fpga/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto dd366160c5c44bc0a12f2324391f8a07 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pitch_tb_behav xil_defaultlib.pitch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/music_box/pitch.v" Line 1. Module pitch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/music_box/pitch_div.v" Line 1. Module pitch_div doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_table
Compiling module xil_defaultlib.pitch_div
Compiling module xil_defaultlib.pitch
Compiling module xil_defaultlib.pitch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pitch_tb_behav
