Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  4 16:22:44 2022
| Host         : LAPTOP-D092O2V9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file basketball_top_control_sets_placed.rpt
| Design       : basketball_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      4 |            5 |
|      5 |            1 |
|      6 |            1 |
|      7 |            1 |
|      8 |            8 |
|      9 |            1 |
|     15 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           17 |
| No           | No                    | Yes                    |              64 |           21 |
| No           | Yes                   | No                     |              77 |           20 |
| Yes          | No                    | No                     |              11 |            5 |
| Yes          | No                    | Yes                    |              64 |           27 |
| Yes          | Yes                   | No                     |              38 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------+---------------------------------------+------------------+----------------+
|   Clock Signal   |                Enable Signal               |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG   | mylcd/lcd_en0_out                          | mylcd/u1/sys_rst                      |                1 |              1 |
|  clk_div/CLK     |                                            |                                       |                1 |              1 |
|  clk_div/CLK     | uart_tx/txd_i_1_n_0                        | uart_tx/FSM_onehot_cur_st_reg_n_0_[1] |                1 |              1 |
|  clk_div/CLK     | uart_tx/FSM_onehot_cur_st[3]_i_1_n_0       |                                       |                1 |              4 |
|  mylcd/u1/CLK    | mylcd/min[7]_i_1_n_0                       | mylcd/u1/sys_rst                      |                2 |              4 |
|  mylcd/u1/CLK    | mylcd/min[3]_i_1_n_0                       | mylcd/u1/sys_rst                      |                1 |              4 |
|  mylcd/u1/CLK    | mylcd/sec[7]                               | mylcd/u1/sys_rst                      |                2 |              4 |
|  mylcd/u1/CLK    | mylcd/sec[3]                               | mylcd/u1/sys_rst                      |                2 |              4 |
|  clk_div/CLK     | uart_tx/count                              | uart_tx/count[4]_i_1_n_0              |                1 |              5 |
|  clk_IBUF_BUFG   | mylcd/lcd_sys_clk_en_reg_n_0               | mylcd/u1/sys_rst                      |                2 |              6 |
|  clk_div/CLK     | uart_tx/data_o_tmp[0]                      |                                       |                4 |              7 |
|  clk_IBUF_BUFG   | my_key1/FSM_onehot_state_reg[7]_i_1__0_n_0 | reset_IBUF                            |                2 |              8 |
|  clk_IBUF_BUFG   | my_key2/FSM_onehot_state_reg[7]_i_1_n_0    | reset_IBUF                            |                2 |              8 |
|  clk_IBUF_BUFG   | my_key3/FSM_onehot_state_reg[7]_i_1__1_n_0 | reset_IBUF                            |                3 |              8 |
|  clk_IBUF_BUFG   | my_key4/FSM_onehot_state_reg[7]_i_1__2_n_0 | reset_IBUF                            |                4 |              8 |
|  my_div/CLK      | count_60/reg_N[7]_i_1_n_0                  | Reset_Time_IBUF                       |                2 |              8 |
|  my_div/CLK      | count_60/E[0]                              | Reset_24_IBUF                         |                4 |              8 |
|  my_key_scan/CLK | my_key3/team[0]                            | my_key1/team[0]                       |                3 |              8 |
|  my_key_scan/CLK | my_key3/E[0]                               | my_key1/SR[0]                         |                3 |              8 |
|  clk_IBUF_BUFG   | mylcd/lcd_rs_i_1_n_0                       | mylcd/u1/sys_rst                      |                6 |              9 |
|  clk_IBUF_BUFG   |                                            | clk_div/num[15]_i_1_n_0               |                4 |             15 |
|  clk_IBUF_BUFG   |                                            | my_div/clk_1Hz                        |                8 |             31 |
|  clk_IBUF_BUFG   |                                            | my_key_scan/clk_100Hz                 |                8 |             31 |
|  clk_IBUF_BUFG   |                                            |                                       |               16 |             45 |
|  clk_IBUF_BUFG   |                                            | mylcd/u1/sys_rst                      |               21 |             64 |
+------------------+--------------------------------------------+---------------------------------------+------------------+----------------+


