{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570480029713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570480029714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  7 17:27:09 2019 " "Processing started: Mon Oct  7 17:27:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570480029714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480029714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480029714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570480029839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570480029840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-comportamento " "Found design unit 1: Registrador-comportamento" {  } { { "Registrador.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038560 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-comportamento " "Found design unit 1: BancoRegistradores-comportamento" {  } { { "BancoRegistradores.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/BancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038560 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/BancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-estrutural " "Found design unit 1: cpu-estrutural" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038561 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProgramCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-comportamento " "Found design unit 1: ProgramCounter-comportamento" {  } { { "ProgramCounter.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ProgramCounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038561 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ProgramCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Chaves.vhd 1 1 " "Found 1 design units, including 1 entities, in source file Chaves.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Chaves " "Found entity 1: Chaves" {  } { { "Chaves.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Chaves.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Botoes.vhd 1 1 " "Found 1 design units, including 1 entities, in source file Botoes.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Botoes " "Found entity 1: Botoes" {  } { { "Botoes.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Botoes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ULA.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038563 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-decode " "Found design unit 1: Decoder-decode" {  } { { "Decoder.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038563 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux4.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038563 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux4.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/mux4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-comportamento " "Found design unit 1: Somador-comportamento" {  } { { "Somador.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-comportamento " "Found design unit 1: UC-comportamento" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038564 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-initFileROM " "Found design unit 1: ROM-initFileROM" {  } { { "ROM.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ROM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038564 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registrador1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador1b-comportamento " "Found design unit 1: Registrador1b-comportamento" {  } { { "Registrador1.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Registrador1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador1b " "Found entity 1: Registrador1b" {  } { { "Registrador1.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Registrador1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Conv7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Conv7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv7Seg-comportamento " "Found design unit 1: conv7Seg-comportamento" {  } { { "Conv7seg.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Conv7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038565 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv7Seg " "Found entity 1: conv7Seg" {  } { { "Conv7seg.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Conv7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570480038565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570480038606 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 CPU.vhd(22) " "VHDL Signal Declaration warning at CPU.vhd(22): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570480038607 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 CPU.vhd(22) " "VHDL Signal Declaration warning at CPU.vhd(22): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570480038607 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 CPU.vhd(22) " "VHDL Signal Declaration warning at CPU.vhd(22): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570480038607 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 CPU.vhd(22) " "VHDL Signal Declaration warning at CPU.vhd(22): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570480038607 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 CPU.vhd(22) " "VHDL Signal Declaration warning at CPU.vhd(22): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570480038607 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "habilitaBotaoOut CPU.vhd(35) " "VHDL Signal Declaration warning at CPU.vhd(35): used implicit default value for signal \"habilitaBotaoOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570480038607 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enableWriteBanco CPU.vhd(55) " "VHDL Signal Declaration warning at CPU.vhd(55): used implicit default value for signal \"enableWriteBanco\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570480038607 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selBotoes CPU.vhd(58) " "Verilog HDL or VHDL warning at CPU.vhd(58): object \"selBotoes\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570480038607 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enableWrite CPU.vhd(58) " "Verilog HDL or VHDL warning at CPU.vhd(58): object \"enableWrite\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570480038607 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enablePC CPU.vhd(63) " "VHDL Signal Declaration warning at CPU.vhd(63): used implicit default value for signal \"enablePC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570480038607 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resetPC CPU.vhd(63) " "VHDL Signal Declaration warning at CPU.vhd(63): used implicit default value for signal \"resetPC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570480038607 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "CPU.vhd" "UC" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570480038616 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inCondReg Uc.vhd(42) " "VHDL Process Statement warning at Uc.vhd(42): signal \"inCondReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570480038616 "|CPU|UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Operation Uc.vhd(18) " "VHDL Process Statement warning at Uc.vhd(18): inferring latch(es) for signal or variable \"Operation\", which holds its previous value in one or more paths through the process" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570480038616 "|CPU|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operation\[0\] Uc.vhd(18) " "Inferred latch for \"Operation\[0\]\" at Uc.vhd(18)" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038617 "|CPU|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operation\[1\] Uc.vhd(18) " "Inferred latch for \"Operation\[1\]\" at Uc.vhd(18)" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038617 "|CPU|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operation\[2\] Uc.vhd(18) " "Inferred latch for \"Operation\[2\]\" at Uc.vhd(18)" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480038617 "|CPU|UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:BR " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:BR\"" {  } { { "CPU.vhd" "BR" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570480038619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MUXImediato " "Elaborating entity \"mux2\" for hierarchy \"mux2:MUXImediato\"" {  } { { "CPU.vhd" "MUXImediato" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570480038622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570480038624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MUXJump " "Elaborating entity \"mux2\" for hierarchy \"mux2:MUXJump\"" {  } { { "CPU.vhd" "MUXJump" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570480038627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador Somador:SOMADOR1 " "Elaborating entity \"Somador\" for hierarchy \"Somador:SOMADOR1\"" {  } { { "CPU.vhd" "SOMADOR1" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570480038629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC1\"" {  } { { "CPU.vhd" "PC1" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570480038631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador1b Registrador1b:JMPREG " "Elaborating entity \"Registrador1b\" for hierarchy \"Registrador1b:JMPREG\"" {  } { { "CPU.vhd" "JMPREG" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570480038632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv7Seg conv7Seg:teste7seg " "Elaborating entity \"conv7Seg\" for hierarchy \"conv7Seg:teste7seg\"" {  } { { "CPU.vhd" "teste7seg" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570480038634 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BancoRegistradores:BR\|registrador " "RAM logic \"BancoRegistradores:BR\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "BancoRegistradores.vhd" "registrador" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/BancoRegistradores.vhd" 36 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1570480038826 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1570480038826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|Operation\[1\] " "Latch UC:UC\|Operation\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM\[16\] " "Ports D and ENA on the latch are fed by the same signal ROM\[16\]" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570480039097 ""}  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570480039097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|Operation\[2\] " "Latch UC:UC\|Operation\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM\[17\] " "Ports D and ENA on the latch are fed by the same signal ROM\[17\]" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570480039097 ""}  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570480039097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UC\|Operation\[0\] " "Latch UC:UC\|Operation\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM\[15\] " "Ports D and ENA on the latch are fed by the same signal ROM\[15\]" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570480039097 ""}  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570480039097 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMIndex\[0\] GND " "Pin \"ROMIndex\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|ROMIndex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMIndex\[1\] GND " "Pin \"ROMIndex\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|ROMIndex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROMIndex\[2\] GND " "Pin \"ROMIndex\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|ROMIndex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[0\] GND " "Pin \"dataOut\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|dataOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[1\] GND " "Pin \"dataOut\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|dataOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[2\] GND " "Pin \"dataOut\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|dataOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[3\] GND " "Pin \"dataOut\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|dataOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "habilitaBotaoOut GND " "Pin \"habilitaBotaoOut\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570480039125 "|cpu|habilitaBotaoOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570480039125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570480039209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570480039623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570480039623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[0\] " "No output dependent on input pin \"buttons\[0\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570480039654 "|cpu|buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[1\] " "No output dependent on input pin \"buttons\[1\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570480039654 "|cpu|buttons[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[2\] " "No output dependent on input pin \"buttons\[2\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570480039654 "|cpu|buttons[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baseT " "No output dependent on input pin \"baseT\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570480039654 "|cpu|baseT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570480039654 "|cpu|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570480039654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570480039654 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570480039654 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570480039654 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570480039654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570480039661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  7 17:27:19 2019 " "Processing ended: Mon Oct  7 17:27:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570480039661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570480039661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570480039661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570480039661 ""}
