# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../priority encoder.srcs/sources_1/new/priority_encoder.vhd" \
"../../../../priority encoder.srcs/sim_1/new/tb_priority_encoder.vhd" \

# Do not sort compile order
nosort
