{
  "module_name": "dcn30_resource.c",
  "hash_id": "53e6420e5e29b9ed41d537ebff2b76a1c2ea87b7eaa36de97df0ade32c9f2e9a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_resource.c",
  "human_readable_source": " \n\n\n#include \"dm_services.h\"\n#include \"dc.h\"\n\n#include \"dcn30_init.h\"\n\n#include \"resource.h\"\n#include \"include/irq_service_interface.h\"\n#include \"dcn20/dcn20_resource.h\"\n\n#include \"dcn30_resource.h\"\n\n#include \"dcn10/dcn10_ipp.h\"\n#include \"dcn30/dcn30_hubbub.h\"\n#include \"dcn30/dcn30_mpc.h\"\n#include \"dcn30/dcn30_hubp.h\"\n#include \"irq/dcn30/irq_service_dcn30.h\"\n#include \"dcn30/dcn30_dpp.h\"\n#include \"dcn30/dcn30_optc.h\"\n#include \"dcn20/dcn20_hwseq.h\"\n#include \"dcn30/dcn30_hwseq.h\"\n#include \"dce110/dce110_hw_sequencer.h\"\n#include \"dcn30/dcn30_opp.h\"\n#include \"dcn20/dcn20_dsc.h\"\n#include \"dcn30/dcn30_vpg.h\"\n#include \"dcn30/dcn30_afmt.h\"\n#include \"dcn30/dcn30_dio_stream_encoder.h\"\n#include \"dcn30/dcn30_dio_link_encoder.h\"\n#include \"dce/dce_clock_source.h\"\n#include \"dce/dce_audio.h\"\n#include \"dce/dce_hwseq.h\"\n#include \"clk_mgr.h\"\n#include \"virtual/virtual_stream_encoder.h\"\n#include \"dce110/dce110_resource.h\"\n#include \"dml/display_mode_vba.h\"\n#include \"dcn30/dcn30_dccg.h\"\n#include \"dcn10/dcn10_resource.h\"\n#include \"link.h\"\n#include \"dce/dce_panel_cntl.h\"\n\n#include \"dcn30/dcn30_dwb.h\"\n#include \"dcn30/dcn30_mmhubbub.h\"\n\n#include \"sienna_cichlid_ip_offset.h\"\n#include \"dcn/dcn_3_0_0_offset.h\"\n#include \"dcn/dcn_3_0_0_sh_mask.h\"\n\n#include \"nbio/nbio_7_4_offset.h\"\n\n#include \"dpcs/dpcs_3_0_0_offset.h\"\n#include \"dpcs/dpcs_3_0_0_sh_mask.h\"\n\n#include \"mmhub/mmhub_2_0_0_offset.h\"\n#include \"mmhub/mmhub_2_0_0_sh_mask.h\"\n\n#include \"reg_helper.h\"\n#include \"dce/dmub_abm.h\"\n#include \"dce/dmub_psr.h\"\n#include \"dce/dce_aux.h\"\n#include \"dce/dce_i2c.h\"\n\n#include \"dml/dcn30/dcn30_fpu.h\"\n#include \"dml/dcn30/display_mode_vba_30.h\"\n#include \"vm_helper.h\"\n#include \"dcn20/dcn20_vmid.h\"\n#include \"amdgpu_socbb.h\"\n#include \"dc_dmub_srv.h\"\n\n#define DC_LOGGER_INIT(logger)\n\nenum dcn30_clk_src_array_id {\n\tDCN30_CLK_SRC_PLL0,\n\tDCN30_CLK_SRC_PLL1,\n\tDCN30_CLK_SRC_PLL2,\n\tDCN30_CLK_SRC_PLL3,\n\tDCN30_CLK_SRC_PLL4,\n\tDCN30_CLK_SRC_PLL5,\n\tDCN30_CLK_SRC_TOTAL\n};\n\n \n\n \n#define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg\n\n#define BASE(seg) BASE_INNER(seg)\n\n#define SR(reg_name)\\\n\t\t.reg_name = BASE(mm ## reg_name ## _BASE_IDX) +  \\\n\t\t\t\t\tmm ## reg_name\n\n#define SRI(reg_name, block, id)\\\n\t.reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SRI2(reg_name, block, id)\\\n\t.reg_name = BASE(mm ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## reg_name\n\n#define SRIR(var_name, reg_name, block, id)\\\n\t.var_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SRII_MPC_RMU(reg_name, block, id)\\\n\t.RMU##_##reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define SRII_DWB(reg_name, temp_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## block ## id ## _ ## temp_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## temp_name\n\n#define SF_DWB2(reg_name, block, id, field_name, post_fix)\t\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define DCCG_SRII(reg_name, block, id)\\\n\t.block ## _ ## reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## id ## _ ## reg_name\n\n#define VUPDATE_SRII(reg_name, block, id)\\\n\t.reg_name[id] = BASE(mm ## reg_name ## _ ## block ## id ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## reg_name ## _ ## block ## id\n\n \n#define NBIO_BASE_INNER(seg) \\\n\tNBIO_BASE__INST0_SEG ## seg\n\n#define NBIO_BASE(seg) \\\n\tNBIO_BASE_INNER(seg)\n\n#define NBIO_SR(reg_name)\\\n\t\t.reg_name = NBIO_BASE(mm ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## reg_name\n\n \n#define MMHUB_BASE_INNER(seg) \\\n\tMMHUB_BASE__INST0_SEG ## seg\n\n#define MMHUB_BASE(seg) \\\n\tMMHUB_BASE_INNER(seg)\n\n#define MMHUB_SR(reg_name)\\\n\t\t.reg_name = MMHUB_BASE(mmMM ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmmMM ## reg_name\n\n \n#define CLK_BASE_INNER(seg) \\\n\tCLK_BASE__INST0_SEG ## seg\n\n#define CLK_BASE(seg) \\\n\tCLK_BASE_INNER(seg)\n\n#define CLK_SRI(reg_name, block, inst)\\\n\t.reg_name = CLK_BASE(mm ## block ## _ ## inst ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\t\t\tmm ## block ## _ ## inst ## _ ## reg_name\n\n\nstatic const struct bios_registers bios_regs = {\n\t\tNBIO_SR(BIOS_SCRATCH_3),\n\t\tNBIO_SR(BIOS_SCRATCH_6)\n};\n\n#define clk_src_regs(index, pllid)\\\n[index] = {\\\n\tCS_COMMON_REG_LIST_DCN2_0(index, pllid),\\\n}\n\nstatic const struct dce110_clk_src_regs clk_src_regs[] = {\n\tclk_src_regs(0, A),\n\tclk_src_regs(1, B),\n\tclk_src_regs(2, C),\n\tclk_src_regs(3, D),\n\tclk_src_regs(4, E),\n\tclk_src_regs(5, F)\n};\n\nstatic const struct dce110_clk_src_shift cs_shift = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN2_0(__SHIFT)\n};\n\nstatic const struct dce110_clk_src_mask cs_mask = {\n\t\tCS_COMMON_MASK_SH_LIST_DCN2_0(_MASK)\n};\n\n#define abm_regs(id)\\\n[id] = {\\\n\t\tABM_DCN30_REG_LIST(id)\\\n}\n\nstatic const struct dce_abm_registers abm_regs[] = {\n\t\tabm_regs(0),\n\t\tabm_regs(1),\n\t\tabm_regs(2),\n\t\tabm_regs(3),\n\t\tabm_regs(4),\n\t\tabm_regs(5),\n};\n\nstatic const struct dce_abm_shift abm_shift = {\n\t\tABM_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dce_abm_mask abm_mask = {\n\t\tABM_MASK_SH_LIST_DCN30(_MASK)\n};\n\n\n\n#define audio_regs(id)\\\n[id] = {\\\n\t\tAUD_COMMON_REG_LIST(id)\\\n}\n\nstatic const struct dce_audio_registers audio_regs[] = {\n\taudio_regs(0),\n\taudio_regs(1),\n\taudio_regs(2),\n\taudio_regs(3),\n\taudio_regs(4),\n\taudio_regs(5),\n\taudio_regs(6)\n};\n\n#define DCE120_AUD_COMMON_MASK_SH_LIST(mask_sh)\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX, AZALIA_ENDPOINT_REG_INDEX, mask_sh),\\\n\t\tSF(AZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA, AZALIA_ENDPOINT_REG_DATA, mask_sh),\\\n\t\tAUD_COMMON_MASK_SH_LIST_BASE(mask_sh)\n\nstatic const struct dce_audio_shift audio_shift = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_audio_mask audio_mask = {\n\t\tDCE120_AUD_COMMON_MASK_SH_LIST(_MASK)\n};\n\n#define vpg_regs(id)\\\n[id] = {\\\n\tVPG_DCN3_REG_LIST(id)\\\n}\n\nstatic const struct dcn30_vpg_registers vpg_regs[] = {\n\tvpg_regs(0),\n\tvpg_regs(1),\n\tvpg_regs(2),\n\tvpg_regs(3),\n\tvpg_regs(4),\n\tvpg_regs(5),\n\tvpg_regs(6),\n};\n\nstatic const struct dcn30_vpg_shift vpg_shift = {\n\tDCN3_VPG_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn30_vpg_mask vpg_mask = {\n\tDCN3_VPG_MASK_SH_LIST(_MASK)\n};\n\n#define afmt_regs(id)\\\n[id] = {\\\n\tAFMT_DCN3_REG_LIST(id)\\\n}\n\nstatic const struct dcn30_afmt_registers afmt_regs[] = {\n\tafmt_regs(0),\n\tafmt_regs(1),\n\tafmt_regs(2),\n\tafmt_regs(3),\n\tafmt_regs(4),\n\tafmt_regs(5),\n\tafmt_regs(6),\n};\n\nstatic const struct dcn30_afmt_shift afmt_shift = {\n\tDCN3_AFMT_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn30_afmt_mask afmt_mask = {\n\tDCN3_AFMT_MASK_SH_LIST(_MASK)\n};\n\n#define stream_enc_regs(id)\\\n[id] = {\\\n\tSE_DCN3_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_stream_enc_registers stream_enc_regs[] = {\n\tstream_enc_regs(0),\n\tstream_enc_regs(1),\n\tstream_enc_regs(2),\n\tstream_enc_regs(3),\n\tstream_enc_regs(4),\n\tstream_enc_regs(5)\n};\n\nstatic const struct dcn10_stream_encoder_shift se_shift = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn10_stream_encoder_mask se_mask = {\n\t\tSE_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\n\n#define aux_regs(id)\\\n[id] = {\\\n\tDCN2_AUX_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_aux_registers link_enc_aux_regs[] = {\n\t\taux_regs(0),\n\t\taux_regs(1),\n\t\taux_regs(2),\n\t\taux_regs(3),\n\t\taux_regs(4),\n\t\taux_regs(5)\n};\n\n#define hpd_regs(id)\\\n[id] = {\\\n\tHPD_REG_LIST(id)\\\n}\n\nstatic const struct dcn10_link_enc_hpd_registers link_enc_hpd_regs[] = {\n\t\thpd_regs(0),\n\t\thpd_regs(1),\n\t\thpd_regs(2),\n\t\thpd_regs(3),\n\t\thpd_regs(4),\n\t\thpd_regs(5)\n};\n\n#define link_regs(id, phyid)\\\n[id] = {\\\n\tLE_DCN3_REG_LIST(id), \\\n\tUNIPHY_DCN2_REG_LIST(phyid), \\\n\tDPCS_DCN2_REG_LIST(id), \\\n\tSRI(DP_DPHY_INTERNAL_CTRL, DP, id) \\\n}\n\nstatic const struct dce110_aux_registers_shift aux_shift = {\n\tDCN_AUX_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce110_aux_registers_mask aux_mask = {\n\tDCN_AUX_MASK_SH_LIST(_MASK)\n};\n\nstatic const struct dcn10_link_enc_registers link_enc_regs[] = {\n\tlink_regs(0, A),\n\tlink_regs(1, B),\n\tlink_regs(2, C),\n\tlink_regs(3, D),\n\tlink_regs(4, E),\n\tlink_regs(5, F)\n};\n\nstatic const struct dcn10_link_enc_shift le_shift = {\n\tLINK_ENCODER_MASK_SH_LIST_DCN30(__SHIFT),\\\n\tDPCS_DCN2_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn10_link_enc_mask le_mask = {\n\tLINK_ENCODER_MASK_SH_LIST_DCN30(_MASK),\\\n\tDPCS_DCN2_MASK_SH_LIST(_MASK)\n};\n\n\nstatic const struct dce_panel_cntl_registers panel_cntl_regs[] = {\n\t{ DCN_PANEL_CNTL_REG_LIST() }\n};\n\nstatic const struct dce_panel_cntl_shift panel_cntl_shift = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_panel_cntl_mask panel_cntl_mask = {\n\tDCE_PANEL_CNTL_MASK_SH_LIST(_MASK)\n};\n\n#define dpp_regs(id)\\\n[id] = {\\\n\tDPP_REG_LIST_DCN30(id),\\\n}\n\nstatic const struct dcn3_dpp_registers dpp_regs[] = {\n\tdpp_regs(0),\n\tdpp_regs(1),\n\tdpp_regs(2),\n\tdpp_regs(3),\n\tdpp_regs(4),\n\tdpp_regs(5),\n};\n\nstatic const struct dcn3_dpp_shift tf_shift = {\n\t\tDPP_REG_LIST_SH_MASK_DCN30(__SHIFT)\n};\n\nstatic const struct dcn3_dpp_mask tf_mask = {\n\t\tDPP_REG_LIST_SH_MASK_DCN30(_MASK)\n};\n\n#define opp_regs(id)\\\n[id] = {\\\n\tOPP_REG_LIST_DCN30(id),\\\n}\n\nstatic const struct dcn20_opp_registers opp_regs[] = {\n\topp_regs(0),\n\topp_regs(1),\n\topp_regs(2),\n\topp_regs(3),\n\topp_regs(4),\n\topp_regs(5)\n};\n\nstatic const struct dcn20_opp_shift opp_shift = {\n\tOPP_MASK_SH_LIST_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_opp_mask opp_mask = {\n\tOPP_MASK_SH_LIST_DCN20(_MASK)\n};\n\n#define aux_engine_regs(id)\\\n[id] = {\\\n\tAUX_COMMON_REG_LIST0(id), \\\n\t.AUXN_IMPCAL = 0, \\\n\t.AUXP_IMPCAL = 0, \\\n\t.AUX_RESET_MASK = DP_AUX0_AUX_CONTROL__AUX_RESET_MASK, \\\n}\n\nstatic const struct dce110_aux_registers aux_engine_regs[] = {\n\t\taux_engine_regs(0),\n\t\taux_engine_regs(1),\n\t\taux_engine_regs(2),\n\t\taux_engine_regs(3),\n\t\taux_engine_regs(4),\n\t\taux_engine_regs(5)\n};\n\n#define dwbc_regs_dcn3(id)\\\n[id] = {\\\n\tDWBC_COMMON_REG_LIST_DCN30(id),\\\n}\n\nstatic const struct dcn30_dwbc_registers dwbc30_regs[] = {\n\tdwbc_regs_dcn3(0),\n};\n\nstatic const struct dcn30_dwbc_shift dwbc30_shift = {\n\tDWBC_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn30_dwbc_mask dwbc30_mask = {\n\tDWBC_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\n#define mcif_wb_regs_dcn3(id)\\\n[id] = {\\\n\tMCIF_WB_COMMON_REG_LIST_DCN30(id),\\\n}\n\nstatic const struct dcn30_mmhubbub_registers mcif_wb30_regs[] = {\n\tmcif_wb_regs_dcn3(0)\n};\n\nstatic const struct dcn30_mmhubbub_shift mcif_wb30_shift = {\n\tMCIF_WB_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn30_mmhubbub_mask mcif_wb30_mask = {\n\tMCIF_WB_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\n#define dsc_regsDCN20(id)\\\n[id] = {\\\n\tDSC_REG_LIST_DCN20(id)\\\n}\n\nstatic const struct dcn20_dsc_registers dsc_regs[] = {\n\tdsc_regsDCN20(0),\n\tdsc_regsDCN20(1),\n\tdsc_regsDCN20(2),\n\tdsc_regsDCN20(3),\n\tdsc_regsDCN20(4),\n\tdsc_regsDCN20(5)\n};\n\nstatic const struct dcn20_dsc_shift dsc_shift = {\n\tDSC_REG_LIST_SH_MASK_DCN20(__SHIFT)\n};\n\nstatic const struct dcn20_dsc_mask dsc_mask = {\n\tDSC_REG_LIST_SH_MASK_DCN20(_MASK)\n};\n\nstatic const struct dcn30_mpc_registers mpc_regs = {\n\t\tMPC_REG_LIST_DCN3_0(0),\n\t\tMPC_REG_LIST_DCN3_0(1),\n\t\tMPC_REG_LIST_DCN3_0(2),\n\t\tMPC_REG_LIST_DCN3_0(3),\n\t\tMPC_REG_LIST_DCN3_0(4),\n\t\tMPC_REG_LIST_DCN3_0(5),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(0),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(1),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(2),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(3),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(4),\n\t\tMPC_OUT_MUX_REG_LIST_DCN3_0(5),\n\t\tMPC_RMU_GLOBAL_REG_LIST_DCN3AG,\n\t\tMPC_RMU_REG_LIST_DCN3AG(0),\n\t\tMPC_RMU_REG_LIST_DCN3AG(1),\n\t\tMPC_RMU_REG_LIST_DCN3AG(2),\n\t\tMPC_DWB_MUX_REG_LIST_DCN3_0(0),\n};\n\nstatic const struct dcn30_mpc_shift mpc_shift = {\n\tMPC_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn30_mpc_mask mpc_mask = {\n\tMPC_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\n#define optc_regs(id)\\\n[id] = {OPTC_COMMON_REG_LIST_DCN3_0(id)}\n\n\nstatic const struct dcn_optc_registers optc_regs[] = {\n\toptc_regs(0),\n\toptc_regs(1),\n\toptc_regs(2),\n\toptc_regs(3),\n\toptc_regs(4),\n\toptc_regs(5)\n};\n\nstatic const struct dcn_optc_shift optc_shift = {\n\tOPTC_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn_optc_mask optc_mask = {\n\tOPTC_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\n#define hubp_regs(id)\\\n[id] = {\\\n\tHUBP_REG_LIST_DCN30(id)\\\n}\n\nstatic const struct dcn_hubp2_registers hubp_regs[] = {\n\t\thubp_regs(0),\n\t\thubp_regs(1),\n\t\thubp_regs(2),\n\t\thubp_regs(3),\n\t\thubp_regs(4),\n\t\thubp_regs(5)\n};\n\nstatic const struct dcn_hubp2_shift hubp_shift = {\n\t\tHUBP_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn_hubp2_mask hubp_mask = {\n\t\tHUBP_MASK_SH_LIST_DCN30(_MASK)\n};\n\nstatic const struct dcn_hubbub_registers hubbub_reg = {\n\t\tHUBBUB_REG_LIST_DCN30(0)\n};\n\nstatic const struct dcn_hubbub_shift hubbub_shift = {\n\t\tHUBBUB_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dcn_hubbub_mask hubbub_mask = {\n\t\tHUBBUB_MASK_SH_LIST_DCN30(_MASK)\n};\n\nstatic const struct dccg_registers dccg_regs = {\n\t\tDCCG_REG_LIST_DCN30()\n};\n\nstatic const struct dccg_shift dccg_shift = {\n\t\tDCCG_MASK_SH_LIST_DCN3(__SHIFT)\n};\n\nstatic const struct dccg_mask dccg_mask = {\n\t\tDCCG_MASK_SH_LIST_DCN3(_MASK)\n};\n\nstatic const struct dce_hwseq_registers hwseq_reg = {\n\t\tHWSEQ_DCN30_REG_LIST()\n};\n\nstatic const struct dce_hwseq_shift hwseq_shift = {\n\t\tHWSEQ_DCN30_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dce_hwseq_mask hwseq_mask = {\n\t\tHWSEQ_DCN30_MASK_SH_LIST(_MASK)\n};\n#define vmid_regs(id)\\\n[id] = {\\\n\t\tDCN20_VMID_REG_LIST(id)\\\n}\n\nstatic const struct dcn_vmid_registers vmid_regs[] = {\n\tvmid_regs(0),\n\tvmid_regs(1),\n\tvmid_regs(2),\n\tvmid_regs(3),\n\tvmid_regs(4),\n\tvmid_regs(5),\n\tvmid_regs(6),\n\tvmid_regs(7),\n\tvmid_regs(8),\n\tvmid_regs(9),\n\tvmid_regs(10),\n\tvmid_regs(11),\n\tvmid_regs(12),\n\tvmid_regs(13),\n\tvmid_regs(14),\n\tvmid_regs(15)\n};\n\nstatic const struct dcn20_vmid_shift vmid_shifts = {\n\t\tDCN20_VMID_MASK_SH_LIST(__SHIFT)\n};\n\nstatic const struct dcn20_vmid_mask vmid_masks = {\n\t\tDCN20_VMID_MASK_SH_LIST(_MASK)\n};\n\nstatic const struct resource_caps res_cap_dcn3 = {\n\t.num_timing_generator = 6,\n\t.num_opp = 6,\n\t.num_video_plane = 6,\n\t.num_audio = 6,\n\t.num_stream_encoder = 6,\n\t.num_pll = 6,\n\t.num_dwb = 1,\n\t.num_ddc = 6,\n\t.num_vmid = 16,\n\t.num_mpc_3dlut = 3,\n\t.num_dsc = 6,\n};\n\nstatic const struct dc_plane_cap plane_cap = {\n\t.type = DC_PLANE_TYPE_DCN_UNIVERSAL,\n\t.per_pixel_alpha = true,\n\n\t.pixel_format_support = {\n\t\t\t.argb8888 = true,\n\t\t\t.nv12 = true,\n\t\t\t.fp16 = true,\n\t\t\t.p010 = true,\n\t\t\t.ayuv = false,\n\t},\n\n\t.max_upscale_factor = {\n\t\t\t.argb8888 = 16000,\n\t\t\t.nv12 = 16000,\n\t\t\t.fp16 = 16000\n\t},\n\n\t \n\t.max_downscale_factor = {\n\t\t\t.argb8888 = 167,\n\t\t\t.nv12 = 167,\n\t\t\t.fp16 = 167\n\t},\n\t16,\n\t16\n};\n\nstatic const struct dc_debug_options debug_defaults_drv = {\n\t.disable_dmcu = true, \n\t.force_abm_enable = false,\n\t.timing_trace = false,\n\t.clock_trace = true,\n\t.disable_pplib_clock_request = true,\n\t.pipe_split_policy = MPC_SPLIT_DYNAMIC,\n\t.force_single_disp_pipe_split = false,\n\t.disable_dcc = DCC_ENABLE,\n\t.vsr_support = true,\n\t.performance_trace = false,\n\t.max_downscale_src_width = 7680, \n\t.disable_pplib_wm_range = false,\n\t.scl_reset_length10 = true,\n\t.sanity_checks = false,\n\t.underflow_assert_delay_us = 0xFFFFFFFF,\n\t.dwb_fi_phase = -1, \n\t.dmub_command_table = true,\n\t.use_max_lb = true,\n\t.exit_idle_opt_for_cursor_updates = true,\n\t.enable_legacy_fast_update = false,\n};\n\nstatic const struct dc_panel_config panel_config_defaults = {\n\t.psr = {\n\t\t.disable_psr = false,\n\t\t.disallow_psrsu = false,\n\t\t.disallow_replay = false,\n\t},\n};\n\nstatic void dcn30_dpp_destroy(struct dpp **dpp)\n{\n\tkfree(TO_DCN20_DPP(*dpp));\n\t*dpp = NULL;\n}\n\nstatic struct dpp *dcn30_dpp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn3_dpp *dpp =\n\t\tkzalloc(sizeof(struct dcn3_dpp), GFP_KERNEL);\n\n\tif (!dpp)\n\t\treturn NULL;\n\n\tif (dpp3_construct(dpp, ctx, inst,\n\t\t\t&dpp_regs[inst], &tf_shift, &tf_mask))\n\t\treturn &dpp->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(dpp);\n\treturn NULL;\n}\n\nstatic struct output_pixel_processor *dcn30_opp_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn20_opp *opp =\n\t\tkzalloc(sizeof(struct dcn20_opp), GFP_KERNEL);\n\n\tif (!opp) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdcn20_opp_construct(opp, ctx, inst,\n\t\t\t&opp_regs[inst], &opp_shift, &opp_mask);\n\treturn &opp->base;\n}\n\nstatic struct dce_aux *dcn30_aux_engine_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct aux_engine_dce110 *aux_engine =\n\t\tkzalloc(sizeof(struct aux_engine_dce110), GFP_KERNEL);\n\n\tif (!aux_engine)\n\t\treturn NULL;\n\n\tdce110_aux_engine_construct(aux_engine, ctx, inst,\n\t\t\t\t    SW_AUX_TIMEOUT_PERIOD_MULTIPLIER * AUX_TIMEOUT_PERIOD,\n\t\t\t\t    &aux_engine_regs[inst],\n\t\t\t\t\t&aux_mask,\n\t\t\t\t\t&aux_shift,\n\t\t\t\t\tctx->dc->caps.extended_aux_timeout_support);\n\n\treturn &aux_engine->base;\n}\n\n#define i2c_inst_regs(id) { I2C_HW_ENGINE_COMMON_REG_LIST_DCN30(id) }\n\nstatic const struct dce_i2c_registers i2c_hw_regs[] = {\n\t\ti2c_inst_regs(1),\n\t\ti2c_inst_regs(2),\n\t\ti2c_inst_regs(3),\n\t\ti2c_inst_regs(4),\n\t\ti2c_inst_regs(5),\n\t\ti2c_inst_regs(6),\n};\n\nstatic const struct dce_i2c_shift i2c_shifts = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN30(__SHIFT)\n};\n\nstatic const struct dce_i2c_mask i2c_masks = {\n\t\tI2C_COMMON_MASK_SH_LIST_DCN30(_MASK)\n};\n\nstatic struct dce_i2c_hw *dcn30_i2c_hw_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dce_i2c_hw *dce_i2c_hw =\n\t\tkzalloc(sizeof(struct dce_i2c_hw), GFP_KERNEL);\n\n\tif (!dce_i2c_hw)\n\t\treturn NULL;\n\n\tdcn2_i2c_hw_construct(dce_i2c_hw, ctx, inst,\n\t\t\t\t    &i2c_hw_regs[inst], &i2c_shifts, &i2c_masks);\n\n\treturn dce_i2c_hw;\n}\n\nstatic struct mpc *dcn30_mpc_create(\n\t\tstruct dc_context *ctx,\n\t\tint num_mpcc,\n\t\tint num_rmu)\n{\n\tstruct dcn30_mpc *mpc30 = kzalloc(sizeof(struct dcn30_mpc),\n\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!mpc30)\n\t\treturn NULL;\n\n\tdcn30_mpc_construct(mpc30, ctx,\n\t\t\t&mpc_regs,\n\t\t\t&mpc_shift,\n\t\t\t&mpc_mask,\n\t\t\tnum_mpcc,\n\t\t\tnum_rmu);\n\n\treturn &mpc30->base;\n}\n\nstatic struct hubbub *dcn30_hubbub_create(struct dc_context *ctx)\n{\n\tint i;\n\n\tstruct dcn20_hubbub *hubbub3 = kzalloc(sizeof(struct dcn20_hubbub),\n\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!hubbub3)\n\t\treturn NULL;\n\n\thubbub3_construct(hubbub3, ctx,\n\t\t\t&hubbub_reg,\n\t\t\t&hubbub_shift,\n\t\t\t&hubbub_mask);\n\n\n\tfor (i = 0; i < res_cap_dcn3.num_vmid; i++) {\n\t\tstruct dcn20_vmid *vmid = &hubbub3->vmid[i];\n\n\t\tvmid->ctx = ctx;\n\n\t\tvmid->regs = &vmid_regs[i];\n\t\tvmid->shifts = &vmid_shifts;\n\t\tvmid->masks = &vmid_masks;\n\t}\n\n\treturn &hubbub3->base;\n}\n\nstatic struct timing_generator *dcn30_timing_generator_create(\n\t\tstruct dc_context *ctx,\n\t\tuint32_t instance)\n{\n\tstruct optc *tgn10 =\n\t\tkzalloc(sizeof(struct optc), GFP_KERNEL);\n\n\tif (!tgn10)\n\t\treturn NULL;\n\n\ttgn10->base.inst = instance;\n\ttgn10->base.ctx = ctx;\n\n\ttgn10->tg_regs = &optc_regs[instance];\n\ttgn10->tg_shift = &optc_shift;\n\ttgn10->tg_mask = &optc_mask;\n\n\tdcn30_timing_generator_init(tgn10);\n\n\treturn &tgn10->base;\n}\n\nstatic const struct encoder_feature_support link_enc_feature = {\n\t\t.max_hdmi_deep_color = COLOR_DEPTH_121212,\n\t\t.max_hdmi_pixel_clock = 600000,\n\t\t.hdmi_ycbcr420_supported = true,\n\t\t.dp_ycbcr420_supported = true,\n\t\t.fec_supported = true,\n\t\t.flags.bits.IS_HBR2_CAPABLE = true,\n\t\t.flags.bits.IS_HBR3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS3_CAPABLE = true,\n\t\t.flags.bits.IS_TPS4_CAPABLE = true\n};\n\nstatic struct link_encoder *dcn30_link_encoder_create(\n\tstruct dc_context *ctx,\n\tconst struct encoder_init_data *enc_init_data)\n{\n\tstruct dcn20_link_encoder *enc20 =\n\t\tkzalloc(sizeof(struct dcn20_link_encoder), GFP_KERNEL);\n\n\tif (!enc20)\n\t\treturn NULL;\n\n\tdcn30_link_encoder_construct(enc20,\n\t\t\tenc_init_data,\n\t\t\t&link_enc_feature,\n\t\t\t&link_enc_regs[enc_init_data->transmitter],\n\t\t\t&link_enc_aux_regs[enc_init_data->channel - 1],\n\t\t\t&link_enc_hpd_regs[enc_init_data->hpd_source],\n\t\t\t&le_shift,\n\t\t\t&le_mask);\n\n\treturn &enc20->enc10.base;\n}\n\nstatic struct panel_cntl *dcn30_panel_cntl_create(const struct panel_cntl_init_data *init_data)\n{\n\tstruct dce_panel_cntl *panel_cntl =\n\t\tkzalloc(sizeof(struct dce_panel_cntl), GFP_KERNEL);\n\n\tif (!panel_cntl)\n\t\treturn NULL;\n\n\tdce_panel_cntl_construct(panel_cntl,\n\t\t\tinit_data,\n\t\t\t&panel_cntl_regs[init_data->inst],\n\t\t\t&panel_cntl_shift,\n\t\t\t&panel_cntl_mask);\n\n\treturn &panel_cntl->base;\n}\n\nstatic void read_dce_straps(\n\tstruct dc_context *ctx,\n\tstruct resource_straps *straps)\n{\n\tgeneric_reg_get(ctx, mmDC_PINSTRAPS + BASE(mmDC_PINSTRAPS_BASE_IDX),\n\t\tFN(DC_PINSTRAPS, DC_PINSTRAPS_AUDIO), &straps->dc_pinstraps_audio);\n\n}\n\nstatic struct audio *dcn30_create_audio(\n\t\tstruct dc_context *ctx, unsigned int inst)\n{\n\treturn dce_audio_create(ctx, inst,\n\t\t\t&audio_regs[inst], &audio_shift, &audio_mask);\n}\n\nstatic struct vpg *dcn30_vpg_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn30_vpg *vpg3 = kzalloc(sizeof(struct dcn30_vpg), GFP_KERNEL);\n\n\tif (!vpg3)\n\t\treturn NULL;\n\n\tvpg3_construct(vpg3, ctx, inst,\n\t\t\t&vpg_regs[inst],\n\t\t\t&vpg_shift,\n\t\t\t&vpg_mask);\n\n\treturn &vpg3->base;\n}\n\nstatic struct afmt *dcn30_afmt_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn30_afmt *afmt3 = kzalloc(sizeof(struct dcn30_afmt), GFP_KERNEL);\n\n\tif (!afmt3)\n\t\treturn NULL;\n\n\tafmt3_construct(afmt3, ctx, inst,\n\t\t\t&afmt_regs[inst],\n\t\t\t&afmt_shift,\n\t\t\t&afmt_mask);\n\n\treturn &afmt3->base;\n}\n\nstatic struct stream_encoder *dcn30_stream_encoder_create(enum engine_id eng_id,\n\t\t\t\t\t\t\t  struct dc_context *ctx)\n{\n\tstruct dcn10_stream_encoder *enc1;\n\tstruct vpg *vpg;\n\tstruct afmt *afmt;\n\tint vpg_inst;\n\tint afmt_inst;\n\n\t \n\tif (eng_id <= ENGINE_ID_DIGF) {\n\t\tvpg_inst = eng_id;\n\t\tafmt_inst = eng_id;\n\t} else\n\t\treturn NULL;\n\n\tenc1 = kzalloc(sizeof(struct dcn10_stream_encoder), GFP_KERNEL);\n\tvpg = dcn30_vpg_create(ctx, vpg_inst);\n\tafmt = dcn30_afmt_create(ctx, afmt_inst);\n\n\tif (!enc1 || !vpg || !afmt) {\n\t\tkfree(enc1);\n\t\tkfree(vpg);\n\t\tkfree(afmt);\n\t\treturn NULL;\n\t}\n\n\tdcn30_dio_stream_encoder_construct(enc1, ctx, ctx->dc_bios,\n\t\t\t\t\teng_id, vpg, afmt,\n\t\t\t\t\t&stream_enc_regs[eng_id],\n\t\t\t\t\t&se_shift, &se_mask);\n\n\treturn &enc1->base;\n}\n\nstatic struct dce_hwseq *dcn30_hwseq_create(struct dc_context *ctx)\n{\n\tstruct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_KERNEL);\n\n\tif (hws) {\n\t\thws->ctx = ctx;\n\t\thws->regs = &hwseq_reg;\n\t\thws->shifts = &hwseq_shift;\n\t\thws->masks = &hwseq_mask;\n\t}\n\treturn hws;\n}\nstatic const struct resource_create_funcs res_create_funcs = {\n\t.read_dce_straps = read_dce_straps,\n\t.create_audio = dcn30_create_audio,\n\t.create_stream_encoder = dcn30_stream_encoder_create,\n\t.create_hwseq = dcn30_hwseq_create,\n};\n\nstatic void dcn30_resource_destruct(struct dcn30_resource_pool *pool)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < pool->base.stream_enc_count; i++) {\n\t\tif (pool->base.stream_enc[i] != NULL) {\n\t\t\tif (pool->base.stream_enc[i]->vpg != NULL) {\n\t\t\t\tkfree(DCN30_VPG_FROM_VPG(pool->base.stream_enc[i]->vpg));\n\t\t\t\tpool->base.stream_enc[i]->vpg = NULL;\n\t\t\t}\n\t\t\tif (pool->base.stream_enc[i]->afmt != NULL) {\n\t\t\t\tkfree(DCN30_AFMT_FROM_AFMT(pool->base.stream_enc[i]->afmt));\n\t\t\t\tpool->base.stream_enc[i]->afmt = NULL;\n\t\t\t}\n\t\t\tkfree(DCN10STRENC_FROM_STRENC(pool->base.stream_enc[i]));\n\t\t\tpool->base.stream_enc[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dsc; i++) {\n\t\tif (pool->base.dscs[i] != NULL)\n\t\t\tdcn20_dsc_destroy(&pool->base.dscs[i]);\n\t}\n\n\tif (pool->base.mpc != NULL) {\n\t\tkfree(TO_DCN20_MPC(pool->base.mpc));\n\t\tpool->base.mpc = NULL;\n\t}\n\tif (pool->base.hubbub != NULL) {\n\t\tkfree(pool->base.hubbub);\n\t\tpool->base.hubbub = NULL;\n\t}\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tif (pool->base.dpps[i] != NULL)\n\t\t\tdcn30_dpp_destroy(&pool->base.dpps[i]);\n\n\t\tif (pool->base.ipps[i] != NULL)\n\t\t\tpool->base.ipps[i]->funcs->ipp_destroy(&pool->base.ipps[i]);\n\n\t\tif (pool->base.hubps[i] != NULL) {\n\t\t\tkfree(TO_DCN20_HUBP(pool->base.hubps[i]));\n\t\t\tpool->base.hubps[i] = NULL;\n\t\t}\n\n\t\tif (pool->base.irqs != NULL) {\n\t\t\tdal_irq_service_destroy(&pool->base.irqs);\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tif (pool->base.engines[i] != NULL)\n\t\t\tdce110_engine_destroy(&pool->base.engines[i]);\n\t\tif (pool->base.hw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.hw_i2cs[i]);\n\t\t\tpool->base.hw_i2cs[i] = NULL;\n\t\t}\n\t\tif (pool->base.sw_i2cs[i] != NULL) {\n\t\t\tkfree(pool->base.sw_i2cs[i]);\n\t\t\tpool->base.sw_i2cs[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_opp; i++) {\n\t\tif (pool->base.opps[i] != NULL)\n\t\t\tpool->base.opps[i]->funcs->opp_destroy(&pool->base.opps[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tif (pool->base.timing_generators[i] != NULL)\t{\n\t\t\tkfree(DCN10TG_FROM_TG(pool->base.timing_generators[i]));\n\t\t\tpool->base.timing_generators[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dwb; i++) {\n\t\tif (pool->base.dwbc[i] != NULL) {\n\t\t\tkfree(TO_DCN30_DWBC(pool->base.dwbc[i]));\n\t\t\tpool->base.dwbc[i] = NULL;\n\t\t}\n\t\tif (pool->base.mcif_wb[i] != NULL) {\n\t\t\tkfree(TO_DCN30_MMHUBBUB(pool->base.mcif_wb[i]));\n\t\t\tpool->base.mcif_wb[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.audio_count; i++) {\n\t\tif (pool->base.audios[i])\n\t\t\tdce_aud_destroy(&pool->base.audios[i]);\n\t}\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] != NULL) {\n\t\t\tdcn20_clock_source_destroy(&pool->base.clock_sources[i]);\n\t\t\tpool->base.clock_sources[i] = NULL;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_mpc_3dlut; i++) {\n\t\tif (pool->base.mpc_lut[i] != NULL) {\n\t\t\tdc_3dlut_func_release(pool->base.mpc_lut[i]);\n\t\t\tpool->base.mpc_lut[i] = NULL;\n\t\t}\n\t\tif (pool->base.mpc_shaper[i] != NULL) {\n\t\t\tdc_transfer_func_release(pool->base.mpc_shaper[i]);\n\t\t\tpool->base.mpc_shaper[i] = NULL;\n\t\t}\n\t}\n\n\tif (pool->base.dp_clock_source != NULL) {\n\t\tdcn20_clock_source_destroy(&pool->base.dp_clock_source);\n\t\tpool->base.dp_clock_source = NULL;\n\t}\n\n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tif (pool->base.multiple_abms[i] != NULL)\n\t\t\tdce_abm_destroy(&pool->base.multiple_abms[i]);\n\t}\n\n\tif (pool->base.psr != NULL)\n\t\tdmub_psr_destroy(&pool->base.psr);\n\n\tif (pool->base.dccg != NULL)\n\t\tdcn_dccg_destroy(&pool->base.dccg);\n\n\tif (pool->base.oem_device != NULL) {\n\t\tstruct dc *dc = pool->base.oem_device->ctx->dc;\n\n\t\tdc->link_srv->destroy_ddc_service(&pool->base.oem_device);\n\t}\n}\n\nstatic struct hubp *dcn30_hubp_create(\n\tstruct dc_context *ctx,\n\tuint32_t inst)\n{\n\tstruct dcn20_hubp *hubp2 =\n\t\tkzalloc(sizeof(struct dcn20_hubp), GFP_KERNEL);\n\n\tif (!hubp2)\n\t\treturn NULL;\n\n\tif (hubp3_construct(hubp2, ctx, inst,\n\t\t\t&hubp_regs[inst], &hubp_shift, &hubp_mask))\n\t\treturn &hubp2->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(hubp2);\n\treturn NULL;\n}\n\nstatic bool dcn30_dwbc_create(struct dc_context *ctx, struct resource_pool *pool)\n{\n\tint i;\n\tuint32_t pipe_count = pool->res_cap->num_dwb;\n\n\tfor (i = 0; i < pipe_count; i++) {\n\t\tstruct dcn30_dwbc *dwbc30 = kzalloc(sizeof(struct dcn30_dwbc),\n\t\t\t\t\t\t    GFP_KERNEL);\n\n\t\tif (!dwbc30) {\n\t\t\tdm_error(\"DC: failed to create dwbc30!\\n\");\n\t\t\treturn false;\n\t\t}\n\n\t\tdcn30_dwbc_construct(dwbc30, ctx,\n\t\t\t\t&dwbc30_regs[i],\n\t\t\t\t&dwbc30_shift,\n\t\t\t\t&dwbc30_mask,\n\t\t\t\ti);\n\n\t\tpool->dwbc[i] = &dwbc30->base;\n\t}\n\treturn true;\n}\n\nstatic bool dcn30_mmhubbub_create(struct dc_context *ctx, struct resource_pool *pool)\n{\n\tint i;\n\tuint32_t pipe_count = pool->res_cap->num_dwb;\n\n\tfor (i = 0; i < pipe_count; i++) {\n\t\tstruct dcn30_mmhubbub *mcif_wb30 = kzalloc(sizeof(struct dcn30_mmhubbub),\n\t\t\t\t\t\t    GFP_KERNEL);\n\n\t\tif (!mcif_wb30) {\n\t\t\tdm_error(\"DC: failed to create mcif_wb30!\\n\");\n\t\t\treturn false;\n\t\t}\n\n\t\tdcn30_mmhubbub_construct(mcif_wb30, ctx,\n\t\t\t\t&mcif_wb30_regs[i],\n\t\t\t\t&mcif_wb30_shift,\n\t\t\t\t&mcif_wb30_mask,\n\t\t\t\ti);\n\n\t\tpool->mcif_wb[i] = &mcif_wb30->base;\n\t}\n\treturn true;\n}\n\nstatic struct display_stream_compressor *dcn30_dsc_create(\n\tstruct dc_context *ctx, uint32_t inst)\n{\n\tstruct dcn20_dsc *dsc =\n\t\tkzalloc(sizeof(struct dcn20_dsc), GFP_KERNEL);\n\n\tif (!dsc) {\n\t\tBREAK_TO_DEBUGGER();\n\t\treturn NULL;\n\t}\n\n\tdsc2_construct(dsc, ctx, inst, &dsc_regs[inst], &dsc_shift, &dsc_mask);\n\treturn &dsc->base;\n}\n\nenum dc_status dcn30_add_stream_to_ctx(struct dc *dc, struct dc_state *new_ctx, struct dc_stream_state *dc_stream)\n{\n\n\treturn dcn20_add_stream_to_ctx(dc, new_ctx, dc_stream);\n}\n\nstatic void dcn30_destroy_resource_pool(struct resource_pool **pool)\n{\n\tstruct dcn30_resource_pool *dcn30_pool = TO_DCN30_RES_POOL(*pool);\n\n\tdcn30_resource_destruct(dcn30_pool);\n\tkfree(dcn30_pool);\n\t*pool = NULL;\n}\n\nstatic struct clock_source *dcn30_clock_source_create(\n\t\tstruct dc_context *ctx,\n\t\tstruct dc_bios *bios,\n\t\tenum clock_source_id id,\n\t\tconst struct dce110_clk_src_regs *regs,\n\t\tbool dp_clk_src)\n{\n\tstruct dce110_clk_src *clk_src =\n\t\tkzalloc(sizeof(struct dce110_clk_src), GFP_KERNEL);\n\n\tif (!clk_src)\n\t\treturn NULL;\n\n\tif (dcn3_clk_src_construct(clk_src, ctx, bios, id,\n\t\t\tregs, &cs_shift, &cs_mask)) {\n\t\tclk_src->base.dp_clk_src = dp_clk_src;\n\t\treturn &clk_src->base;\n\t}\n\n\tkfree(clk_src);\n\tBREAK_TO_DEBUGGER();\n\treturn NULL;\n}\n\nint dcn30_populate_dml_pipes_from_context(\n\tstruct dc *dc, struct dc_state *context,\n\tdisplay_e2e_pipe_params_st *pipes,\n\tbool fast_validate)\n{\n\tint i, pipe_cnt;\n\tstruct resource_context *res_ctx = &context->res_ctx;\n\n\tDC_FP_START();\n\tdcn20_populate_dml_pipes_from_context(dc, context, pipes, fast_validate);\n\tDC_FP_END();\n\n\tfor (i = 0, pipe_cnt = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tif (!res_ctx->pipe_ctx[i].stream)\n\t\t\tcontinue;\n\n\t\tpipes[pipe_cnt++].pipe.scale_ratio_depth.lb_depth =\n\t\t\tdm_lb_16;\n\t}\n\n\treturn pipe_cnt;\n}\n\nvoid dcn30_populate_dml_writeback_from_context(\n\tstruct dc *dc, struct resource_context *res_ctx, display_e2e_pipe_params_st *pipes)\n{\n\tDC_FP_START();\n\tdcn30_fpu_populate_dml_writeback_from_context(dc, res_ctx, pipes);\n\tDC_FP_END();\n}\n\nunsigned int dcn30_calc_max_scaled_time(\n\t\tunsigned int time_per_pixel,\n\t\tenum mmhubbub_wbif_mode mode,\n\t\tunsigned int urgent_watermark)\n{\n\tunsigned int time_per_byte = 0;\n\tunsigned int total_free_entry = 0xb40;\n\tunsigned int buf_lh_capability;\n\tunsigned int max_scaled_time;\n\n\tif (mode == PACKED_444)  \n\t\ttime_per_byte = time_per_pixel/4;\n\telse if (mode == PACKED_444_FP16)  \n\t\ttime_per_byte = time_per_pixel/8;\n\n\tif (time_per_byte == 0)\n\t\ttime_per_byte = 1;\n\n\tbuf_lh_capability = (total_free_entry*time_per_byte*32) >> 6;  \n\tmax_scaled_time   = buf_lh_capability - urgent_watermark;\n\treturn max_scaled_time;\n}\n\nvoid dcn30_set_mcif_arb_params(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\tint pipe_cnt)\n{\n\tenum mmhubbub_wbif_mode wbif_mode;\n\tstruct display_mode_lib *dml = &context->bw_ctx.dml;\n\tstruct mcif_arb_params *wb_arb_params;\n\tint i, j, dwb_pipe;\n\n\t \n\tdwb_pipe = 0;\n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\n\t\tif (!context->res_ctx.pipe_ctx[i].stream)\n\t\t\tcontinue;\n\n\t\tfor (j = 0; j < MAX_DWB_PIPES; j++) {\n\t\t\tstruct dc_writeback_info *writeback_info = &context->res_ctx.pipe_ctx[i].stream->writeback_info[j];\n\n\t\t\tif (writeback_info->wb_enabled == false)\n\t\t\t\tcontinue;\n\n\t\t\t\n\t\t\twb_arb_params = &context->bw_ctx.bw.dcn.bw_writeback.mcif_wb_arb[dwb_pipe];\n\n\t\t\tif (writeback_info->dwb_params.cnv_params.fc_out_format == DWB_OUT_FORMAT_64BPP_ARGB ||\n\t\t\t\twriteback_info->dwb_params.cnv_params.fc_out_format == DWB_OUT_FORMAT_64BPP_RGBA)\n\t\t\t\twbif_mode = PACKED_444_FP16;\n\t\t\telse\n\t\t\t\twbif_mode = PACKED_444;\n\n\t\t\tDC_FP_START();\n\t\t\tdcn30_fpu_set_mcif_arb_params(wb_arb_params, dml, pipes, pipe_cnt, j);\n\t\t\tDC_FP_END();\n\t\t\twb_arb_params->time_per_pixel = (1000000 << 6) / context->res_ctx.pipe_ctx[i].stream->phy_pix_clk;  \n\t\t\twb_arb_params->slice_lines = 32;\n\t\t\twb_arb_params->arbitration_slice = 2;  \n\t\t\twb_arb_params->max_scaled_time = dcn30_calc_max_scaled_time(wb_arb_params->time_per_pixel,\n\t\t\t\t\twbif_mode,\n\t\t\t\t\twb_arb_params->cli_watermark[0]);  \n\n\t\t\tdwb_pipe++;\n\n\t\t\tif (dwb_pipe >= MAX_DWB_PIPES)\n\t\t\t\treturn;\n\t\t}\n\t\tif (dwb_pipe >= MAX_DWB_PIPES)\n\t\t\treturn;\n\t}\n\n}\n\nstatic struct dc_cap_funcs cap_funcs = {\n\t.get_dcc_compression_cap = dcn20_get_dcc_compression_cap\n};\n\nbool dcn30_acquire_post_bldn_3dlut(\n\t\tstruct resource_context *res_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tint mpcc_id,\n\t\tstruct dc_3dlut **lut,\n\t\tstruct dc_transfer_func **shaper)\n{\n\tint i;\n\tbool ret = false;\n\tunion dc_3dlut_state *state;\n\n\tASSERT(*lut == NULL && *shaper == NULL);\n\t*lut = NULL;\n\t*shaper = NULL;\n\n\tfor (i = 0; i < pool->res_cap->num_mpc_3dlut; i++) {\n\t\tif (!res_ctx->is_mpc_3dlut_acquired[i]) {\n\t\t\t*lut = pool->mpc_lut[i];\n\t\t\t*shaper = pool->mpc_shaper[i];\n\t\t\tstate = &pool->mpc_lut[i]->state;\n\t\t\tres_ctx->is_mpc_3dlut_acquired[i] = true;\n\t\t\tstate->bits.rmu_idx_valid = 1;\n\t\t\tstate->bits.rmu_mux_num = i;\n\t\t\tif (state->bits.rmu_mux_num == 0)\n\t\t\t\tstate->bits.mpc_rmu0_mux = mpcc_id;\n\t\t\telse if (state->bits.rmu_mux_num == 1)\n\t\t\t\tstate->bits.mpc_rmu1_mux = mpcc_id;\n\t\t\telse if (state->bits.rmu_mux_num == 2)\n\t\t\t\tstate->bits.mpc_rmu2_mux = mpcc_id;\n\t\t\tret = true;\n\t\t\tbreak;\n\t\t}\n\t}\n\treturn ret;\n}\n\nbool dcn30_release_post_bldn_3dlut(\n\t\tstruct resource_context *res_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tstruct dc_3dlut **lut,\n\t\tstruct dc_transfer_func **shaper)\n{\n\tint i;\n\tbool ret = false;\n\n\tfor (i = 0; i < pool->res_cap->num_mpc_3dlut; i++) {\n\t\tif (pool->mpc_lut[i] == *lut && pool->mpc_shaper[i] == *shaper) {\n\t\t\tres_ctx->is_mpc_3dlut_acquired[i] = false;\n\t\t\tpool->mpc_lut[i]->state.raw = 0;\n\t\t\t*lut = NULL;\n\t\t\t*shaper = NULL;\n\t\t\tret = true;\n\t\t\tbreak;\n\t\t}\n\t}\n\treturn ret;\n}\n\nstatic bool is_soc_bounding_box_valid(struct dc *dc)\n{\n\tuint32_t hw_internal_rev = dc->ctx->asic_id.hw_internal_rev;\n\n\tif (ASICREV_IS_SIENNA_CICHLID_P(hw_internal_rev))\n\t\treturn true;\n\n\treturn false;\n}\n\nstatic bool init_soc_bounding_box(struct dc *dc,\n\t\t\t\t  struct dcn30_resource_pool *pool)\n{\n\tstruct _vcs_dpi_soc_bounding_box_st *loaded_bb = &dcn3_0_soc;\n\tstruct _vcs_dpi_ip_params_st *loaded_ip = &dcn3_0_ip;\n\n\tDC_LOGGER_INIT(dc->ctx->logger);\n\n\tif (!is_soc_bounding_box_valid(dc)) {\n\t\tDC_LOG_ERROR(\"%s: not valid soc bounding box\\n\", __func__);\n\t\treturn false;\n\t}\n\n\tloaded_ip->max_num_otg = pool->base.res_cap->num_timing_generator;\n\tloaded_ip->max_num_dpp = pool->base.pipe_count;\n\tloaded_ip->clamp_min_dcfclk = dc->config.clamp_min_dcfclk;\n\tdcn20_patch_bounding_box(dc, loaded_bb);\n\tDC_FP_START();\n\tpatch_dcn30_soc_bounding_box(dc, &dcn3_0_soc);\n\tDC_FP_END();\n\n\treturn true;\n}\n\nstatic bool dcn30_split_stream_for_mpc_or_odm(\n\t\tconst struct dc *dc,\n\t\tstruct resource_context *res_ctx,\n\t\tstruct pipe_ctx *pri_pipe,\n\t\tstruct pipe_ctx *sec_pipe,\n\t\tbool odm)\n{\n\tint pipe_idx = sec_pipe->pipe_idx;\n\tconst struct resource_pool *pool = dc->res_pool;\n\n\t*sec_pipe = *pri_pipe;\n\n\tsec_pipe->pipe_idx = pipe_idx;\n\tsec_pipe->plane_res.mi = pool->mis[pipe_idx];\n\tsec_pipe->plane_res.hubp = pool->hubps[pipe_idx];\n\tsec_pipe->plane_res.ipp = pool->ipps[pipe_idx];\n\tsec_pipe->plane_res.xfm = pool->transforms[pipe_idx];\n\tsec_pipe->plane_res.dpp = pool->dpps[pipe_idx];\n\tsec_pipe->plane_res.mpcc_inst = pool->dpps[pipe_idx]->inst;\n\tsec_pipe->stream_res.dsc = NULL;\n\tif (odm) {\n\t\tif (pri_pipe->next_odm_pipe) {\n\t\t\tASSERT(pri_pipe->next_odm_pipe != sec_pipe);\n\t\t\tsec_pipe->next_odm_pipe = pri_pipe->next_odm_pipe;\n\t\t\tsec_pipe->next_odm_pipe->prev_odm_pipe = sec_pipe;\n\t\t}\n\t\tif (pri_pipe->top_pipe && pri_pipe->top_pipe->next_odm_pipe) {\n\t\t\tpri_pipe->top_pipe->next_odm_pipe->bottom_pipe = sec_pipe;\n\t\t\tsec_pipe->top_pipe = pri_pipe->top_pipe->next_odm_pipe;\n\t\t}\n\t\tif (pri_pipe->bottom_pipe && pri_pipe->bottom_pipe->next_odm_pipe) {\n\t\t\tpri_pipe->bottom_pipe->next_odm_pipe->top_pipe = sec_pipe;\n\t\t\tsec_pipe->bottom_pipe = pri_pipe->bottom_pipe->next_odm_pipe;\n\t\t}\n\t\tpri_pipe->next_odm_pipe = sec_pipe;\n\t\tsec_pipe->prev_odm_pipe = pri_pipe;\n\n\t\tif (!sec_pipe->top_pipe)\n\t\t\tsec_pipe->stream_res.opp = pool->opps[pipe_idx];\n\t\telse\n\t\t\tsec_pipe->stream_res.opp = sec_pipe->top_pipe->stream_res.opp;\n\t\tif (sec_pipe->stream->timing.flags.DSC == 1) {\n\t\t\tdcn20_acquire_dsc(dc, res_ctx, &sec_pipe->stream_res.dsc, pipe_idx);\n\t\t\tASSERT(sec_pipe->stream_res.dsc);\n\t\t\tif (sec_pipe->stream_res.dsc == NULL)\n\t\t\t\treturn false;\n\t\t}\n\t} else {\n\t\tif (pri_pipe->bottom_pipe) {\n\t\t\tASSERT(pri_pipe->bottom_pipe != sec_pipe);\n\t\t\tsec_pipe->bottom_pipe = pri_pipe->bottom_pipe;\n\t\t\tsec_pipe->bottom_pipe->top_pipe = sec_pipe;\n\t\t}\n\t\tpri_pipe->bottom_pipe = sec_pipe;\n\t\tsec_pipe->top_pipe = pri_pipe;\n\n\t\tASSERT(pri_pipe->plane_state);\n\t}\n\n\treturn true;\n}\n\nstatic struct pipe_ctx *dcn30_find_split_pipe(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context,\n\t\tint old_index)\n{\n\tstruct pipe_ctx *pipe = NULL;\n\tint i;\n\n\tif (old_index >= 0 && context->res_ctx.pipe_ctx[old_index].stream == NULL) {\n\t\tpipe = &context->res_ctx.pipe_ctx[old_index];\n\t\tpipe->pipe_idx = old_index;\n\t}\n\n\tif (!pipe)\n\t\tfor (i = dc->res_pool->pipe_count - 1; i >= 0; i--) {\n\t\t\tif (dc->current_state->res_ctx.pipe_ctx[i].top_pipe == NULL\n\t\t\t\t\t&& dc->current_state->res_ctx.pipe_ctx[i].prev_odm_pipe == NULL) {\n\t\t\t\tif (context->res_ctx.pipe_ctx[i].stream == NULL) {\n\t\t\t\t\tpipe = &context->res_ctx.pipe_ctx[i];\n\t\t\t\t\tpipe->pipe_idx = i;\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\n\t \n\tif (!pipe)\n\t\tfor (i = dc->res_pool->pipe_count - 1; i >= 0; i--) {\n\t\t\tif (context->res_ctx.pipe_ctx[i].stream == NULL) {\n\t\t\t\tpipe = &context->res_ctx.pipe_ctx[i];\n\t\t\t\tpipe->pipe_idx = i;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\treturn pipe;\n}\n\nnoinline bool dcn30_internal_validate_bw(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\tint *pipe_cnt_out,\n\t\tint *vlevel_out,\n\t\tbool fast_validate,\n\t\tbool allow_self_refresh_only)\n{\n\tbool out = false;\n\tbool repopulate_pipes = false;\n\tint split[MAX_PIPES] = { 0 };\n\tbool merge[MAX_PIPES] = { false };\n\tbool newly_split[MAX_PIPES] = { false };\n\tint pipe_cnt, i, pipe_idx, vlevel;\n\tstruct vba_vars_st *vba = &context->bw_ctx.dml.vba;\n\n\tASSERT(pipes);\n\tif (!pipes)\n\t\treturn false;\n\n\tcontext->bw_ctx.dml.vba.maxMpcComb = 0;\n\tcontext->bw_ctx.dml.vba.VoltageLevel = 0;\n\tcontext->bw_ctx.dml.vba.DRAMClockChangeSupport[0][0] = dm_dram_clock_change_vactive;\n\tdc->res_pool->funcs->update_soc_for_wm_a(dc, context);\n\tpipe_cnt = dc->res_pool->funcs->populate_dml_pipes(dc, context, pipes, fast_validate);\n\n\tif (!pipe_cnt) {\n\t\tout = true;\n\t\tgoto validate_out;\n\t}\n\n\tdml_log_pipe_params(&context->bw_ctx.dml, pipes, pipe_cnt);\n\n\tif (!fast_validate || !allow_self_refresh_only) {\n\t\t \n\t\tcontext->bw_ctx.dml.soc.allow_dram_self_refresh_or_dram_clock_change_in_vblank =\n\t\t\tdm_allow_self_refresh_and_mclk_switch;\n\t\tvlevel = dml_get_voltage_level(&context->bw_ctx.dml, pipes, pipe_cnt);\n\t\t \n\t\tif (vlevel < context->bw_ctx.dml.soc.num_states)\n\t\t\tvlevel = dcn20_validate_apply_pipe_split_flags(dc, context, vlevel, split, merge);\n\t}\n\tif (allow_self_refresh_only &&\n\t    (fast_validate || vlevel == context->bw_ctx.dml.soc.num_states ||\n\t\t\tvba->DRAMClockChangeSupport[vlevel][vba->maxMpcComb] == dm_dram_clock_change_unsupported)) {\n\t\t \n\t\tcontext->bw_ctx.dml.soc.allow_dram_self_refresh_or_dram_clock_change_in_vblank =\n\t\t\tdm_allow_self_refresh;\n\n\t\tvlevel = dml_get_voltage_level(&context->bw_ctx.dml, pipes, pipe_cnt);\n\t\tif (vlevel < context->bw_ctx.dml.soc.num_states) {\n\t\t\tmemset(split, 0, sizeof(split));\n\t\t\tmemset(merge, 0, sizeof(merge));\n\t\t\tvlevel = dcn20_validate_apply_pipe_split_flags(dc, context, vlevel, split, merge);\n\t\t}\n\t}\n\n\tdml_log_mode_support_params(&context->bw_ctx.dml);\n\n\tif (vlevel == context->bw_ctx.dml.soc.num_states)\n\t\tgoto validate_fail;\n\n\tif (!dc->config.enable_windowed_mpo_odm) {\n\t\tfor (i = 0, pipe_idx = 0; i < dc->res_pool->pipe_count; i++) {\n\t\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\t\t\tstruct pipe_ctx *mpo_pipe = pipe->bottom_pipe;\n\n\t\t\tif (!pipe->stream)\n\t\t\t\tcontinue;\n\n\t\t\t \n\t\t\tif (vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled\n\t\t\t\t\t&& pipe->plane_state && mpo_pipe\n\t\t\t\t\t&& memcmp(&mpo_pipe->plane_state->clip_rect,\n\t\t\t\t\t\t\t&pipe->stream->src,\n\t\t\t\t\t\t\tsizeof(struct rect)) != 0) {\n\t\t\t\tASSERT(mpo_pipe->plane_state != pipe->plane_state);\n\t\t\t\tgoto validate_fail;\n\t\t\t}\n\t\t\tpipe_idx++;\n\t\t}\n\t}\n\n\t \n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\n\t\t \n\t\tif (!merge[i])\n\t\t\tcontinue;\n\n\t\t \n\t\tif (pipe->prev_odm_pipe) {\n\t\t\t \n\t\t\tpipe->prev_odm_pipe->next_odm_pipe = pipe->next_odm_pipe;\n\t\t\tif (pipe->next_odm_pipe)\n\t\t\t\tpipe->next_odm_pipe->prev_odm_pipe = pipe->prev_odm_pipe;\n\n\t\t\tpipe->bottom_pipe = NULL;\n\t\t\tpipe->next_odm_pipe = NULL;\n\t\t\tpipe->plane_state = NULL;\n\t\t\tpipe->stream = NULL;\n\t\t\tpipe->top_pipe = NULL;\n\t\t\tpipe->prev_odm_pipe = NULL;\n\t\t\tif (pipe->stream_res.dsc)\n\t\t\t\tdcn20_release_dsc(&context->res_ctx, dc->res_pool, &pipe->stream_res.dsc);\n\t\t\tmemset(&pipe->plane_res, 0, sizeof(pipe->plane_res));\n\t\t\tmemset(&pipe->stream_res, 0, sizeof(pipe->stream_res));\n\t\t\trepopulate_pipes = true;\n\t\t} else if (pipe->top_pipe && pipe->top_pipe->plane_state == pipe->plane_state) {\n\t\t\tstruct pipe_ctx *top_pipe = pipe->top_pipe;\n\t\t\tstruct pipe_ctx *bottom_pipe = pipe->bottom_pipe;\n\n\t\t\ttop_pipe->bottom_pipe = bottom_pipe;\n\t\t\tif (bottom_pipe)\n\t\t\t\tbottom_pipe->top_pipe = top_pipe;\n\n\t\t\tpipe->top_pipe = NULL;\n\t\t\tpipe->bottom_pipe = NULL;\n\t\t\tpipe->plane_state = NULL;\n\t\t\tpipe->stream = NULL;\n\t\t\tmemset(&pipe->plane_res, 0, sizeof(pipe->plane_res));\n\t\t\tmemset(&pipe->stream_res, 0, sizeof(pipe->stream_res));\n\t\t\trepopulate_pipes = true;\n\t\t} else\n\t\t\tASSERT(0);  \n\n\t}\n\n\tfor (i = 0, pipe_idx = -1; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\t\tstruct pipe_ctx *old_pipe = &dc->current_state->res_ctx.pipe_ctx[i];\n\t\tstruct pipe_ctx *hsplit_pipe = NULL;\n\t\tbool odm;\n\t\tint old_index = -1;\n\n\t\tif (!pipe->stream || newly_split[i])\n\t\t\tcontinue;\n\n\t\tpipe_idx++;\n\t\todm = vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled;\n\n\t\tif (!pipe->plane_state && !odm)\n\t\t\tcontinue;\n\n\t\tif (split[i]) {\n\t\t\tif (odm) {\n\t\t\t\tif (split[i] == 4 && old_pipe->next_odm_pipe && old_pipe->next_odm_pipe->next_odm_pipe)\n\t\t\t\t\told_index = old_pipe->next_odm_pipe->next_odm_pipe->pipe_idx;\n\t\t\t\telse if (old_pipe->next_odm_pipe)\n\t\t\t\t\told_index = old_pipe->next_odm_pipe->pipe_idx;\n\t\t\t} else {\n\t\t\t\tif (split[i] == 4 && old_pipe->bottom_pipe && old_pipe->bottom_pipe->bottom_pipe &&\n\t\t\t\t\t\told_pipe->bottom_pipe->bottom_pipe->plane_state == old_pipe->plane_state)\n\t\t\t\t\told_index = old_pipe->bottom_pipe->bottom_pipe->pipe_idx;\n\t\t\t\telse if (old_pipe->bottom_pipe &&\n\t\t\t\t\t\told_pipe->bottom_pipe->plane_state == old_pipe->plane_state)\n\t\t\t\t\told_index = old_pipe->bottom_pipe->pipe_idx;\n\t\t\t}\n\t\t\thsplit_pipe = dcn30_find_split_pipe(dc, context, old_index);\n\t\t\tASSERT(hsplit_pipe);\n\t\t\tif (!hsplit_pipe)\n\t\t\t\tgoto validate_fail;\n\n\t\t\tif (!dcn30_split_stream_for_mpc_or_odm(\n\t\t\t\t\tdc, &context->res_ctx,\n\t\t\t\t\tpipe, hsplit_pipe, odm))\n\t\t\t\tgoto validate_fail;\n\n\t\t\tnewly_split[hsplit_pipe->pipe_idx] = true;\n\t\t\trepopulate_pipes = true;\n\t\t}\n\t\tif (split[i] == 4) {\n\t\t\tstruct pipe_ctx *pipe_4to1;\n\n\t\t\tif (odm && old_pipe->next_odm_pipe)\n\t\t\t\told_index = old_pipe->next_odm_pipe->pipe_idx;\n\t\t\telse if (!odm && old_pipe->bottom_pipe &&\n\t\t\t\t\t\told_pipe->bottom_pipe->plane_state == old_pipe->plane_state)\n\t\t\t\told_index = old_pipe->bottom_pipe->pipe_idx;\n\t\t\telse\n\t\t\t\told_index = -1;\n\t\t\tpipe_4to1 = dcn30_find_split_pipe(dc, context, old_index);\n\t\t\tASSERT(pipe_4to1);\n\t\t\tif (!pipe_4to1)\n\t\t\t\tgoto validate_fail;\n\t\t\tif (!dcn30_split_stream_for_mpc_or_odm(\n\t\t\t\t\tdc, &context->res_ctx,\n\t\t\t\t\tpipe, pipe_4to1, odm))\n\t\t\t\tgoto validate_fail;\n\t\t\tnewly_split[pipe_4to1->pipe_idx] = true;\n\n\t\t\tif (odm && old_pipe->next_odm_pipe && old_pipe->next_odm_pipe->next_odm_pipe\n\t\t\t\t\t&& old_pipe->next_odm_pipe->next_odm_pipe->next_odm_pipe)\n\t\t\t\told_index = old_pipe->next_odm_pipe->next_odm_pipe->next_odm_pipe->pipe_idx;\n\t\t\telse if (!odm && old_pipe->bottom_pipe && old_pipe->bottom_pipe->bottom_pipe &&\n\t\t\t\t\told_pipe->bottom_pipe->bottom_pipe->bottom_pipe &&\n\t\t\t\t\told_pipe->bottom_pipe->bottom_pipe->bottom_pipe->plane_state == old_pipe->plane_state)\n\t\t\t\told_index = old_pipe->bottom_pipe->bottom_pipe->bottom_pipe->pipe_idx;\n\t\t\telse\n\t\t\t\told_index = -1;\n\t\t\tpipe_4to1 = dcn30_find_split_pipe(dc, context, old_index);\n\t\t\tASSERT(pipe_4to1);\n\t\t\tif (!pipe_4to1)\n\t\t\t\tgoto validate_fail;\n\t\t\tif (!dcn30_split_stream_for_mpc_or_odm(\n\t\t\t\t\tdc, &context->res_ctx,\n\t\t\t\t\thsplit_pipe, pipe_4to1, odm))\n\t\t\t\tgoto validate_fail;\n\t\t\tnewly_split[pipe_4to1->pipe_idx] = true;\n\t\t}\n\t\tif (odm)\n\t\t\tdcn20_build_mapped_resource(dc, context, pipe->stream);\n\t}\n\n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\n\t\tif (pipe->plane_state) {\n\t\t\tif (!resource_build_scaling_params(pipe))\n\t\t\t\tgoto validate_fail;\n\t\t}\n\t}\n\n\t \n\tif (!dcn20_validate_dsc(dc, context)) {\n\t\tvba->ValidationStatus[vba->soc.num_states] = DML_FAIL_DSC_VALIDATION_FAILURE;\n\t\tgoto validate_fail;\n\t}\n\n\tif (repopulate_pipes)\n\t\tpipe_cnt = dc->res_pool->funcs->populate_dml_pipes(dc, context, pipes, fast_validate);\n\tcontext->bw_ctx.dml.vba.VoltageLevel = vlevel;\n\t*vlevel_out = vlevel;\n\t*pipe_cnt_out = pipe_cnt;\n\n\tout = true;\n\tgoto validate_out;\n\nvalidate_fail:\n\tout = false;\n\nvalidate_out:\n\treturn out;\n}\n\nstatic int get_refresh_rate(struct dc_state *context)\n{\n\tint refresh_rate = 0;\n\tint h_v_total = 0;\n\tstruct dc_crtc_timing *timing = NULL;\n\n\tif (context == NULL || context->streams[0] == NULL)\n\t\treturn 0;\n\n\t \n\ttiming = &context->streams[0]->timing;\n\tif (timing == NULL)\n\t\treturn 0;\n\n\th_v_total = timing->h_total * timing->v_total;\n\tif (h_v_total == 0)\n\t\treturn 0;\n\n\trefresh_rate = ((timing->pix_clk_100hz * 100) / (h_v_total)) + 1;\n\treturn refresh_rate;\n}\n\n#define MAX_STRETCHED_V_BLANK 500 \n \n#define V_SCALE (10000 / MAX_STRETCHED_V_BLANK)\n\nstatic int get_frame_rate_at_max_stretch_100hz(struct dc_state *context)\n{\n\tstruct dc_crtc_timing *timing = NULL;\n\tuint32_t sec_per_100_lines;\n\tuint32_t max_v_blank;\n\tuint32_t curr_v_blank;\n\tuint32_t v_stretch_max;\n\tuint32_t stretched_frame_pix_cnt;\n\tuint32_t scaled_stretched_frame_pix_cnt;\n\tuint32_t scaled_refresh_rate;\n\n\tif (context == NULL || context->streams[0] == NULL)\n\t\treturn 0;\n\n\t \n\ttiming = &context->streams[0]->timing;\n\tif (timing == NULL)\n\t\treturn 0;\n\n\tsec_per_100_lines = timing->pix_clk_100hz / timing->h_total + 1;\n\tmax_v_blank = sec_per_100_lines / V_SCALE + 1;\n\tcurr_v_blank = timing->v_total - timing->v_addressable;\n\tv_stretch_max = (max_v_blank > curr_v_blank) ? (max_v_blank - curr_v_blank) : (0);\n\tstretched_frame_pix_cnt = (v_stretch_max + timing->v_total) * timing->h_total;\n\tscaled_stretched_frame_pix_cnt = stretched_frame_pix_cnt / 10000;\n\tscaled_refresh_rate = (timing->pix_clk_100hz) / scaled_stretched_frame_pix_cnt + 1;\n\n\treturn scaled_refresh_rate;\n}\n\nstatic bool is_refresh_rate_support_mclk_switch_using_fw_based_vblank_stretch(struct dc_state *context)\n{\n\tint refresh_rate_max_stretch_100hz;\n\tint min_refresh_100hz;\n\n\tif (context == NULL || context->streams[0] == NULL)\n\t\treturn false;\n\n\trefresh_rate_max_stretch_100hz = get_frame_rate_at_max_stretch_100hz(context);\n\tmin_refresh_100hz = context->streams[0]->timing.min_refresh_in_uhz / 10000;\n\n\tif (refresh_rate_max_stretch_100hz < min_refresh_100hz)\n\t\treturn false;\n\n\treturn true;\n}\n\nbool dcn30_can_support_mclk_switch_using_fw_based_vblank_stretch(struct dc *dc, struct dc_state *context)\n{\n\tint refresh_rate = 0;\n\tconst int minimum_refreshrate_supported = 120;\n\n\tif (context == NULL || context->streams[0] == NULL)\n\t\treturn false;\n\n\tif (context->streams[0]->sink->edid_caps.panel_patch.disable_fams)\n\t\treturn false;\n\n\tif (dc->debug.disable_fams)\n\t\treturn false;\n\n\tif (!dc->caps.dmub_caps.mclk_sw)\n\t\treturn false;\n\n\tif (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching_shut_down)\n\t\treturn false;\n\n\t \n\tif (context->stream_count != 1)\n\t\treturn false;\n\n\trefresh_rate = get_refresh_rate(context);\n\tif (refresh_rate < minimum_refreshrate_supported)\n\t\treturn false;\n\n\tif (!is_refresh_rate_support_mclk_switch_using_fw_based_vblank_stretch(context))\n\t\treturn false;\n\n\tif (!context->streams[0]->allow_freesync)\n\t\treturn false;\n\n\tif (context->streams[0]->vrr_active_variable && dc->debug.disable_fams_gaming)\n\t\treturn false;\n\n\tcontext->streams[0]->fpo_in_use = true;\n\n\treturn true;\n}\n\n \nvoid dcn30_setup_mclk_switch_using_fw_based_vblank_stretch(struct dc *dc, struct dc_state *context)\n{\n\tASSERT(dc != NULL && context != NULL);\n\tif (dc == NULL || context == NULL)\n\t\treturn;\n\n\t \n\tcontext->bw_ctx.bw.dcn.watermarks.a.cstate_pstate.pstate_change_ns = 4U * 1000U * 1000U * 1000U;\n}\n\nvoid dcn30_update_soc_for_wm_a(struct dc *dc, struct dc_state *context)\n{\n\tDC_FP_START();\n\tdcn30_fpu_update_soc_for_wm_a(dc, context);\n\tDC_FP_END();\n}\n\nvoid dcn30_calculate_wm_and_dlg(\n\t\tstruct dc *dc, struct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\tint pipe_cnt,\n\t\tint vlevel)\n{\n\tDC_FP_START();\n\tdcn30_fpu_calculate_wm_and_dlg(dc, context, pipes, pipe_cnt, vlevel);\n\tDC_FP_END();\n}\n\nbool dcn30_validate_bandwidth(struct dc *dc,\n\t\tstruct dc_state *context,\n\t\tbool fast_validate)\n{\n\tbool out = false;\n\n\tBW_VAL_TRACE_SETUP();\n\n\tint vlevel = 0;\n\tint pipe_cnt = 0;\n\tdisplay_e2e_pipe_params_st *pipes = kzalloc(dc->res_pool->pipe_count * sizeof(display_e2e_pipe_params_st), GFP_KERNEL);\n\tDC_LOGGER_INIT(dc->ctx->logger);\n\n\tBW_VAL_TRACE_COUNT();\n\n\tDC_FP_START();\n\tout = dcn30_internal_validate_bw(dc, context, pipes, &pipe_cnt, &vlevel, fast_validate, true);\n\tDC_FP_END();\n\n\tif (pipe_cnt == 0)\n\t\tgoto validate_out;\n\n\tif (!out)\n\t\tgoto validate_fail;\n\n\tBW_VAL_TRACE_END_VOLTAGE_LEVEL();\n\n\tif (fast_validate) {\n\t\tBW_VAL_TRACE_SKIP(fast);\n\t\tgoto validate_out;\n\t}\n\n\tDC_FP_START();\n\tif (dc->res_pool->funcs->calculate_wm_and_dlg)\n\t\tdc->res_pool->funcs->calculate_wm_and_dlg(dc, context, pipes, pipe_cnt, vlevel);\n\tDC_FP_END();\n\n\tBW_VAL_TRACE_END_WATERMARKS();\n\n\tgoto validate_out;\n\nvalidate_fail:\n\tDC_LOG_WARNING(\"Mode Validation Warning: %s failed validation.\\n\",\n\t\tdml_get_status_message(context->bw_ctx.dml.vba.ValidationStatus[context->bw_ctx.dml.vba.soc.num_states]));\n\n\tBW_VAL_TRACE_SKIP(fail);\n\tout = false;\n\nvalidate_out:\n\tkfree(pipes);\n\n\tBW_VAL_TRACE_FINISH();\n\n\treturn out;\n}\n\nvoid dcn30_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params)\n{\n\tunsigned int i, j;\n\tunsigned int num_states = 0;\n\n\tunsigned int dcfclk_mhz[DC__VOLTAGE_STATES] = {0};\n\tunsigned int dram_speed_mts[DC__VOLTAGE_STATES] = {0};\n\tunsigned int optimal_uclk_for_dcfclk_sta_targets[DC__VOLTAGE_STATES] = {0};\n\tunsigned int optimal_dcfclk_for_uclk[DC__VOLTAGE_STATES] = {0};\n\n\tunsigned int dcfclk_sta_targets[DC__VOLTAGE_STATES] = {694, 875, 1000, 1200};\n\tunsigned int num_dcfclk_sta_targets = 4;\n\tunsigned int num_uclk_states;\n\n\tstruct dc_bounding_box_max_clk dcn30_bb_max_clk;\n\n\tmemset(&dcn30_bb_max_clk, 0, sizeof(dcn30_bb_max_clk));\n\n\tif (dc->ctx->dc_bios->vram_info.num_chans)\n\t\tdcn3_0_soc.num_chans = dc->ctx->dc_bios->vram_info.num_chans;\n\n\tDC_FP_START();\n\tdcn30_fpu_update_dram_channel_width_bytes(dc);\n\tDC_FP_END();\n\n\tif (bw_params->clk_table.entries[0].memclk_mhz) {\n\n\t\tfor (i = 0; i < MAX_NUM_DPM_LVL; i++) {\n\t\t\tif (bw_params->clk_table.entries[i].dcfclk_mhz > dcn30_bb_max_clk.max_dcfclk_mhz)\n\t\t\t\tdcn30_bb_max_clk.max_dcfclk_mhz = bw_params->clk_table.entries[i].dcfclk_mhz;\n\t\t\tif (bw_params->clk_table.entries[i].dispclk_mhz > dcn30_bb_max_clk.max_dispclk_mhz)\n\t\t\t\tdcn30_bb_max_clk.max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz;\n\t\t\tif (bw_params->clk_table.entries[i].dppclk_mhz > dcn30_bb_max_clk.max_dppclk_mhz)\n\t\t\t\tdcn30_bb_max_clk.max_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz;\n\t\t\tif (bw_params->clk_table.entries[i].phyclk_mhz > dcn30_bb_max_clk.max_phyclk_mhz)\n\t\t\t\tdcn30_bb_max_clk.max_phyclk_mhz = bw_params->clk_table.entries[i].phyclk_mhz;\n\t\t}\n\n\t\tDC_FP_START();\n\t\tdcn30_fpu_update_max_clk(&dcn30_bb_max_clk);\n\t\tDC_FP_END();\n\n\t\tif (dcn30_bb_max_clk.max_dcfclk_mhz > dcfclk_sta_targets[num_dcfclk_sta_targets-1]) {\n\t\t\t\n\t\t\tdcfclk_sta_targets[num_dcfclk_sta_targets] = dcn30_bb_max_clk.max_dcfclk_mhz;\n\t\t\tnum_dcfclk_sta_targets++;\n\t\t} else if (dcn30_bb_max_clk.max_dcfclk_mhz < dcfclk_sta_targets[num_dcfclk_sta_targets-1]) {\n\t\t\t\n\t\t\tfor (i = 0; i < num_dcfclk_sta_targets; i++) {\n\t\t\t\tif (dcfclk_sta_targets[i] > dcn30_bb_max_clk.max_dcfclk_mhz) {\n\t\t\t\t\tdcfclk_sta_targets[i] = dcn30_bb_max_clk.max_dcfclk_mhz;\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t\t\n\t\t\tnum_dcfclk_sta_targets = i + 1;\n\t\t}\n\n\t\tnum_uclk_states = bw_params->clk_table.num_entries;\n\n\t\t\n\t\tfor (i = 0; i < num_uclk_states; i++) {\n\t\t\tDC_FP_START();\n\t\t\tdcn30_fpu_get_optimal_dcfclk_fclk_for_uclk(bw_params->clk_table.entries[i].memclk_mhz * 16,\n\t\t\t\t\t&optimal_dcfclk_for_uclk[i], NULL);\n\t\t\tDC_FP_END();\n\t\t\tif (optimal_dcfclk_for_uclk[i] < bw_params->clk_table.entries[0].dcfclk_mhz) {\n\t\t\t\toptimal_dcfclk_for_uclk[i] = bw_params->clk_table.entries[0].dcfclk_mhz;\n\t\t\t}\n\t\t}\n\n\t\t\n\t\tfor (i = 0; i < num_dcfclk_sta_targets; i++) {\n\t\t\tfor (j = 0; j < num_uclk_states; j++) {\n\t\t\t\tif (dcfclk_sta_targets[i] < optimal_dcfclk_for_uclk[j]) {\n\t\t\t\t\toptimal_uclk_for_dcfclk_sta_targets[i] =\n\t\t\t\t\t\t\tbw_params->clk_table.entries[j].memclk_mhz * 16;\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\n\t\ti = 0;\n\t\tj = 0;\n\t\t\n\t\twhile (i < num_dcfclk_sta_targets && j < num_uclk_states && num_states < DC__VOLTAGE_STATES) {\n\t\t\tif (dcfclk_sta_targets[i] < optimal_dcfclk_for_uclk[j] && i < num_dcfclk_sta_targets) {\n\t\t\t\tdcfclk_mhz[num_states] = dcfclk_sta_targets[i];\n\t\t\t\tdram_speed_mts[num_states++] = optimal_uclk_for_dcfclk_sta_targets[i++];\n\t\t\t} else {\n\t\t\t\tif (j < num_uclk_states && optimal_dcfclk_for_uclk[j] <= dcn30_bb_max_clk.max_dcfclk_mhz) {\n\t\t\t\t\tdcfclk_mhz[num_states] = optimal_dcfclk_for_uclk[j];\n\t\t\t\t\tdram_speed_mts[num_states++] = bw_params->clk_table.entries[j++].memclk_mhz * 16;\n\t\t\t\t} else {\n\t\t\t\t\tj = num_uclk_states;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\n\t\twhile (i < num_dcfclk_sta_targets && num_states < DC__VOLTAGE_STATES) {\n\t\t\tdcfclk_mhz[num_states] = dcfclk_sta_targets[i];\n\t\t\tdram_speed_mts[num_states++] = optimal_uclk_for_dcfclk_sta_targets[i++];\n\t\t}\n\n\t\twhile (j < num_uclk_states && num_states < DC__VOLTAGE_STATES &&\n\t\t\t\toptimal_dcfclk_for_uclk[j] <= dcn30_bb_max_clk.max_dcfclk_mhz) {\n\t\t\tdcfclk_mhz[num_states] = optimal_dcfclk_for_uclk[j];\n\t\t\tdram_speed_mts[num_states++] = bw_params->clk_table.entries[j++].memclk_mhz * 16;\n\t\t}\n\n\t\tdcn3_0_soc.num_states = num_states;\n\t\tDC_FP_START();\n\t\tdcn30_fpu_update_bw_bounding_box(dc, bw_params, &dcn30_bb_max_clk, dcfclk_mhz, dram_speed_mts);\n\t\tDC_FP_END();\n\t}\n}\n\nstatic void dcn30_get_panel_config_defaults(struct dc_panel_config *panel_config)\n{\n\t*panel_config = panel_config_defaults;\n}\n\nstatic const struct resource_funcs dcn30_res_pool_funcs = {\n\t.destroy = dcn30_destroy_resource_pool,\n\t.link_enc_create = dcn30_link_encoder_create,\n\t.panel_cntl_create = dcn30_panel_cntl_create,\n\t.validate_bandwidth = dcn30_validate_bandwidth,\n\t.calculate_wm_and_dlg = dcn30_calculate_wm_and_dlg,\n\t.update_soc_for_wm_a = dcn30_update_soc_for_wm_a,\n\t.populate_dml_pipes = dcn30_populate_dml_pipes_from_context,\n\t.acquire_free_pipe_as_secondary_dpp_pipe = dcn20_acquire_free_pipe_for_layer,\n\t.add_stream_to_ctx = dcn30_add_stream_to_ctx,\n\t.add_dsc_to_stream_resource = dcn20_add_dsc_to_stream_resource,\n\t.remove_stream_from_ctx = dcn20_remove_stream_from_ctx,\n\t.populate_dml_writeback_from_context = dcn30_populate_dml_writeback_from_context,\n\t.set_mcif_arb_params = dcn30_set_mcif_arb_params,\n\t.find_first_free_match_stream_enc_for_link = dcn10_find_first_free_match_stream_enc_for_link,\n\t.acquire_post_bldn_3dlut = dcn30_acquire_post_bldn_3dlut,\n\t.release_post_bldn_3dlut = dcn30_release_post_bldn_3dlut,\n\t.update_bw_bounding_box = dcn30_update_bw_bounding_box,\n\t.patch_unknown_plane_state = dcn20_patch_unknown_plane_state,\n\t.get_panel_config_defaults = dcn30_get_panel_config_defaults,\n};\n\n#define CTX ctx\n\n#define REG(reg_name) \\\n\t(DCN_BASE.instance[0].segment[mm ## reg_name ## _BASE_IDX] + mm ## reg_name)\n\nstatic uint32_t read_pipe_fuses(struct dc_context *ctx)\n{\n\tuint32_t value = REG_READ(CC_DC_PIPE_DIS);\n\t \n\tvalue = value & 0x3f;\n\treturn value;\n}\n\nstatic bool dcn30_resource_construct(\n\tuint8_t num_virtual_links,\n\tstruct dc *dc,\n\tstruct dcn30_resource_pool *pool)\n{\n\tint i;\n\tstruct dc_context *ctx = dc->ctx;\n\tstruct irq_service_init_data init_data;\n\tstruct ddc_service_init_data ddc_init_data = {0};\n\tuint32_t pipe_fuses = read_pipe_fuses(ctx);\n\tuint32_t num_pipes = 0;\n\n\tif (!(pipe_fuses == 0 || pipe_fuses == 0x3e)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: Unexpected fuse recipe for navi2x !\\n\");\n\t\t \n\t\tpipe_fuses = 0x3e;\n\t}\n\n\tDC_FP_START();\n\n\tctx->dc_bios->regs = &bios_regs;\n\n\tpool->base.res_cap = &res_cap_dcn3;\n\n\tpool->base.funcs = &dcn30_res_pool_funcs;\n\n\t \n\tpool->base.underlay_pipe_index = NO_UNDERLAY_PIPE;\n\tpool->base.pipe_count = pool->base.res_cap->num_timing_generator;\n\tpool->base.mpcc_count = pool->base.res_cap->num_timing_generator;\n\tdc->caps.max_downscale_ratio = 600;\n\tdc->caps.i2c_speed_in_khz = 100;\n\tdc->caps.i2c_speed_in_khz_hdcp = 100;  \n\tdc->caps.max_cursor_size = 256;\n\tdc->caps.min_horizontal_blanking_period = 80;\n\tdc->caps.dmdata_alloc_size = 2048;\n\tdc->caps.mall_size_per_mem_channel = 8;\n\t \n\tdc->caps.mall_size_total = dc->caps.mall_size_per_mem_channel * dc->ctx->dc_bios->vram_info.num_chans * 1048576;\n\tdc->caps.cursor_cache_size = dc->caps.max_cursor_size * dc->caps.max_cursor_size * 8;\n\n\tdc->caps.max_slave_planes = 2;\n\tdc->caps.max_slave_yuv_planes = 2;\n\tdc->caps.max_slave_rgb_planes = 2;\n\tdc->caps.post_blend_color_processing = true;\n\tdc->caps.force_dp_tps4_for_cp2520 = true;\n\tdc->caps.extended_aux_timeout_support = true;\n\tdc->caps.dmcub_support = true;\n\n\t \n\tdc->caps.color.dpp.dcn_arch = 1;\n\tdc->caps.color.dpp.input_lut_shared = 0;\n\tdc->caps.color.dpp.icsc = 1;\n\tdc->caps.color.dpp.dgam_ram = 0; \n\tdc->caps.color.dpp.dgam_rom_caps.srgb = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.bt2020 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.gamma2_2 = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.pq = 1;\n\tdc->caps.color.dpp.dgam_rom_caps.hlg = 1;\n\tdc->caps.color.dpp.post_csc = 1;\n\tdc->caps.color.dpp.gamma_corr = 1;\n\tdc->caps.color.dpp.dgam_rom_for_yuv = 0;\n\n\tdc->caps.color.dpp.hw_3d_lut = 1;\n\tdc->caps.color.dpp.ogam_ram = 1;\n\t\n\tdc->caps.color.dpp.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.pq = 0;\n\tdc->caps.color.dpp.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.dpp.ocsc = 0;\n\n\tdc->caps.color.mpc.gamut_remap = 1;\n\tdc->caps.color.mpc.num_3dluts = pool->base.res_cap->num_mpc_3dlut; \n\tdc->caps.color.mpc.ogam_ram = 1;\n\tdc->caps.color.mpc.ogam_rom_caps.srgb = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.bt2020 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.gamma2_2 = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.pq = 0;\n\tdc->caps.color.mpc.ogam_rom_caps.hlg = 0;\n\tdc->caps.color.mpc.ocsc = 1;\n\n\tdc->caps.dp_hdmi21_pcon_support = true;\n\tdc->caps.max_v_total = (1 << 15) - 1;\n\n\t \n\t{\n\t\tif (ctx->dc_bios->funcs->get_lttpr_caps) {\n\t\t\tenum bp_result bp_query_result;\n\t\t\tuint8_t is_vbios_lttpr_enable = 0;\n\n\t\t\tbp_query_result = ctx->dc_bios->funcs->get_lttpr_caps(ctx->dc_bios, &is_vbios_lttpr_enable);\n\t\t\tdc->caps.vbios_lttpr_enable = (bp_query_result == BP_RESULT_OK) && !!is_vbios_lttpr_enable;\n\t\t}\n\n\t\tif (ctx->dc_bios->funcs->get_lttpr_interop) {\n\t\t\tenum bp_result bp_query_result;\n\t\t\tuint8_t is_vbios_interop_enabled = 0;\n\n\t\t\tbp_query_result = ctx->dc_bios->funcs->get_lttpr_interop(ctx->dc_bios,\n\t\t\t\t\t&is_vbios_interop_enabled);\n\t\t\tdc->caps.vbios_lttpr_aware = (bp_query_result == BP_RESULT_OK) && !!is_vbios_interop_enabled;\n\t\t}\n\t}\n\n\tif (dc->ctx->dce_environment == DCE_ENV_PRODUCTION_DRV)\n\t\tdc->debug = debug_defaults_drv;\n\n\t\n\tif (dc->vm_helper)\n\t\tvm_helper_init(dc->vm_helper, 16);\n\n\t \n\n\t \n\tpool->base.clock_sources[DCN30_CLK_SRC_PLL0] =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL0,\n\t\t\t\t&clk_src_regs[0], false);\n\tpool->base.clock_sources[DCN30_CLK_SRC_PLL1] =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL1,\n\t\t\t\t&clk_src_regs[1], false);\n\tpool->base.clock_sources[DCN30_CLK_SRC_PLL2] =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL2,\n\t\t\t\t&clk_src_regs[2], false);\n\tpool->base.clock_sources[DCN30_CLK_SRC_PLL3] =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL3,\n\t\t\t\t&clk_src_regs[3], false);\n\tpool->base.clock_sources[DCN30_CLK_SRC_PLL4] =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL4,\n\t\t\t\t&clk_src_regs[4], false);\n\tpool->base.clock_sources[DCN30_CLK_SRC_PLL5] =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_COMBO_PHY_PLL5,\n\t\t\t\t&clk_src_regs[5], false);\n\n\tpool->base.clk_src_count = DCN30_CLK_SRC_TOTAL;\n\n\t \n\tpool->base.dp_clock_source =\n\t\t\tdcn30_clock_source_create(ctx, ctx->dc_bios,\n\t\t\t\tCLOCK_SOURCE_ID_DP_DTO,\n\t\t\t\t&clk_src_regs[0], true);\n\n\tfor (i = 0; i < pool->base.clk_src_count; i++) {\n\t\tif (pool->base.clock_sources[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create clock sources!\\n\");\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\t \n\tpool->base.dccg = dccg30_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask);\n\tif (pool->base.dccg == NULL) {\n\t\tdm_error(\"DC: failed to create dccg!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\t \n\tinit_soc_bounding_box(dc, pool);\n\n\tnum_pipes = dcn3_0_ip.max_num_dpp;\n\n\tfor (i = 0; i < dcn3_0_ip.max_num_dpp; i++)\n\t\tif (pipe_fuses & 1 << i)\n\t\t\tnum_pipes--;\n\n\tdcn3_0_ip.max_num_dpp = num_pipes;\n\tdcn3_0_ip.max_num_otg = num_pipes;\n\n\tdml_init_instance(&dc->dml, &dcn3_0_soc, &dcn3_0_ip, DML_PROJECT_DCN30);\n\n\t \n\tinit_data.ctx = dc->ctx;\n\tpool->base.irqs = dal_irq_service_dcn30_create(&init_data);\n\tif (!pool->base.irqs)\n\t\tgoto create_fail;\n\n\t \n\tpool->base.hubbub = dcn30_hubbub_create(ctx);\n\tif (pool->base.hubbub == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create hubbub!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->base.pipe_count; i++) {\n\t\tpool->base.hubps[i] = dcn30_hubp_create(ctx, i);\n\t\tif (pool->base.hubps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create hubps!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\n\t\tpool->base.dpps[i] = dcn30_dpp_create(ctx, i);\n\t\tif (pool->base.dpps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create dpps!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_opp; i++) {\n\t\tpool->base.opps[i] = dcn30_opp_create(ctx, i);\n\t\tif (pool->base.opps[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC: failed to create output pixel processor!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tpool->base.timing_generators[i] = dcn30_timing_generator_create(\n\t\t\t\tctx, i);\n\t\tif (pool->base.timing_generators[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create tg!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\tpool->base.timing_generator_count = i;\n\t \n\tpool->base.psr = dmub_psr_create(ctx);\n\n\tif (pool->base.psr == NULL) {\n\t\tdm_error(\"DC: failed to create PSR obj!\\n\");\n\t\tBREAK_TO_DEBUGGER();\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->base.res_cap->num_timing_generator; i++) {\n\t\tpool->base.multiple_abms[i] = dmub_abm_create(ctx,\n\t\t\t\t&abm_regs[i],\n\t\t\t\t&abm_shift,\n\t\t\t\t&abm_mask);\n\t\tif (pool->base.multiple_abms[i] == NULL) {\n\t\t\tdm_error(\"DC: failed to create abm for pipe %d!\\n\", i);\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\t \n\tpool->base.mpc = dcn30_mpc_create(ctx, pool->base.mpcc_count, pool->base.res_cap->num_mpc_3dlut);\n\tif (pool->base.mpc == NULL) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mpc!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tfor (i = 0; i < pool->base.res_cap->num_dsc; i++) {\n\t\tpool->base.dscs[i] = dcn30_dsc_create(ctx, i);\n\t\tif (pool->base.dscs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\"DC: failed to create display stream compressor %d!\\n\", i);\n\t\t\tgoto create_fail;\n\t\t}\n\t}\n\n\t \n\tif (!dcn30_dwbc_create(ctx, &pool->base)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create dwbc!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\tif (!dcn30_mmhubbub_create(ctx, &pool->base)) {\n\t\tBREAK_TO_DEBUGGER();\n\t\tdm_error(\"DC: failed to create mcif_wb!\\n\");\n\t\tgoto create_fail;\n\t}\n\n\t \n\tfor (i = 0; i < pool->base.res_cap->num_ddc; i++) {\n\t\tpool->base.engines[i] = dcn30_aux_engine_create(ctx, i);\n\t\tif (pool->base.engines[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create aux engine!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.hw_i2cs[i] = dcn30_i2c_hw_create(ctx, i);\n\t\tif (pool->base.hw_i2cs[i] == NULL) {\n\t\t\tBREAK_TO_DEBUGGER();\n\t\t\tdm_error(\n\t\t\t\t\"DC:failed to create hw i2c!!\\n\");\n\t\t\tgoto create_fail;\n\t\t}\n\t\tpool->base.sw_i2cs[i] = NULL;\n\t}\n\n\t \n\tif (!resource_construct(num_virtual_links, dc, &pool->base,\n\t\t\t&res_create_funcs))\n\t\tgoto create_fail;\n\n\t \n\tdcn30_hw_sequencer_construct(dc);\n\n\tdc->caps.max_planes =  pool->base.pipe_count;\n\n\tfor (i = 0; i < dc->caps.max_planes; ++i)\n\t\tdc->caps.planes[i] = plane_cap;\n\n\tdc->cap_funcs = cap_funcs;\n\n\tif (dc->ctx->dc_bios->fw_info.oem_i2c_present) {\n\t\tddc_init_data.ctx = dc->ctx;\n\t\tddc_init_data.link = NULL;\n\t\tddc_init_data.id.id = dc->ctx->dc_bios->fw_info.oem_i2c_obj_id;\n\t\tddc_init_data.id.enum_id = 0;\n\t\tddc_init_data.id.type = OBJECT_TYPE_GENERIC;\n\t\tpool->base.oem_device = dc->link_srv->create_ddc_service(&ddc_init_data);\n\t} else {\n\t\tpool->base.oem_device = NULL;\n\t}\n\n\tDC_FP_END();\n\n\treturn true;\n\ncreate_fail:\n\n\tDC_FP_END();\n\tdcn30_resource_destruct(pool);\n\n\treturn false;\n}\n\nstruct resource_pool *dcn30_create_resource_pool(\n\t\tconst struct dc_init_data *init_data,\n\t\tstruct dc *dc)\n{\n\tstruct dcn30_resource_pool *pool =\n\t\tkzalloc(sizeof(struct dcn30_resource_pool), GFP_KERNEL);\n\n\tif (!pool)\n\t\treturn NULL;\n\n\tif (dcn30_resource_construct(init_data->num_virtual_links, dc, pool))\n\t\treturn &pool->base;\n\n\tBREAK_TO_DEBUGGER();\n\tkfree(pool);\n\treturn NULL;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}