{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678901065433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678901065434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 11:24:25 2023 " "Processing started: Wed Mar 15 11:24:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678901065434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678901065434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Experimento_2 -c Experimento_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Experimento_2 -c Experimento_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678901065434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678901065780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678901065781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIT_ADDER-BHV " "Found design unit 1: BIT_ADDER-BHV" {  } { { "BIT_ADDER.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/BIT_ADDER.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678901073570 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIT_ADDER " "Found entity 1: BIT_ADDER" {  } { { "BIT_ADDER.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/BIT_ADDER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678901073570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678901073570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4-STRUCTURE " "Found design unit 1: add4-STRUCTURE" {  } { { "add4.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678901073572 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "add4.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678901073572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678901073572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4_tst-arch " "Found design unit 1: add4_tst-arch" {  } { { "add4_tst.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4_tst.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678901073573 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4_tst " "Found entity 1: add4_tst" {  } { { "add4_tst.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4_tst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678901073573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678901073573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-conversor_arch " "Found design unit 1: display-conversor_arch" {  } { { "display.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/display.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678901073575 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678901073575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678901073575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add4 " "Elaborating entity \"add4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678901073598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT_ADDER BIT_ADDER:b_adder0 " "Elaborating entity \"BIT_ADDER\" for hierarchy \"BIT_ADDER:b_adder0\"" {  } { { "add4.vhd" "b_adder0" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678901073600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:disp " "Elaborating entity \"display\" for hierarchy \"display:disp\"" {  } { { "add4.vhd" "disp" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678901073601 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "display:disp\|Ram0 " "RAM logic \"display:disp\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "display.vhd" "Ram0" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/display.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1678901073825 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1678901073825 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_suma\[7\] VCC " "Pin \"display_suma\[7\]\" is stuck at VCC" {  } { { "add4.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678901073967 "|add4|display_suma[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_suma\[10\] VCC " "Pin \"display_suma\[10\]\" is stuck at VCC" {  } { { "add4.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678901073967 "|add4|display_suma[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_suma\[11\] VCC " "Pin \"display_suma\[11\]\" is stuck at VCC" {  } { { "add4.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678901073967 "|add4|display_suma[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_suma\[12\] VCC " "Pin \"display_suma\[12\]\" is stuck at VCC" {  } { { "add4.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678901073967 "|add4|display_suma[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_suma\[13\] VCC " "Pin \"display_suma\[13\]\" is stuck at VCC" {  } { { "add4.vhd" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678901073967 "|add4|display_suma[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678901073967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678901074025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678901074265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678901074265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678901074294 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678901074294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678901074294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678901074294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678901074316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 11:24:34 2023 " "Processing ended: Wed Mar 15 11:24:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678901074316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678901074316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678901074316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678901074316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678901075511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678901075512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 11:24:35 2023 " "Processing started: Wed Mar 15 11:24:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678901075512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678901075512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Experimento_2 -c Experimento_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Experimento_2 -c Experimento_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678901075512 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678901075606 ""}
{ "Info" "0" "" "Project  = Experimento_2" {  } {  } 0 0 "Project  = Experimento_2" 0 0 "Fitter" 0 0 1678901075606 ""}
{ "Info" "0" "" "Revision = Experimento_2" {  } {  } 0 0 "Revision = Experimento_2" 0 0 "Fitter" 0 0 1678901075606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678901075708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678901075708 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Experimento_2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Experimento_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678901075714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678901075750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678901075750 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678901076099 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678901076129 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678901076309 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 28 " "No exact pin location assignment(s) for 5 pins of 28 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1678901076552 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1678901085147 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678901085218 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678901085231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678901085232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678901085232 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678901085232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678901085234 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678901085234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678901085234 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678901085234 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678901085234 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678901085257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Experimento_2.sdc " "Synopsys Design Constraints File file not found: 'Experimento_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678901091879 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678901091881 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1678901091881 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1678901091881 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678901091882 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1678901091882 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678901091882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678901091895 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1678901091997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678901093671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678901095234 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678901095567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678901095567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678901096169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678901101431 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678901101431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678901101635 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1678901101635 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678901101635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678901101637 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678901102569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678901102621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678901102914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678901102915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678901103182 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678901104924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/output_files/Experimento_2.fit.smsg " "Generated suppressed messages file C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/output_files/Experimento_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678901105227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6137 " "Peak virtual memory: 6137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678901105673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 11:25:05 2023 " "Processing ended: Wed Mar 15 11:25:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678901105673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678901105673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678901105673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678901105673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678901106833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678901106834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 11:25:06 2023 " "Processing started: Wed Mar 15 11:25:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678901106834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678901106834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Experimento_2 -c Experimento_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Experimento_2 -c Experimento_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678901106834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678901107427 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678901111631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678901112095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 11:25:12 2023 " "Processing ended: Wed Mar 15 11:25:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678901112095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678901112095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678901112095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678901112095 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678901112812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678901113368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678901113369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 11:25:13 2023 " "Processing started: Wed Mar 15 11:25:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678901113369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678901113369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Experimento_2 -c Experimento_2 " "Command: quartus_sta Experimento_2 -c Experimento_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678901113369 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678901113465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678901113906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678901113906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678901113940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678901113940 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Experimento_2.sdc " "Synopsys Design Constraints File file not found: 'Experimento_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678901114424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678901114425 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1678901114425 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1678901114425 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1678901114425 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1678901114426 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678901114427 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1678901114438 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678901114441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901114443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901114455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901114461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901114472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901114480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901114483 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678901114489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678901114521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678901115050 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678901115084 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1678901115084 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1678901115084 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1678901115084 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115103 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678901115106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678901115244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678901115662 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678901115702 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1678901115703 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1678901115703 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1678901115703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115726 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678901115731 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678901115855 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1678901115855 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1678901115855 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1678901115856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678901115872 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678901117089 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678901117089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5108 " "Peak virtual memory: 5108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678901117155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 11:25:17 2023 " "Processing ended: Wed Mar 15 11:25:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678901117155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678901117155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678901117155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678901117155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1678901118177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678901118178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 11:25:18 2023 " "Processing started: Wed Mar 15 11:25:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678901118178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678901118178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Experimento_2 -c Experimento_2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Experimento_2 -c Experimento_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678901118178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1678901119158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Experimento_2.vho C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/simulation/modelsim/ simulation " "Generated file Experimento_2.vho in folder \"C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678901119208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678901119267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 11:25:19 2023 " "Processing ended: Wed Mar 15 11:25:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678901119267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678901119267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678901119267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678901119267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1678901120564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678901120564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 11:25:20 2023 " "Processing started: Wed Mar 15 11:25:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678901120564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1678901120564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Experimento_2 Experimento_2 " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Experimento_2 Experimento_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1678901120564 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Experimento_2 Experimento_2 " "Quartus(args): --block_on_gui Experimento_2 Experimento_2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1678901120564 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1678901120685 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1678901120790 ""}
{ "Warning" "0" "" "Warning: File Experimento_2_run_msim_gate_vhdl.do already exists - backing up current file as Experimento_2_run_msim_gate_vhdl.do.bak3" {  } {  } 0 0 "Warning: File Experimento_2_run_msim_gate_vhdl.do already exists - backing up current file as Experimento_2_run_msim_gate_vhdl.do.bak3" 0 0 "Shell" 0 0 1678901120959 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/simulation/modelsim/Experimento_2_run_msim_gate_vhdl.do" {  } { { "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/simulation/modelsim/Experimento_2_run_msim_gate_vhdl.do" "0" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/simulation/modelsim/Experimento_2_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/simulation/modelsim/Experimento_2_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1678901120969 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1678901176030 ""}
{ "Info" "0" "" "ModelSim Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1678901176030 ""}
{ "Info" "0" "" "ModelSim Info: # do Experimento_2_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim Info: # do Experimento_2_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1678901176030 ""}
{ "Info" "0" "" "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" {  } {  } 0 0 "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" 0 0 "Shell" 0 0 1678901176030 ""}
{ "Info" "0" "" "ModelSim Info: #     file mkdir vhdl_libs" {  } {  } 0 0 "ModelSim Info: #     file mkdir vhdl_libs" 0 0 "Shell" 0 0 1678901176031 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1678901176031 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176031 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/altera" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/altera" 0 0 "Shell" 0 0 1678901176031 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera\"." 0 0 "Shell" 0 0 1678901176031 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera ./vhdl_libs/altera" {  } {  } 0 0 "ModelSim Info: # vmap altera ./vhdl_libs/altera" 0 0 "Shell" 0 0 1678901176031 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176032 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera ./vhdl_libs/altera " {  } {  } 0 0 "ModelSim Info: # vmap altera ./vhdl_libs/altera " 0 0 "Shell" 0 0 1678901176032 ""}
{ "Info" "0" "" "ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1678901176032 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678901176032 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd\}" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:28 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:28 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd " 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_syn_attributes" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_syn_attributes" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:28 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:28 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_standard_functions.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_standard_functions.vhd\}" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:28 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:28 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_standard_functions.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_standard_functions.vhd " 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_standard_functions" 0 0 "Shell" 0 0 1678901176033 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body altera_standard_functions" 0 0 "Shell" 0 0 1678901176034 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package altera_standard_functions" {  } {  } 0 0 "ModelSim Info: # -- Loading package altera_standard_functions" 0 0 "Shell" 0 0 1678901176034 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:28 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:28 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176034 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176034 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd\}" 0 0 "Shell" 0 0 1678901176034 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176034 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:28 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:28 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176034 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd " 0 0 "Shell" 0 0 1678901176034 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176035 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176035 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176035 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "Shell" 0 0 1678901176035 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Compiling package alt_dspbuilder_package" 0 0 "Shell" 0 0 1678901176035 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body alt_dspbuilder_package" 0 0 "Shell" 0 0 1678901176036 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package alt_dspbuilder_package" {  } {  } 0 0 "ModelSim Info: # -- Loading package alt_dspbuilder_package" 0 0 "Shell" 0 0 1678901176036 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:28 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:28 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176036 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176036 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd\}" 0 0 "Shell" 0 0 1678901176037 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176037 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:28 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:28 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176037 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd " 0 0 "Shell" 0 0 1678901176037 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176037 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176038 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176038 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package NUMERIC_STD" {  } {  } 0 0 "ModelSim Info: # -- Loading package NUMERIC_STD" 0 0 "Shell" 0 0 1678901176038 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "Shell" 0 0 1678901176038 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "Shell" 0 0 1678901176038 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_europa_support_lib" 0 0 "Shell" 0 0 1678901176038 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body altera_europa_support_lib" 0 0 "Shell" 0 0 1678901176038 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package altera_europa_support_lib" {  } {  } 0 0 "ModelSim Info: # -- Loading package altera_europa_support_lib" 0 0 "Shell" 0 0 1678901176038 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:29 on Mar 15,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:29 on Mar 15,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1678901176039 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176039 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd\}" 0 0 "Shell" 0 0 1678901176039 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176039 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:29 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:29 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176039 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd " 0 0 "Shell" 0 0 1678901176040 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176040 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176040 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176040 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1678901176040 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1678901176040 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package dffeas_pack" 0 0 "Shell" 0 0 1678901176041 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1678901176041 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_primitives_components" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_primitives_components" 0 0 "Shell" 0 0 1678901176041 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:29 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:29 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176041 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176041 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd\}" 0 0 "Shell" 0 0 1678901176042 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176042 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:29 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:29 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176042 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd " 0 0 "Shell" 0 0 1678901176042 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176042 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176042 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176042 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity GLOBAL" 0 0 "Shell" 0 0 1678901176042 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of GLOBAL" 0 0 "Shell" 0 0 1678901176042 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CARRY" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CARRY" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CASCADE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CASCADE" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CASCADE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CASCADE" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity CARRY_SUM" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity CARRY_SUM" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY_SUM" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY_SUM" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity EXP" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity EXP" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of EXP" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of EXP" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SOFT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SOFT" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SOFT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SOFT" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity OPNDRN" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity OPNDRN" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of OPNDRN" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of OPNDRN" 0 0 "Shell" 0 0 1678901176043 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity ROW_GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity ROW_GLOBAL" 0 0 "Shell" 0 0 1678901176044 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of ROW_GLOBAL" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of ROW_GLOBAL" 0 0 "Shell" 0 0 1678901176044 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TRI" 0 0 "Shell" 0 0 1678901176044 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TRI" 0 0 "Shell" 0 0 1678901176044 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LUT_INPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LUT_INPUT" 0 0 "Shell" 0 0 1678901176044 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_INPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_INPUT" 0 0 "Shell" 0 0 1678901176044 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LUT_OUTPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LUT_OUTPUT" 0 0 "Shell" 0 0 1678901176044 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_OUTPUT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_OUTPUT" 0 0 "Shell" 0 0 1678901176044 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity latch" 0 0 "Shell" 0 0 1678901176044 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of latch" 0 0 "Shell" 0 0 1678901176044 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity dlatch" 0 0 "Shell" 0 0 1678901176044 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of dlatch" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GDFF" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GDFF" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GDFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GDFF" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFF" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFF" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFE" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFE" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFEA" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFEA" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFEA" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFEA" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1678901176045 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity DFFEAS" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity DFFEAS" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_dffeas of dffeas" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_dffeas of dffeas" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GTFF" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GTFF" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GTFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GTFF" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TFF" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFF" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity TFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity TFFE" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of TFFE" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GJKFF" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GJKFF" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GJKFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GJKFF" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity JKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity JKFF" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFF" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity JKFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity JKFFE" 0 0 "Shell" 0 0 1678901176046 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFFE" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity PRIM_GSRFF" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GSRFF" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity PRIM_GSRFF" {  } {  } 0 0 "ModelSim Info: # -- Loading entity PRIM_GSRFF" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SRFF" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFF" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity SRFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity SRFFE" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFFE" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity clklock" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of clklock" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_inbuf" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf" 0 0 "Shell" 0 0 1678901176047 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_tri" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_iobuf" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_inbuf_diff" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf_diff" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_diff" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_diff" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_iobuf_diff" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf_diff" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_bidir_diff" 0 0 "Shell" 0 0 1678901176048 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_diff" 0 0 "Shell" 0 0 1678901176049 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity alt_bidir_buf" 0 0 "Shell" 0 0 1678901176049 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_buf" 0 0 "Shell" 0 0 1678901176049 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:29 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:29 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176049 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176049 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176049 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/altera_lnsim" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/altera_lnsim" 0 0 "Shell" 0 0 1678901176049 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera_lnsim\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/altera_lnsim\"." 0 0 "Shell" 0 0 1678901176049 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_lnsim ./vhdl_libs/altera_lnsim" {  } {  } 0 0 "ModelSim Info: # vmap altera_lnsim ./vhdl_libs/altera_lnsim" 0 0 "Shell" 0 0 1678901176049 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176049 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_lnsim ./vhdl_libs/altera_lnsim " {  } {  } 0 0 "ModelSim Info: # vmap altera_lnsim ./vhdl_libs/altera_lnsim " 0 0 "Shell" 0 0 1678901176050 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678901176050 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -sv -work altera_lnsim \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv\}" {  } {  } 0 0 "ModelSim Info: # vlog -sv -work altera_lnsim \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv\}" 0 0 "Shell" 0 0 1678901176050 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176050 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:29 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:29 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176050 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -sv -work altera_lnsim c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -sv -work altera_lnsim c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv " 0 0 "Shell" 0 0 1678901176050 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176050 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678901176050 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:31 on Mar 15,2023, Elapsed time: 0:00:02" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:31 on Mar 15,2023, Elapsed time: 0:00:02" 0 0 "Shell" 0 0 1678901176050 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176050 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work altera_lnsim \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work altera_lnsim \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd\}" 0 0 "Shell" 0 0 1678901176051 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176051 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:31 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:31 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176051 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work altera_lnsim c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work altera_lnsim c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd " 0 0 "Shell" 0 0 1678901176051 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176051 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176051 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176051 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_lnsim_components" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_lnsim_components" 0 0 "Shell" 0 0 1678901176051 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:31 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:31 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176051 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176051 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176052 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/cyclonev" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/cyclonev" 0 0 "Shell" 0 0 1678901176052 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/cyclonev\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/cyclonev\"." 0 0 "Shell" 0 0 1678901176052 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclonev ./vhdl_libs/cyclonev" {  } {  } 0 0 "ModelSim Info: # vmap cyclonev ./vhdl_libs/cyclonev" 0 0 "Shell" 0 0 1678901176052 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176052 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclonev ./vhdl_libs/cyclonev " {  } {  } 0 0 "ModelSim Info: # vmap cyclonev ./vhdl_libs/cyclonev " 0 0 "Shell" 0 0 1678901176052 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678901176052 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work cyclonev \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work cyclonev \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v\}" 0 0 "Shell" 0 0 1678901176052 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176052 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:31 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:31 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176052 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v " 0 0 "Shell" 0 0 1678901176052 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678901176052 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678901176052 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678901176052 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678901176053 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678901176053 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678901176053 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678901176053 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678901176053 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678901176053 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678901176053 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176053 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678901176053 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:34 on Mar 15,2023, Elapsed time: 0:00:03" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:34 on Mar 15,2023, Elapsed time: 0:00:03" 0 0 "Shell" 0 0 1678901176053 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 10" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 10" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work cyclonev \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work cyclonev \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd\}" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:34 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:34 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd " 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package cyclonev_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package cyclonev_atom_pack" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body cyclonev_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body cyclonev_atom_pack" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cyclonev_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cyclonev_atom_pack" 0 0 "Shell" 0 0 1678901176054 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package cyclonev_pllpack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package cyclonev_pllpack" 0 0 "Shell" 0 0 1678901176055 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body cyclonev_pllpack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body cyclonev_pllpack" 0 0 "Shell" 0 0 1678901176055 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cyclonev_pllpack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cyclonev_pllpack" 0 0 "Shell" 0 0 1678901176055 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cyclonev_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cyclonev_atom_pack" 0 0 "Shell" 0 0 1678901176055 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_dffe" 0 0 "Shell" 0 0 1678901176055 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cyclonev_dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cyclonev_dffe" 0 0 "Shell" 0 0 1678901176055 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_mux21" 0 0 "Shell" 0 0 1678901176055 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture AltVITAL of cyclonev_mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture AltVITAL of cyclonev_mux21" 0 0 "Shell" 0 0 1678901176055 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_mux41" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_mux41" 0 0 "Shell" 0 0 1678901176055 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture AltVITAL of cyclonev_mux41" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture AltVITAL of cyclonev_mux41" 0 0 "Shell" 0 0 1678901176055 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_and1" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_and1" 0 0 "Shell" 0 0 1678901176056 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture AltVITAL of cyclonev_and1" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture AltVITAL of cyclonev_and1" 0 0 "Shell" 0 0 1678901176056 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity cyclonev_and1" {  } {  } 0 0 "ModelSim Info: # -- Loading entity cyclonev_and1" 0 0 "Shell" 0 0 1678901176056 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_ff" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_ff" 0 0 "Shell" 0 0 1678901176056 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_lcell_ff of cyclonev_ff" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_lcell_ff of cyclonev_ff" 0 0 "Shell" 0 0 1678901176056 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "Shell" 0 0 1678901176056 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_pseudo_diff_out" 0 0 "Shell" 0 0 1678901176056 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cyclonev_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cyclonev_pseudo_diff_out" 0 0 "Shell" 0 0 1678901176056 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_lcell_comb" 0 0 "Shell" 0 0 1678901176056 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb" 0 0 "Shell" 0 0 1678901176056 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_routing_wire" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_routing_wire" 0 0 "Shell" 0 0 1678901176056 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic \"tpd_datainglitch_dataout\" port specification \"datainglitch\" does not denote a port." {  } {  } 0 0 "ModelSim Warning: # ** Warning: c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic \"tpd_datainglitch_dataout\" port specification \"datainglitch\" does not denote a port." 0 0 "Shell" 0 0 1678901176056 ""}
{ "Info" "0" "" "ModelSim Info: # (1076.4 section 4.3.2.1.3)" {  } {  } 0 0 "ModelSim Info: # (1076.4 section 4.3.2.1.3)" 0 0 "Shell" 0 0 1678901176057 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of cyclonev_routing_wire" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of cyclonev_routing_wire" 0 0 "Shell" 0 0 1678901176057 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package altera_lnsim_components" {  } {  } 0 0 "ModelSim Info: # -- Loading package altera_lnsim_components" 0 0 "Shell" 0 0 1678901176057 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_ram_block" 0 0 "Shell" 0 0 1678901176057 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture block_arch of cyclonev_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture block_arch of cyclonev_ram_block" 0 0 "Shell" 0 0 1678901176057 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "Shell" 0 0 1678901176057 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_mlab_cell" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_mlab_cell" 0 0 "Shell" 0 0 1678901176057 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture trans of cyclonev_mlab_cell" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture trans of cyclonev_mlab_cell" 0 0 "Shell" 0 0 1678901176057 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_io_ibuf" 0 0 "Shell" 0 0 1678901176058 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cyclonev_io_ibuf" 0 0 "Shell" 0 0 1678901176058 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_io_obuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_io_obuf" 0 0 "Shell" 0 0 1678901176058 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cyclonev_io_obuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cyclonev_io_obuf" 0 0 "Shell" 0 0 1678901176058 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_ddio_in" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_ddio_in" 0 0 "Shell" 0 0 1678901176058 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cyclonev_ddio_in" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cyclonev_ddio_in" 0 0 "Shell" 0 0 1678901176059 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_ddio_oe" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_ddio_oe" 0 0 "Shell" 0 0 1678901176059 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cyclonev_ddio_oe" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cyclonev_ddio_oe" 0 0 "Shell" 0 0 1678901176059 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_ddio_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_ddio_out" 0 0 "Shell" 0 0 1678901176059 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cyclonev_ddio_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cyclonev_ddio_out" 0 0 "Shell" 0 0 1678901176059 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_io_pad" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_io_pad" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of cyclonev_io_pad" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of cyclonev_io_pad" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_bias_logic" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_bias_logic" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_bias_logic of cyclonev_bias_logic" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_bias_logic of cyclonev_bias_logic" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_bias_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_bias_generator" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_bias_generator of cyclonev_bias_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_bias_generator of cyclonev_bias_generator" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_bias_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_bias_block" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture vital_bias_block of cyclonev_bias_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture vital_bias_block of cyclonev_bias_block" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_clk_phase_select" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_clk_phase_select" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_clk_phase_select" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_clk_phase_select" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_clkena" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_clkena" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_clkena" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_clkena" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_clkselect" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_clkselect" 0 0 "Shell" 0 0 1678901176060 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_clkselect" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_clkselect" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_delay_chain" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_delay_chain" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_delay_chain" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_delay_chain" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_dll_offset_ctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_dll_offset_ctrl" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_dll_offset_ctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_dll_offset_ctrl" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_dll" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_dll" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_dll" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_dll" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_dqs_config" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_dqs_config" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_dqs_config" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_dqs_config" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_dqs_delay_chain" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_dqs_delay_chain" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_dqs_delay_chain" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_dqs_delay_chain" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_dqs_enable_ctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_dqs_enable_ctrl" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl" 0 0 "Shell" 0 0 1678901176061 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_duty_cycle_adjustment" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_duty_cycle_adjustment" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_fractional_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_fractional_pll" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_fractional_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_fractional_pll" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_half_rate_input" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_half_rate_input" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_half_rate_input" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_half_rate_input" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_input_phase_alignment" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_input_phase_alignment" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_input_phase_alignment" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_input_phase_alignment" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_io_clock_divider" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_io_clock_divider" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_io_clock_divider" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_io_clock_divider" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_io_config" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_io_config" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_io_config" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_io_config" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_leveling_delay_chain" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_leveling_delay_chain" 0 0 "Shell" 0 0 1678901176062 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_leveling_delay_chain" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_leveling_delay_chain" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_mem_phy" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_mem_phy" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_mem_phy" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_mem_phy" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_phy_clkbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_phy_clkbuf" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_phy_clkbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_phy_clkbuf" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_output_alignment" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_output_alignment" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_output_alignment" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_output_alignment" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_pll_dll_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_pll_dll_output" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_dll_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_dll_output" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_pll_dpa_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_pll_dpa_output" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_dpa_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_dpa_output" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_pll_extclk_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_pll_extclk_output" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_extclk_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_extclk_output" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_pll_lvds_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_pll_lvds_output" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_lvds_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_lvds_output" 0 0 "Shell" 0 0 1678901176063 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_pll_output_counter" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_pll_output_counter" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_output_counter" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_output_counter" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_pll_reconfig" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_pll_reconfig" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_reconfig" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_reconfig" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_pll_refclk_select" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_pll_refclk_select" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_refclk_select" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_refclk_select" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_termination_logic" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_termination_logic" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_termination_logic" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_termination_logic" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_termination" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_termination" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_termination" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_termination" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_asmiblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_asmiblock" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_asmiblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_asmiblock" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_chipidblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_chipidblock" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_chipidblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_chipidblock" 0 0 "Shell" 0 0 1678901176064 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_controller" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_controller" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_controller" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_controller" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_crcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_crcblock" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_crcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_crcblock" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_jtag" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_jtag" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_jtag" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_jtag" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_prblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_prblock" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_prblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_prblock" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_rublock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_rublock" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_rublock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_rublock" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_tsdblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_tsdblock" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_tsdblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_tsdblock" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_read_fifo" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_read_fifo" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_read_fifo" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_read_fifo" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_read_fifo_read_enable" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_read_fifo_read_enable" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_read_fifo_read_enable" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_read_fifo_read_enable" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_mac" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_mac" 0 0 "Shell" 0 0 1678901176065 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_mac" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_mac" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_ir_fifo_userdes" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_ir_fifo_userdes" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_ir_fifo_userdes" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_ir_fifo_userdes" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_oscillator" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_oscillator" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_oscillator" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_oscillator" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:35 on Mar 15,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:35 on Mar 15,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work cyclonev \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_components.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work cyclonev \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_components.vhd\}" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:35 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:35 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_components.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_components.vhd " 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cyclonev_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cyclonev_atom_pack" 0 0 "Shell" 0 0 1678901176066 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package cyclonev_components" {  } {  } 0 0 "ModelSim Info: # -- Compiling package cyclonev_components" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:35 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:35 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/lpm" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/lpm" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/lpm\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/lpm\"." 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # vmap lpm ./vhdl_libs/lpm" {  } {  } 0 0 "ModelSim Info: # vmap lpm ./vhdl_libs/lpm" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # vmap lpm ./vhdl_libs/lpm " {  } {  } 0 0 "ModelSim Info: # vmap lpm ./vhdl_libs/lpm " 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work lpm \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220pack.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work lpm \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220pack.vhd\}" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:35 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:35 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work lpm c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220pack.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work lpm c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220pack.vhd " 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176067 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package LPM_COMPONENTS" {  } {  } 0 0 "ModelSim Info: # -- Compiling package LPM_COMPONENTS" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:35 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:35 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work lpm \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work lpm \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.vhd\}" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:35 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:35 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work lpm c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work lpm c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.vhd " 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package LPM_COMMON_CONVERSION" {  } {  } 0 0 "ModelSim Info: # -- Compiling package LPM_COMMON_CONVERSION" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body LPM_COMMON_CONVERSION" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body LPM_COMMON_CONVERSION" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package LPM_COMMON_CONVERSION" {  } {  } 0 0 "ModelSim Info: # -- Loading package LPM_COMMON_CONVERSION" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package LPM_HINT_EVALUATION" {  } {  } 0 0 "ModelSim Info: # -- Compiling package LPM_HINT_EVALUATION" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body LPM_HINT_EVALUATION" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body LPM_HINT_EVALUATION" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package LPM_HINT_EVALUATION" {  } {  } 0 0 "ModelSim Info: # -- Loading package LPM_HINT_EVALUATION" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package LPM_DEVICE_FAMILIES" {  } {  } 0 0 "ModelSim Info: # -- Compiling package LPM_DEVICE_FAMILIES" 0 0 "Shell" 0 0 1678901176068 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body LPM_DEVICE_FAMILIES" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body LPM_DEVICE_FAMILIES" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package LPM_DEVICE_FAMILIES" {  } {  } 0 0 "ModelSim Info: # -- Loading package LPM_DEVICE_FAMILIES" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package LPM_COMPONENTS" {  } {  } 0 0 "ModelSim Info: # -- Loading package LPM_COMPONENTS" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_CONSTANT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_CONSTANT" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_CONSTANT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_CONSTANT" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_INV" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_INV" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_INV" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_INV" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity lpm_and" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity lpm_and" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of lpm_and" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of lpm_and" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_OR" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_OR" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_OR" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_OR" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_XOR" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_XOR" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_XOR" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_XOR" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_BUSTRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_BUSTRI" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_BUSTRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_BUSTRI" 0 0 "Shell" 0 0 1678901176069 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_MUX" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_MUX" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_MUX" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_MUX" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_DECODE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_DECODE" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_DECODE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_DECODE" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_CLSHIFT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_CLSHIFT" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_CLSHIFT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_CLSHIFT" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STD_LOGIC_SIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading package STD_LOGIC_SIGNED" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_ADD_SUB_SIGNED" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_ADD_SUB_SIGNED" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_ADD_SUB_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_ADD_SUB_UNSIGNED" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity LPM_ADD_SUB_SIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading entity LPM_ADD_SUB_SIGNED" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity LPM_ADD_SUB_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading entity LPM_ADD_SUB_UNSIGNED" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_ADD_SUB" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_ADD_SUB" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_ADD_SUB" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_ADD_SUB" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_COMPARE_SIGNED" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_COMPARE_SIGNED" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_COMPARE_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_COMPARE_UNSIGNED" 0 0 "Shell" 0 0 1678901176070 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity LPM_COMPARE_SIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading entity LPM_COMPARE_SIGNED" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity LPM_COMPARE_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading entity LPM_COMPARE_UNSIGNED" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_COMPARE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_COMPARE" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_COMPARE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_COMPARE" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package LPM_HINT_EVALUATION" {  } {  } 0 0 "ModelSim Info: # -- Loading package LPM_HINT_EVALUATION" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_MULT" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_MULT" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_MULT" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_MULT" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_DIVIDE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_DIVIDE" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behave of lpm_divide" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behave of lpm_divide" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity lpm_abs" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity lpm_abs" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_ABS" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_ABS" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package LPM_COMMON_CONVERSION" {  } {  } 0 0 "ModelSim Info: # -- Loading package LPM_COMMON_CONVERSION" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_COUNTER" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_COUNTER" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_COUNTER" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_COUNTER" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_LATCH" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_LATCH" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_LATCH" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_LATCH" 0 0 "Shell" 0 0 1678901176071 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_FF" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_FF" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_FF" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_FF" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_SHIFTREG" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_SHIFTREG" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_SHIFTREG" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_SHIFTREG" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package LPM_DEVICE_FAMILIES" {  } {  } 0 0 "ModelSim Info: # -- Loading package LPM_DEVICE_FAMILIES" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_RAM_DQ" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_RAM_DQ" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of lpm_ram_dq" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of lpm_ram_dq" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_RAM_DP" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_RAM_DP" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_RAM_DP" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_RAM_DP" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_RAM_IO" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_RAM_IO" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of lpm_ram_io" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of lpm_ram_io" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_ROM" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_ROM" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of lpm_rom" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of lpm_rom" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_FIFO" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_FIFO" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of LPM_FIFO" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of LPM_FIFO" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_FIFO_DC_DFFPIPE" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_FIFO_DC_DFFPIPE" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE" 0 0 "Shell" 0 0 1678901176072 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_FIFO_DC_FEFIFO" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_FIFO_DC_FEFIFO" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity LPM_FIFO_DC_FEFIFO" {  } {  } 0 0 "ModelSim Info: # -- Loading entity LPM_FIFO_DC_FEFIFO" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity LPM_FIFO_DC_DFFPIPE" {  } {  } 0 0 "ModelSim Info: # -- Loading entity LPM_FIFO_DC_DFFPIPE" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_FIFO_DC_ASYNC" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_FIFO_DC_ASYNC" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading entity LPM_FIFO_DC_ASYNC" {  } {  } 0 0 "ModelSim Info: # -- Loading entity LPM_FIFO_DC_ASYNC" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_FIFO_DC" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_FIFO_DC" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of LPM_FIFO_DC" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of LPM_FIFO_DC" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_INpad" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_INpad" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_INpad" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_INpad" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_OUTpad" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_OUTpad" 0 0 "Shell" 0 0 1678901176073 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_OUTpad" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_OUTpad" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity LPM_BIpad" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity LPM_BIpad" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_BIpad" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture LPM_SYN of LPM_BIpad" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:36 on Mar 15,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:36 on Mar 15,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/sgate" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/sgate" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/sgate\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/sgate\"." 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # vmap sgate ./vhdl_libs/sgate" {  } {  } 0 0 "ModelSim Info: # vmap sgate ./vhdl_libs/sgate" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # vmap sgate ./vhdl_libs/sgate " {  } {  } 0 0 "ModelSim Info: # vmap sgate ./vhdl_libs/sgate " 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work sgate \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate_pack.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work sgate \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate_pack.vhd\}" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:36 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:36 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work sgate c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate_pack.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work sgate c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate_pack.vhd " 0 0 "Shell" 0 0 1678901176074 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176075 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176075 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176075 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package sgate_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package sgate_pack" 0 0 "Shell" 0 0 1678901176075 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body sgate_pack" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body sgate_pack" 0 0 "Shell" 0 0 1678901176075 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package sgate_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package sgate_pack" 0 0 "Shell" 0 0 1678901176075 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:36 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:36 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176075 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176075 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work sgate \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work sgate \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.vhd\}" 0 0 "Shell" 0 0 1678901176075 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176075 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:36 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:36 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176075 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work sgate c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work sgate c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.vhd " 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_arith" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_arith" 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STD_LOGIC_SIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading package STD_LOGIC_SIGNED" 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_add" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_add" 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_add" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_add" 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_addsub" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_addsub" 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_addsub" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_addsub" 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity mux21" 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of mux21" 0 0 "Shell" 0 0 1678901176076 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity io_buf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity io_buf_tri" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of io_buf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of io_buf_tri" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity io_buf_opdrn" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity io_buf_opdrn" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of io_buf_opdrn" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of io_buf_opdrn" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity tri_bus" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity tri_bus" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of tri_bus" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of tri_bus" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_mult" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_mult" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package LPM_COMPONENTS" {  } {  } 0 0 "ModelSim Info: # -- Loading package LPM_COMPONENTS" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_div" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_div" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_div" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_div" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_mod" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_mod" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_mod" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_mod" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" {  } {  } 0 0 "ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_left_shift" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_left_shift" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_left_shift" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_left_shift" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_right_shift" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_right_shift" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_right_shift" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_right_shift" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_rotate_left" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_rotate_left" 0 0 "Shell" 0 0 1678901176077 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_rotate_left" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_rotate_left" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_rotate_right" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_rotate_right" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_rotate_right" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_rotate_right" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_less_than" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_less_than" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_less_than" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_less_than" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package sgate_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package sgate_pack" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_mux" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_mux" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_selector" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_selector" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_selector" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_selector" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_prio_selector" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_prio_selector" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_prio_selector" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_prio_selector" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_decoder" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_decoder" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_decoder" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_decoder" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_bus_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_bus_mux" 0 0 "Shell" 0 0 1678901176078 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_bus_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_bus_mux" 0 0 "Shell" 0 0 1678901176079 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity oper_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity oper_latch" 0 0 "Shell" 0 0 1678901176079 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture sim_arch of oper_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture sim_arch of oper_latch" 0 0 "Shell" 0 0 1678901176079 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:36 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:36 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176079 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176079 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176079 ""}
{ "Info" "0" "" "ModelSim Info: # vlib vhdl_libs/cyclonev_hssi" {  } {  } 0 0 "ModelSim Info: # vlib vhdl_libs/cyclonev_hssi" 0 0 "Shell" 0 0 1678901176079 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/cyclonev_hssi\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"vhdl_libs/cyclonev_hssi\"." 0 0 "Shell" 0 0 1678901176079 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclonev_hssi ./vhdl_libs/cyclonev_hssi" {  } {  } 0 0 "ModelSim Info: # vmap cyclonev_hssi ./vhdl_libs/cyclonev_hssi" 0 0 "Shell" 0 0 1678901176079 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176079 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclonev_hssi ./vhdl_libs/cyclonev_hssi " {  } {  } 0 0 "ModelSim Info: # vmap cyclonev_hssi ./vhdl_libs/cyclonev_hssi " 0 0 "Shell" 0 0 1678901176079 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678901176079 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work cyclonev_hssi \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_components.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work cyclonev_hssi \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_components.vhd\}" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:36 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:36 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work cyclonev_hssi c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_components.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work cyclonev_hssi c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_components.vhd " 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package CYCLONEV_HSSI_COMPONENTS" {  } {  } 0 0 "ModelSim Info: # -- Compiling package CYCLONEV_HSSI_COMPONENTS" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package body CYCLONEV_HSSI_COMPONENTS" {  } {  } 0 0 "ModelSim Info: # -- Compiling package body CYCLONEV_HSSI_COMPONENTS" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package CYCLONEV_HSSI_COMPONENTS" {  } {  } 0 0 "ModelSim Info: # -- Loading package CYCLONEV_HSSI_COMPONENTS" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:37 on Mar 15,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:37 on Mar 15,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work cyclonev_hssi \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work cyclonev_hssi \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v\}" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:37 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:37 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v " 0 0 "Shell" 0 0 1678901176080 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:38 on Mar 15,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:38 on Mar 15,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work cyclonev_hssi \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work cyclonev_hssi \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.vhd\}" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:38 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:38 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work cyclonev_hssi c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work cyclonev_hssi c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.vhd " 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_8g_pcs_aggregate" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_8g_pcs_aggregate" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_8g_pcs_aggregate" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_8g_pcs_aggregate" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package CYCLONEV_HSSI_COMPONENTS" {  } {  } 0 0 "ModelSim Info: # -- Loading package CYCLONEV_HSSI_COMPONENTS" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_8g_rx_pcs" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_8g_rx_pcs" 0 0 "Shell" 0 0 1678901176081 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_8g_rx_pcs" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_8g_rx_pcs" 0 0 "Shell" 0 0 1678901176082 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_8g_tx_pcs" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_8g_tx_pcs" 0 0 "Shell" 0 0 1678901176082 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_8g_tx_pcs" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_8g_tx_pcs" 0 0 "Shell" 0 0 1678901176082 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_common_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_common_pcs_pma_interface" 0 0 "Shell" 0 0 1678901176082 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_common_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_common_pcs_pma_interface" 0 0 "Shell" 0 0 1678901176082 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_common_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_common_pld_pcs_interface" 0 0 "Shell" 0 0 1678901176082 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_common_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_common_pld_pcs_interface" 0 0 "Shell" 0 0 1678901176082 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_pipe_gen1_2" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_pipe_gen1_2" 0 0 "Shell" 0 0 1678901176082 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pipe_gen1_2" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pipe_gen1_2" 0 0 "Shell" 0 0 1678901176082 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_aux" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_aux" 0 0 "Shell" 0 0 1678901176082 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_aux" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_aux" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_int" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_int" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_int" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_int" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_rx_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_rx_buf" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_rx_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_rx_buf" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_rx_deser" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_rx_deser" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_rx_deser" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_rx_deser" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_tx_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_tx_buf" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_tx_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_tx_buf" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_tx_cgb" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_tx_cgb" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_tx_cgb" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_tx_cgb" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_tx_ser" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_tx_ser" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_tx_ser" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_tx_ser" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_cdr_refclk_select_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_cdr_refclk_select_mux" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_cdr_refclk_select_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_cdr_refclk_select_mux" 0 0 "Shell" 0 0 1678901176083 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_rx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_rx_pcs_pma_interface" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_rx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_rx_pcs_pma_interface" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_rx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_rx_pld_pcs_interface" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_rx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_rx_pld_pcs_interface" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_tx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_tx_pcs_pma_interface" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_tx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_tx_pcs_pma_interface" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_tx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_tx_pld_pcs_interface" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_tx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_tx_pld_pcs_interface" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_refclk_divider" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_refclk_divider" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_refclk_divider" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_refclk_divider" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_pll_aux" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_pll_aux" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_aux" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_pll_aux" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_channel_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_channel_pll" 0 0 "Shell" 0 0 1678901176084 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_channel_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_channel_pll" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_avmm_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_avmm_interface" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_avmm_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_avmm_interface" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_hi_pmaif" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_hi_pmaif" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_hi_pmaif" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_hi_pmaif" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_hi_xcvrif" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity cyclonev_hssi_pma_hi_xcvrif" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_hi_xcvrif" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture behavior of cyclonev_hssi_pma_hi_xcvrif" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:39 on Mar 15,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:39 on Mar 15,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1678901176085 ""}
{ "Info" "0" "" "ModelSim Info: # vlib gate_work" {  } {  } 0 0 "ModelSim Info: # vlib gate_work" 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim Info: # vmap work gate_work" 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim Info: # vmap work gate_work " 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work work \{Experimento_2.vho\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work work \{Experimento_2.vho\}" 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:39 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:39 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work work Experimento_2.vho " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work work Experimento_2.vho " 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package altera_lnsim_components" {  } {  } 0 0 "ModelSim Info: # -- Loading package altera_lnsim_components" 0 0 "Shell" 0 0 1678901176086 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cyclonev_atom_pack" {  } {  } 0 0 "ModelSim Info: # -- Loading package cyclonev_atom_pack" 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package cyclonev_components" {  } {  } 0 0 "ModelSim Info: # -- Loading package cyclonev_components" 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity add4" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity add4" 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture structure of add4" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture structure of add4" 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:39 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:39 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -93 -work work \{C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4_tst.vhd\}" {  } {  } 0 0 "ModelSim Info: # vcom -93 -work work \{C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4_tst.vhd\}" 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:39 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:39 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # vcom -reportprogress 300 -93 -work work C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4_tst.vhd " {  } {  } 0 0 "ModelSim Info: # vcom -reportprogress 300 -93 -work work C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/add4_tst.vhd " 0 0 "Shell" 0 0 1678901176087 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling entity add4_tst" {  } {  } 0 0 "ModelSim Info: # -- Compiling entity add4_tst" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling architecture arch of add4_tst" {  } {  } 0 0 "ModelSim Info: # -- Compiling architecture arch of add4_tst" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:25:39 on Mar 15,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 11:25:39 on Mar 15,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # vsim -t 1ps -L altera -L altera_lnsim -L cyclonev -L lpm -L sgate -L cyclonev_hssi -L gate_work -L work -voptargs=\"+acc\"  add4_tst" {  } {  } 0 0 "ModelSim Info: # vsim -t 1ps -L altera -L altera_lnsim -L cyclonev -L lpm -L sgate -L cyclonev_hssi -L gate_work -L work -voptargs=\"+acc\"  add4_tst" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # vsim -t 1ps -L altera -L altera_lnsim -L cyclonev -L lpm -L sgate -L cyclonev_hssi -L gate_work -L work -voptargs=\"\"+acc\"\" add4_tst " {  } {  } 0 0 "ModelSim Info: # vsim -t 1ps -L altera -L altera_lnsim -L cyclonev -L lpm -L sgate -L cyclonev_hssi -L gate_work -L work -voptargs=\"\"+acc\"\" add4_tst " 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 11:25:40 on Mar 15,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 11:25:40 on Mar 15,2023" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # Loading std.standard" {  } {  } 0 0 "ModelSim Info: # Loading std.standard" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim Info: # Loading std.textio(body)" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim Info: # Loading ieee.std_logic_1164(body)" 0 0 "Shell" 0 0 1678901176088 ""}
{ "Info" "0" "" "ModelSim Info: # Loading work.add4_tst(arch)" {  } {  } 0 0 "ModelSim Info: # Loading work.add4_tst(arch)" 0 0 "Shell" 0 0 1678901176089 ""}
{ "Info" "0" "" "ModelSim Info: # Loading altera_lnsim.altera_lnsim_components" {  } {  } 0 0 "ModelSim Info: # Loading altera_lnsim.altera_lnsim_components" 0 0 "Shell" 0 0 1678901176089 ""}
{ "Info" "0" "" "ModelSim Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim Info: # Loading ieee.vital_timing(body)" 0 0 "Shell" 0 0 1678901176089 ""}
{ "Info" "0" "" "ModelSim Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim Info: # Loading ieee.vital_primitives(body)" 0 0 "Shell" 0 0 1678901176089 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cyclonev.cyclonev_atom_pack(body)" {  } {  } 0 0 "ModelSim Info: # Loading cyclonev.cyclonev_atom_pack(body)" 0 0 "Shell" 0 0 1678901176089 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cyclonev.cyclonev_components" {  } {  } 0 0 "ModelSim Info: # Loading cyclonev.cyclonev_components" 0 0 "Shell" 0 0 1678901176089 ""}
{ "Info" "0" "" "ModelSim Info: # Loading work.add4(structure)" {  } {  } 0 0 "ModelSim Info: # Loading work.add4(structure)" 0 0 "Shell" 0 0 1678901176089 ""}
{ "Info" "0" "" "ModelSim Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim Info: # Loading ieee.std_logic_arith(body)" 0 0 "Shell" 0 0 1678901176089 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cyclonev.cyclonev_io_obuf(arch)" {  } {  } 0 0 "ModelSim Info: # Loading cyclonev.cyclonev_io_obuf(arch)" 0 0 "Shell" 0 0 1678901176089 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cyclonev.cyclonev_io_ibuf(arch)" {  } {  } 0 0 "ModelSim Info: # Loading cyclonev.cyclonev_io_ibuf(arch)" 0 0 "Shell" 0 0 1678901176089 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)" 0 0 "Shell" 0 0 1678901176089 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678901176090 ""}
{ "Info" "0" "" "ModelSim Info: # add wave *" {  } {  } 0 0 "ModelSim Info: # add wave *" 0 0 "Shell" 0 0 1678901176090 ""}
{ "Info" "0" "" "ModelSim Info: # view structure" {  } {  } 0 0 "ModelSim Info: # view structure" 0 0 "Shell" 0 0 1678901176090 ""}
{ "Info" "0" "" "ModelSim Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1678901176090 ""}
{ "Info" "0" "" "ModelSim Info: # view signals" {  } {  } 0 0 "ModelSim Info: # view signals" 0 0 "Shell" 0 0 1678901176090 ""}
{ "Info" "0" "" "ModelSim Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1678901176090 ""}
{ "Info" "0" "" "ModelSim Info: # run -all" {  } {  } 0 0 "ModelSim Info: # run -all" 0 0 "Shell" 0 0 1678901176090 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 11:26:13 on Mar 15,2023, Elapsed time: 0:00:33" {  } {  } 0 0 "ModelSim Info: # End time: 11:26:13 on Mar 15,2023, Elapsed time: 0:00:33" 0 0 "Shell" 0 0 1678901176090 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678901176090 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1678901176197 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/Experimento_2_nativelink_simulation.rpt" {  } { { "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/Experimento_2_nativelink_simulation.rpt" "0" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/Experimento_2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_2/Experimento_2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1678901176197 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1678901176198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 18 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678901176199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 11:26:16 2023 " "Processing ended: Wed Mar 15 11:26:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678901176199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678901176199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678901176199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678901176199 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678901176818 ""}
