architecture        	circuit        	vpr_revision 	vpr_exit_status_min_W	vpr_exit_status_relaxed_W	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength	placed_CPD	placed_setup_TNS	placed_setup_WNS	min_W	min_W_routed_wirelength	min_W_route_success_iteration	min_W_CPD	min_W_setup_TNS	min_W_setup_WNS	min_W_logic_area_total	min_W_logic_area_used	min_W_routing_area_total	min_W_routing_area_per_tile	relaxed_W_routed_wirelength	relaxed_W_route_success_iteration	relaxed_W_CPD	relaxed_W_setup_TNS	relaxed_W_setup_WNS	relaxed_W_logic_area_total	relaxed_W_logic_area_used	relaxed_W_routing_area_total	relaxed_W_routing_area_per_tile	total_power	routing_power_perc	clock_power_perc	tile_power_perc	pack_time	place_time	min_W_route_time	relaxed_W_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_40nm.xml	stereovision3.v	fa807fd-dirty	0                    	0                        	293                	323                  	121                 	54                    	4           	4            	13     	11    	30         	            	        	475              	2.45202   	-161.416        	-2.45202        	38   	899                    	41                           	3.55025  	-192.22        	-3.55025       	862304                	700622               	67686.0                 	4230.38                    	658                        	19                               	2.76096      	-171.482           	-2.76096           	862304                    	700622                   	86201.2                     	5387.57                        	           	                  	                	               	0.203227 	0.145545  	0.537284        	0.04216             	45124      	5640        	25280      
