
---------- Begin Simulation Statistics ----------
host_inst_rate                                 362012                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406240                       # Number of bytes of host memory used
host_seconds                                    55.25                       # Real time elapsed on the host
host_tick_rate                              321144913                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017742                       # Number of seconds simulated
sim_ticks                                 17742332500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 17087.630274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 16383.969741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4235381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      375466500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                21973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              8093                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    227409500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13880                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 52881.155774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 59346.365664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    2737181504                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1559029026                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26270                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 13609.595855                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 32006.349038                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.344183                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              3860                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8108                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     52533040                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    259507478                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108964                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 42214.555076                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 44494.110237                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7035230                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3112648004                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010372                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 73734                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              33584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1786438526                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965679                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.855622                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108964                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 42214.555076                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 44494.110237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7035230                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3112648004                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010372                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                73734                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             33584                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1786438526                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28100                       # number of replacements
system.cpu.dcache.sampled_refs                  29124                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.855622                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7058032                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505699659000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25302                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11090505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14317.042122                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11411.508378                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11015485                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1074064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006764                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75020                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2271                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    830153000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006559                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 23045.454545                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 151.417683                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       253500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11090505                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14317.042122                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11411.508378                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11015485                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1074064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006764                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75020                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2271                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    830153000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006559                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809278                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.350232                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11090505                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14317.042122                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11411.508378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11015485                       # number of overall hits
system.cpu.icache.overall_miss_latency     1074064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006764                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75020                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2271                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    830153000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006559                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.350232                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11015485                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 133872.992030                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2435551344                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 18193                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     117186.366053                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 102691.317754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         9111                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            718703983                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.402322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       6133                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     292                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       599819987                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.383167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  5841                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86629                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       69138.328530                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  53167.394469                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          85935                       # number of ReadReq hits
system.l2.ReadReq_miss_latency               47982000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.008011                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                          694                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency          36526000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.007930                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                     687                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11026                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61102.726555                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45180.860965                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           673718663                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11026                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      498164173                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11026                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25302                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25302                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           4.976639                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101873                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        112302.033543                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   97479.471048                       # average overall mshr miss latency
system.l2.demand_hits                           95046                       # number of demand (read+write) hits
system.l2.demand_miss_latency               766685983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.067015                       # miss rate for demand accesses
system.l2.demand_misses                          6827                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          636345987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.064080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     6528                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.108782                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.230904                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1782.278949                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3783.131120                       # Average occupied blocks per context
system.l2.overall_accesses                     101873                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       112302.033543                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  124262.664577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          95046                       # number of overall hits
system.l2.overall_miss_latency              766685983                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.067015                       # miss rate for overall accesses
system.l2.overall_misses                         6827                       # number of overall misses
system.l2.overall_mshr_hits                       297                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        3071897331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.242665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   24721                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.383334                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          6974                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        28922                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             201                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        54140                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            23617                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1400                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          10075                       # number of replacements
system.l2.sampled_refs                          18407                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5565.410069                       # Cycle average of tags in use
system.l2.total_refs                            91605                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8905                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29372075                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         246697                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       398886                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40194                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       460206                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         475786                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5816                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371031                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5764535                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.763461                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.433047                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2813531     48.81%     48.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       904517     15.69%     64.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415894      7.21%     71.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       403233      7.00%     78.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403689      7.00%     85.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192407      3.34%     89.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       147142      2.55%     91.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113091      1.96%     93.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371031      6.44%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5764535                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40165                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       785508                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.611258                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.611258                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       985892                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9737                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     11984878                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3057587                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1708720                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       157440                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12335                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3825602                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3824290                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1312                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2311103                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2310849                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              254                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1514499                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1513441                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1058                       # DTB write misses
system.switch_cpus_1.fetch.Branches            475786                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1090408                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2835975                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        25587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12151357                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        105336                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077837                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1090408                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       252513                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.987923                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      5921975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.051910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.346933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4176421     70.52%     70.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          29833      0.50%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75502      1.27%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          46036      0.78%     73.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         162231      2.74%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          44842      0.76%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          48646      0.82%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40310      0.68%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1298154     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      5921975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                190614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         378345                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179089                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.714397                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4039248                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1562538                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7495092                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10325797                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752995                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5643769                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.689267                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10330614                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42352                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66480                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2542402                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       260326                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1667534                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     10953400                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2476710                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       102357                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10479406                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1608                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       157440                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4722                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       142359                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36787                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3071                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       229349                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       197638                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3071                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38857                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.635969                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.635969                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3898566     36.84%     36.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389784      3.68%     40.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331621     12.58%     53.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18330      0.17%     53.28% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851985      8.05%     61.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2507036     23.69%     85.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1578278     14.92%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10581764                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       355567                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.033602                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51535     14.49%     14.49% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52742     14.83%     29.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     29.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.63%     33.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     33.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     33.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96794     27.22%     61.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     61.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     61.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       100770     28.34%     89.52% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        37253     10.48%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      5921975                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.786864                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.015452                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2399244     40.51%     40.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       968955     16.36%     56.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       641333     10.83%     67.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       590156      9.97%     77.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       604122     10.20%     87.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       341217      5.76%     93.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       237005      4.00%     97.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104472      1.76%     99.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        35471      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      5921975                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.731143                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10774311                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10581764                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       774125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        35140                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       530440                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1090430                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1090408                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       600933                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       433980                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2542402                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1667534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6112589                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       492019                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58177                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3148688                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       431780                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents           95                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     17871713                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     11782993                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9155428                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1626160                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       157440                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497667                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1142891                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       949668                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28759                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
