Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 15 20:16:06 2021
| Host         : LEO-WIN running 64-bit major release  (build 9200)
| Command      : report_methodology -file IIR16bit_methodology_drc_routed.rpt -pb IIR16bit_methodology_drc_routed.pb -rpx IIR16bit_methodology_drc_routed.rpx
| Design       : IIR16bit
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 34
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 33         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell filter/GEN[3].REGx/GEN[1].DFFx/y_OBUF[1]_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) filter/GEN[0].REGx/GEN[14].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[15].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[0].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[10].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[12].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[13].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[1].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[2].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[4].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[6].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[8].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[11].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[3].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[5].DFFx/q_reg/CLR, filter/GEN[0].REGx/GEN[7].DFFx/q_reg/CLR (the first 15 of 64 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_l relative to clock(s) clk44100
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on x[0] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on x[10] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on x[11] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on x[12] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on x[13] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on x[14] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on x[15] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on x[1] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on x[2] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on x[3] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on x[4] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on x[5] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on x[6] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on x[7] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on x[8] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on x[9] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on y[0] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on y[10] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on y[11] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on y[12] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on y[13] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on y[14] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on y[15] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on y[1] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on y[2] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on y[3] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on y[4] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on y[5] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on y[6] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on y[7] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on y[8] relative to clock(s) clk44100
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on y[9] relative to clock(s) clk44100
Related violations: <none>


