
lut_Sine
########

.. TODO:: No documentation available.



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/mem/lut/lut_Sine.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 41-54

Source file: `mem/lut/lut_Sine.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/mem/lut/lut_Sine.vhdl>`_


	 