TimeQuest Timing Analyzer report for DE2_115_USB_DEVICE_LED
Sun Feb 20 18:11:00 2022
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 53. Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 57. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 58. Fast 1200mV 0C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2_115_USB_DEVICE_LED                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; SDC File List                                                                                     ;
+---------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                 ; Status ; Read at                  ;
+---------------------------------------------------------------+--------+--------------------------+
; DE2_115_Qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sun Feb 20 18:10:57 2022 ;
; DE2_115_Qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc   ; OK     ; Sun Feb 20 18:10:57 2022 ;
; DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.sdc  ; OK     ; Sun Feb 20 18:10:57 2022 ;
; DE2_115_USB_DEVICE_LED.SDC                                    ; OK     ; Sun Feb 20 18:10:57 2022 ;
+---------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; altera_reserved_tck                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                    ; { altera_reserved_tck }                              ;
; CLOCK2_50                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                    ; { CLOCK2_50 }                                        ;
; CLOCK3_50                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                    ; { CLOCK3_50 }                                        ;
; CLOCK_50                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; -2.916 ; 2.084  ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK_50 ; PLL1|altpll_component|auto_generated|pll1|inclk[0] ; { PLL1|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; PLL1|altpll_component|auto_generated|pll1|inclk[0] ; { PLL1|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 83.333  ; 12.0 MHz  ; 0.000  ; 41.666 ; 50.00      ; 25        ; 6           ;        ;        ;           ;            ; false    ; CLOCK_50 ; PLL1|altpll_component|auto_generated|pll1|inclk[0] ; { PLL1|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 79.1 MHz   ; 79.1 MHz        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 88.5 MHz   ; 88.5 MHz        ; altera_reserved_tck                              ;      ;
; 114.74 MHz ; 114.74 MHz      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 1.285  ; 0.000         ;
; altera_reserved_tck                              ; 44.350 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 70.691 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.317 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.358 ; 0.000         ;
; altera_reserved_tck                              ; 0.402 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.566  ; 0.000         ;
; altera_reserved_tck                              ; 47.542 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 77.353 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; altera_reserved_tck                              ; 1.380 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 3.823 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 4.417 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.622  ; 0.000         ;
; CLOCK_50                                         ; 9.819  ; 0.000         ;
; CLOCK2_50                                        ; 16.000 ; 0.000         ;
; CLOCK3_50                                        ; 16.000 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 41.360 ; 0.000         ;
; altera_reserved_tck                              ; 49.556 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.285 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.143     ; 8.457      ;
; 1.342 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.162     ; 8.381      ;
; 1.342 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.144     ; 8.399      ;
; 1.384 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.157     ; 8.344      ;
; 1.437 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 8.285      ;
; 1.451 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 8.276      ;
; 1.466 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.141     ; 8.278      ;
; 1.505 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.150     ; 8.230      ;
; 1.510 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 8.224      ;
; 1.527 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.160     ; 8.198      ;
; 1.568 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.157     ; 8.160      ;
; 1.569 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 8.161      ;
; 1.628 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 8.099      ;
; 1.690 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 8.047      ;
; 1.706 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 8.005      ;
; 1.743 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.200     ; 7.942      ;
; 1.743 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 7.967      ;
; 1.752 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 7.978      ;
; 1.758 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[58] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.132     ; 7.995      ;
; 1.762 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.143     ; 7.980      ;
; 1.796 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.201     ; 7.888      ;
; 1.803 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[1]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 7.908      ;
; 1.809 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.141      ;
; 1.809 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.141      ;
; 1.809 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.141      ;
; 1.809 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.141      ;
; 1.809 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.141      ;
; 1.809 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.141      ;
; 1.809 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.141      ;
; 1.809 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.141      ;
; 1.811 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[52] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.143     ; 7.931      ;
; 1.815 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[58] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 7.919      ;
; 1.819 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.131      ;
; 1.819 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.131      ;
; 1.819 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.131      ;
; 1.819 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.131      ;
; 1.819 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.131      ;
; 1.819 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.131      ;
; 1.819 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.131      ;
; 1.819 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.131      ;
; 1.823 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.127      ;
; 1.823 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.127      ;
; 1.823 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.127      ;
; 1.823 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.127      ;
; 1.823 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.127      ;
; 1.823 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.127      ;
; 1.823 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.127      ;
; 1.823 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.127      ;
; 1.827 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[4]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 7.884      ;
; 1.833 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.117      ;
; 1.833 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.117      ;
; 1.833 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.117      ;
; 1.833 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.117      ;
; 1.833 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.117      ;
; 1.833 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.117      ;
; 1.833 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.117      ;
; 1.833 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.117      ;
; 1.833 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[4]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 7.877      ;
; 1.836 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[2]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 7.878      ;
; 1.836 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.114      ;
; 1.836 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.114      ;
; 1.836 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.114      ;
; 1.836 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.114      ;
; 1.836 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.114      ;
; 1.836 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.114      ;
; 1.836 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.114      ;
; 1.836 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.114      ;
; 1.837 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.162     ; 7.886      ;
; 1.844 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.179     ; 7.862      ;
; 1.846 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.104      ;
; 1.846 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.104      ;
; 1.846 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.104      ;
; 1.846 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.104      ;
; 1.846 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.104      ;
; 1.846 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.104      ;
; 1.846 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.104      ;
; 1.846 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 8.104      ;
; 1.853 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.096      ;
; 1.853 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.096      ;
; 1.853 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.096      ;
; 1.853 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.096      ;
; 1.853 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.096      ;
; 1.853 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.096      ;
; 1.853 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.096      ;
; 1.853 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[10] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.096      ;
; 1.857 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[58] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.146     ; 7.882      ;
; 1.859 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.180     ; 7.846      ;
; 1.860 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[55] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.143     ; 7.882      ;
; 1.867 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 7.846      ;
; 1.867 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.082      ;
; 1.867 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.082      ;
; 1.867 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.082      ;
; 1.867 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.082      ;
; 1.867 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.082      ;
; 1.867 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.082      ;
; 1.867 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.082      ;
; 1.867 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[10] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 8.082      ;
; 1.868 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[52] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.162     ; 7.855      ;
; 1.871 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.157     ; 7.857      ;
; 1.875 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[1]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 7.835      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.350 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 5.796      ;
; 44.736 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 5.366      ;
; 44.874 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 5.272      ;
; 44.898 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 5.203      ;
; 45.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 4.566      ;
; 46.083 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 4.019      ;
; 46.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 3.999      ;
; 46.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 3.771      ;
; 46.461 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 3.652      ;
; 46.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.501      ;
; 46.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.361      ;
; 46.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 3.290      ;
; 47.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.988      ;
; 47.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 2.959      ;
; 47.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.934      ;
; 47.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.820      ;
; 47.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.762      ;
; 47.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.750      ;
; 47.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.637      ;
; 47.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.592      ;
; 47.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.606      ;
; 47.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.549      ;
; 47.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.269      ;
; 48.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.147      ;
; 48.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.070      ;
; 48.815 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 1.296      ;
; 94.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.145      ;
; 94.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.145      ;
; 94.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.135      ;
; 94.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.135      ;
; 94.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.098      ;
; 94.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.098      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.006      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.006      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.006      ;
; 94.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.996      ;
; 94.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.995      ;
; 94.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.994      ;
; 94.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.995      ;
; 94.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.984      ;
; 94.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.984      ;
; 94.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.978      ;
; 94.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.977      ;
; 94.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.947      ;
; 94.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.947      ;
; 94.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.928      ;
; 94.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.928      ;
; 94.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.928      ;
; 94.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.928      ;
; 94.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.928      ;
; 94.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.928      ;
; 94.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.928      ;
; 94.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.928      ;
; 94.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.928      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.909      ;
; 95.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.908      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.867      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.867      ;
; 95.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.867      ;
; 95.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.777      ;
; 95.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.777      ;
; 95.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.777      ;
; 95.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.777      ;
; 95.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.777      ;
; 95.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.777      ;
; 95.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.777      ;
; 95.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.777      ;
; 95.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.777      ;
; 95.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.756      ;
; 95.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.756      ;
; 95.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.756      ;
; 95.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.756      ;
; 95.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.756      ;
; 95.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.756      ;
; 95.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.756      ;
; 95.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.756      ;
; 95.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.756      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.746      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.746      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.746      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.746      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.716      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.716      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.716      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.704      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.704      ;
; 95.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.704      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.589      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.589      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.589      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.589      ;
; 95.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.558      ;
; 95.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.558      ;
; 95.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.558      ;
; 95.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.558      ;
; 95.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.558      ;
; 95.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.558      ;
; 95.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.558      ;
; 95.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.485      ;
; 95.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.485      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.691 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.040     ; 12.524     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.803 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.170      ; 12.622     ;
; 70.848 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 12.489     ;
; 70.994 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.176      ; 12.553     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
; 70.995 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.182      ; 12.442     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.317 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 0.971      ;
; 0.318 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 0.972      ;
; 0.330 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.007      ;
; 0.335 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.007      ;
; 0.337 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.014      ;
; 0.338 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.011      ;
; 0.349 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.026      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.032      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.025      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.014      ;
; 0.358 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.035      ;
; 0.358 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.035      ;
; 0.358 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.029      ;
; 0.363 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.036      ;
; 0.367 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.040      ;
; 0.367 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.037      ;
; 0.369 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_st_data[29]                                                                                                                                                                  ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ram_block1a28~porta_datain_reg0                                               ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.029      ;
; 0.369 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.046      ;
; 0.369 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.039      ;
; 0.373 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.032      ;
; 0.377 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.048      ;
; 0.381 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.052      ;
; 0.385 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.062      ;
; 0.385 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.056      ;
; 0.386 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_data_module:DE2_115_Qsys_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.058      ;
; 0.387 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.058      ;
; 0.387 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.058      ;
; 0.393 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.066      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][103]                                                                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][103]                                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[7]                                                                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[7]                                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.000                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.000                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.000                                                                                                                                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.000                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.101                                                                                                                                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.101                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|init_done                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|init_done                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.060      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000100000                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000100000                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[0]                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[0]                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[1]                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[1]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[0]                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[0]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000100                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000100                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.100000000                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.100000000                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|wr_address                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|wr_address                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|i_read                                                                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|i_read                                                                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|has_pending_responses                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|has_pending_responses                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[2]                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[2]                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[1]                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[1]                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                           ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                      ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                      ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                      ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[8]                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[8]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|write                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|write                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|read                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|read                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|jtag_break             ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|jtag_break             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|break_on_reset         ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|break_on_reset         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_rd                      ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_rd                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_ram_rd                  ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_ram_rd                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_error          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_error          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_ready          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_ready          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|resetlatch             ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|resetlatch             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_ram_wr                  ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_ram_wr                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_single_step_mode ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_single_step_mode ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                              ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.101                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.101                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_request                                                                                                                                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_request                                                                                                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.061      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~porta_address_reg0             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.448      ; 1.028      ;
; 0.378 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~porta_address_reg0             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.448      ; 1.048      ;
; 0.387 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                                          ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|timeout_occurred                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|timeout_occurred                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][87]                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][87]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][87]                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][87]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[1]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[1]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[3]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[3]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[1]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[1]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[2]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[2]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[1]                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[1]                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[3]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[3]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[2]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[2]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[1]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[1]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[0]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[0]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[1]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[1]                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[1]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[1]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[1]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[1]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[3]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[3]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[2]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[2]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][87]                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][87]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][87]                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][87]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[0]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[0]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[0]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[0]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[0]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[0]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[0]                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[0]                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[0]                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[0]                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[0]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[0]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.421 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.687      ;
; 0.427 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[2]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[2]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][87]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[1]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[1]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|counter_snapshot[20]                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[4]                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[11]                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[11]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][87]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[8]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[9]                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[9]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d2_data_in[3]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[3]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[0]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[1]                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[1]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[5]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|counter_snapshot[26]                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[10]                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[13]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[13]                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[14]                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[14]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[31]                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|readdata[15]                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[1]                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[2]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.438 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[1]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d2_data_in[1]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[2]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d2_data_in[2]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[3]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d2_data_in[3]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.704      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.410 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.696      ;
; 0.411 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.697      ;
; 0.419 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.705      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.692      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.443 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.710      ;
; 0.450 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.450 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[11]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[4]                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[10]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.720      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.729      ;
; 0.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.728      ;
; 0.554 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.558 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[9]                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.825      ;
; 0.558 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.825      ;
; 0.559 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.826      ;
; 0.559 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[13]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.826      ;
; 0.560 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.560 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.561 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.828      ;
; 0.561 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.828      ;
; 0.561 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.828      ;
; 0.562 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.562 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.575 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[37]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.581 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.847      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.851      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.851      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.853      ;
; 0.591 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.859      ;
; 0.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.861      ;
; 0.596 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.864      ;
; 0.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.888      ;
; 0.604 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.872      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.879      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.886      ;
; 0.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.889      ;
; 0.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.892      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.566 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[20]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.268     ; 5.041      ;
; 4.566 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[22]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.265     ; 5.044      ;
; 4.566 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[19]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.268     ; 5.041      ;
; 4.566 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[16]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.265     ; 5.044      ;
; 4.567 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[21]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.297     ; 5.011      ;
; 4.568 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[17]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.276     ; 5.031      ;
; 4.581 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[18]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 5.033      ;
; 4.584 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[23]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 5.020      ;
; 4.585 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[31]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.212     ; 5.078      ;
; 4.585 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[2]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 5.075      ;
; 4.585 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[4]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.215     ; 5.075      ;
; 4.590 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[7]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 5.067      ;
; 4.590 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[25]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 5.068      ;
; 4.590 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[28]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 5.067      ;
; 4.590 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[30]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 5.067      ;
; 4.590 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[27]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 5.068      ;
; 4.590 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[26]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 5.068      ;
; 4.592 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[14]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.259     ; 5.024      ;
; 4.593 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[3]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 5.144      ;
; 4.593 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[22]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.154     ; 5.138      ;
; 4.593 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[20]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.157     ; 5.135      ;
; 4.593 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[19]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.157     ; 5.135      ;
; 4.593 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[16]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.154     ; 5.138      ;
; 4.593 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[3]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 5.144      ;
; 4.594 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 5.105      ;
; 4.595 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[2]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.165     ; 5.125      ;
; 4.595 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[17]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.165     ; 5.125      ;
; 4.596 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[11]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 5.008      ;
; 4.600 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[5]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 5.057      ;
; 4.600 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[6]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.218     ; 5.057      ;
; 4.600 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[3]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.229     ; 5.046      ;
; 4.601 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[29]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.209     ; 5.065      ;
; 4.603 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[15]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.233     ; 5.039      ;
; 4.603 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[9]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.233     ; 5.039      ;
; 4.603 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[8]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.233     ; 5.039      ;
; 4.603 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[24]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.233     ; 5.039      ;
; 4.607 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[0]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.259     ; 5.009      ;
; 4.608 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[18]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.150     ; 5.127      ;
; 4.611 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.160     ; 5.114      ;
; 4.611 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_bank[1]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 5.177      ;
; 4.612 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[0]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.172      ;
; 4.612 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[31]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.172      ;
; 4.612 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[4]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 5.169      ;
; 4.612 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[2]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 5.169      ;
; 4.617 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[30]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 5.161      ;
; 4.617 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[28]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 5.161      ;
; 4.617 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[27]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 5.162      ;
; 4.617 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[26]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 5.162      ;
; 4.617 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[25]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 5.162      ;
; 4.617 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[7]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 5.161      ;
; 4.617 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[0]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 5.161      ;
; 4.617 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[10]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 5.037      ;
; 4.617 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[1]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.224     ; 5.034      ;
; 4.617 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[12]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 5.037      ;
; 4.618 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.143     ; 5.124      ;
; 4.618 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.143     ; 5.124      ;
; 4.619 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[1]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.154     ; 5.112      ;
; 4.619 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[14]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 5.118      ;
; 4.619 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[13]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.237     ; 5.019      ;
; 4.621 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.136     ; 5.128      ;
; 4.621 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[12]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.136     ; 5.128      ;
; 4.621 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[11]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 5.133      ;
; 4.622 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[11]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.160     ; 5.103      ;
; 4.622 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[4]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.160     ; 5.103      ;
; 4.622 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[1]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.160     ; 5.103      ;
; 4.627 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[6]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 5.151      ;
; 4.627 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[5]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 5.151      ;
; 4.627 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[3]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 5.140      ;
; 4.628 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[29]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 5.159      ;
; 4.628 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[10]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 5.159      ;
; 4.630 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[24]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 5.133      ;
; 4.630 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[15]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 5.133      ;
; 4.630 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[9]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 5.133      ;
; 4.630 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[8]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 5.133      ;
; 4.631 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.129     ; 5.125      ;
; 4.631 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[2]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.157     ; 5.097      ;
; 4.631 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_bank[0]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.157     ; 5.097      ;
; 4.634 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[0]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 5.103      ;
; 4.634 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 5.103      ;
; 4.644 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[12]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 5.131      ;
; 4.644 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[10]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 5.131      ;
; 4.644 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[1]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 5.128      ;
; 4.646 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[13]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.126     ; 5.113      ;
; 4.730 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|rd_valid[0]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 5.206      ;
; 4.730 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|rd_valid[1]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 5.206      ;
; 4.730 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|rd_valid[2]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 5.206      ;
; 4.730 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_valid                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 5.206      ;
; 4.730 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[31]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 5.206      ;
; 4.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[21]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.156      ;
; 4.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[18]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.156      ;
; 4.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[16]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.156      ;
; 4.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[17]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.156      ;
; 4.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_valid                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.156      ;
; 4.767 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.150      ;
; 4.767 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.150      ;
; 4.770 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[13]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 5.120      ;
; 4.770 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 5.120      ;
; 4.770 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[14]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 5.120      ;
; 4.770 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[19]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 5.120      ;
; 4.770 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[3]          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 5.120      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.588      ;
; 48.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 1.994      ;
; 96.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.304      ;
; 96.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.137      ;
; 96.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.137      ;
; 96.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.137      ;
; 96.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.137      ;
; 96.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.137      ;
; 96.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.071      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.943      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.943      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.943      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.943      ;
; 96.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.943      ;
; 96.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.941      ;
; 96.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.941      ;
; 96.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.941      ;
; 96.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.941      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.747      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.747      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.747      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.747      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.642      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.642      ;
; 97.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.642      ;
; 97.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.606      ;
; 97.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.606      ;
; 97.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.606      ;
; 97.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.606      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.601      ;
; 97.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.594      ;
; 97.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.594      ;
; 97.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.594      ;
; 97.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.594      ;
; 97.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.594      ;
; 97.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.594      ;
; 97.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.594      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.589      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.588      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.588      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.588      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.588      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.588      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.588      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.588      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.588      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.588      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.559      ;
; 97.353 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.565      ;
; 97.353 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.565      ;
; 97.353 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.565      ;
; 97.353 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.565      ;
; 97.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.291      ;
; 97.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.291      ;
; 97.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.291      ;
; 97.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.291      ;
; 97.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.279      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.101      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.101      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.101      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.101      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.101      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.101      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.101      ;
; 98.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.920      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.824      ;
; 98.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.754      ;
; 98.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.754      ;
; 98.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.754      ;
; 98.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.754      ;
; 98.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.750      ;
; 98.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.750      ;
; 98.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.750      ;
; 98.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.750      ;
; 98.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.750      ;
; 98.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.750      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 77.353 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.065     ; 5.913      ;
; 77.372 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.077     ; 5.882      ;
; 77.374 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.879      ;
; 77.374 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.080     ; 5.877      ;
; 77.374 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.080     ; 5.877      ;
; 77.374 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.080     ; 5.877      ;
; 77.540 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[33]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.226      ; 5.941      ;
; 77.540 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[34]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.226      ; 5.941      ;
; 77.540 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[35]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.226      ; 5.941      ;
; 77.540 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[36]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.226      ; 5.941      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.570 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.232      ; 5.917      ;
; 77.744 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 5.520      ;
; 77.744 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 5.520      ;
; 77.744 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 5.520      ;
; 77.744 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 5.520      ;
; 77.744 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 5.520      ;
; 77.744 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 5.520      ;
; 77.744 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 5.520      ;
; 77.744 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 5.520      ;
; 77.744 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 5.520      ;
; 77.744 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 5.520      ;
; 77.744 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 5.520      ;
; 77.748 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[9]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.047     ; 5.536      ;
; 77.748 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[17]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.047     ; 5.536      ;
; 77.749 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[24]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.046     ; 5.536      ;
; 77.749 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[25]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.046     ; 5.536      ;
; 77.749 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[26]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.046     ; 5.536      ;
; 77.749 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[27]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.046     ; 5.536      ;
; 77.749 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[28]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.046     ; 5.536      ;
; 77.749 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[29]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.046     ; 5.536      ;
; 77.749 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[30]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.046     ; 5.536      ;
; 77.749 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[31]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.046     ; 5.536      ;
; 77.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[0]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.094     ; 5.487      ;
; 77.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[1]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.094     ; 5.487      ;
; 77.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[2]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.094     ; 5.487      ;
; 77.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[3]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.094     ; 5.487      ;
; 77.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[12]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.094     ; 5.487      ;
; 77.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[13]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.094     ; 5.487      ;
; 77.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[14]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.094     ; 5.487      ;
; 77.750 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[15]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.094     ; 5.487      ;
; 77.751 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[4]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.070     ; 5.510      ;
; 77.751 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[5]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.070     ; 5.510      ;
; 77.751 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[7]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.070     ; 5.510      ;
; 77.751 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[16]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.070     ; 5.510      ;
; 77.751 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[18]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.070     ; 5.510      ;
; 77.751 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[19]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.070     ; 5.510      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.076     ; 5.503      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.501      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.501      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.501      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.501      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.076     ; 5.503      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.076     ; 5.503      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.501      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.501      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.501      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.501      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.501      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.501      ;
; 77.752 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.078     ; 5.501      ;
; 77.753 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[8]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.115     ; 5.463      ;
; 77.753 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[10]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.115     ; 5.463      ;
; 77.753 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[20]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.115     ; 5.463      ;
; 77.753 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[21]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.115     ; 5.463      ;
; 77.753 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[22]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.115     ; 5.463      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.645      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.645      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.645      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.645      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.645      ;
; 1.380  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.645      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.647      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.647      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.647      ;
; 1.382  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.647      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.429  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.693      ;
; 1.502  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.770      ;
; 1.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.978      ;
; 1.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.978      ;
; 1.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.978      ;
; 1.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.978      ;
; 1.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.978      ;
; 1.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.978      ;
; 1.670  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 1.978      ;
; 1.885  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.192      ;
; 1.885  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.192      ;
; 1.885  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.192      ;
; 1.885  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.192      ;
; 1.887  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.186      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.163  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.455      ;
; 2.181  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.476      ;
; 2.181  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.476      ;
; 2.181  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.476      ;
; 2.181  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.476      ;
; 2.181  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.476      ;
; 2.181  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.476      ;
; 2.181  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.476      ;
; 2.181  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.476      ;
; 2.181  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.476      ;
; 2.183  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.480      ;
; 2.183  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.480      ;
; 2.183  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.480      ;
; 2.183  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.480      ;
; 2.183  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.480      ;
; 2.183  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.480      ;
; 2.183  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.480      ;
; 2.184  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.477      ;
; 2.186  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.452      ;
; 2.186  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.452      ;
; 2.186  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.452      ;
; 2.186  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.452      ;
; 2.193  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.487      ;
; 2.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.490      ;
; 2.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.490      ;
; 2.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.490      ;
; 2.194  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.490      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.533      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.533      ;
; 2.268  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.533      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.607      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.607      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.607      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.607      ;
; 2.426  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.745      ;
; 2.426  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.745      ;
; 2.426  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.745      ;
; 2.426  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.745      ;
; 2.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.802      ;
; 2.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.802      ;
; 2.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.802      ;
; 2.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.802      ;
; 2.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.802      ;
; 2.620  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.940      ;
; 2.620  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.940      ;
; 2.620  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.940      ;
; 2.620  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.940      ;
; 2.620  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.940      ;
; 2.622  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 2.939      ;
; 2.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.042      ;
; 51.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.306      ; 1.895      ;
; 51.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.342      ; 2.476      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[2]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[1]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[0]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 4.508      ;
; 3.907 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq0                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 4.569      ;
; 3.907 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq3                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 4.569      ;
; 3.907 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq1                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 4.569      ;
; 3.907 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq4                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 4.569      ;
; 4.240 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.001                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.515      ;
; 4.240 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.000                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.515      ;
; 4.240 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.000                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.515      ;
; 4.240 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.101                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.515      ;
; 4.240 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|init_done                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.515      ;
; 4.240 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.515      ;
; 4.240 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.515      ;
; 4.240 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.515      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.515      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.010000000                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.511      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[1]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.511      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[2]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.511      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.001000000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.511      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[0]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.511      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[0]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.534      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[2]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.534      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[4]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.534      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[5]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.534      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[6]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.534      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[7]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.534      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[8]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.534      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[11]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.534      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[12]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.534      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[13]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.534      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.010                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.515      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.010                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.515      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.111                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.515      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.111                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.515      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[0]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.515      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[2]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.515      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[1]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.515      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.011                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.515      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.101                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.515      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.010000000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.511      ;
; 4.241 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.515      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[27]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.534      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[26]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.534      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[25]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.534      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[24]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.534      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.534      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[22]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.534      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000100000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 4.524      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.000000001                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.523      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000010000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 4.524      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000001000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 4.524      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000100                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 4.524      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.100000000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 4.524      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[1]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.535      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[3]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.535      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[9]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.535      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[10]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.535      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.523      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_request                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.523      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000001                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.523      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000010                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.523      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[25]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.516      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[27]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.516      ;
; 4.242 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[24]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.516      ;
; 4.243 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[28]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.510      ;
; 4.243 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[30]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.510      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.543      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[20]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.543      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[19]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.543      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[18]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.543      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[17]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 4.543      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[16]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.539      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[15]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.539      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[14]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.539      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.538      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[2]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.538      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[1]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.538      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[0]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.538      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.000001000                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.534      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.000010000                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.534      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.534      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[6]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.534      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[5]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.534      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[4]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.534      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[3]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.534      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[2]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.534      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][103]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.534      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][103]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.534      ;
; 4.251 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[7]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.534      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.417 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.524      ; 5.127      ;
; 4.417 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[1]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.524      ; 5.127      ;
; 4.417 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.524      ; 5.127      ;
; 4.810 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[9]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 5.158      ;
; 4.810 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[17]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 5.158      ;
; 4.810 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[24]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 5.159      ;
; 4.810 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[25]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 5.159      ;
; 4.810 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[26]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 5.159      ;
; 4.810 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[27]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 5.159      ;
; 4.810 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[28]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 5.159      ;
; 4.810 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[29]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 5.159      ;
; 4.810 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[30]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 5.159      ;
; 4.810 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[31]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 5.159      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 5.138      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 5.138      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 5.138      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 5.138      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 5.138      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[4]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.137      ; 5.134      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[5]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.137      ; 5.134      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[7]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.137      ; 5.134      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[16]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.137      ; 5.134      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[18]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.137      ; 5.134      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[19]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.137      ; 5.134      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 5.138      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 5.138      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 5.138      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 5.138      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 5.138      ;
; 4.811 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 5.138      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.131      ; 5.129      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.129      ; 5.127      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.129      ; 5.127      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.129      ; 5.127      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.129      ; 5.127      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.131      ; 5.129      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.131      ; 5.129      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.129      ; 5.127      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.129      ; 5.127      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.129      ; 5.127      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.129      ; 5.127      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.129      ; 5.127      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.129      ; 5.127      ;
; 4.812 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.129      ; 5.127      ;
; 4.813 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[0]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.111      ;
; 4.813 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[1]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.111      ;
; 4.813 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[2]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.111      ;
; 4.813 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[3]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.111      ;
; 4.813 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[12]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.111      ;
; 4.813 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[13]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.111      ;
; 4.813 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[14]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.111      ;
; 4.813 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[15]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.111      ;
; 4.814 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[8]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 5.090      ;
; 4.814 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[10]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 5.090      ;
; 4.814 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[20]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 5.090      ;
; 4.814 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[21]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 5.090      ;
; 4.814 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[22]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 5.090      ;
; 4.814 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[23]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 5.090      ;
; 4.834 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 5.141      ;
; 4.834 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 5.141      ;
; 4.834 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|read_latency_shift_reg[0]                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 5.141      ;
; 4.834 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][87]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 5.141      ;
; 4.834 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][87]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 5.141      ;
; 4.834 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|av_readdata_pre[2]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 5.141      ;
; 4.834 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|av_readdata_pre[2]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 5.141      ;
; 4.834 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|av_readdata_pre[4]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 5.141      ;
; 4.834 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|av_readdata_pre[4]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 5.141      ;
; 4.834 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|av_readdata_pre[6]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 5.141      ;
; 4.834 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|av_readdata_pre[6]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 5.141      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 5.137      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 5.137      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|timeout_occurred                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 5.140      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 5.140      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|read_latency_shift_reg[0]                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 5.137      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 5.137      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.116      ; 5.137      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 5.140      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[10]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 5.127      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[26]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 5.127      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[24]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 5.127      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[8]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 5.127      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[7]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 5.127      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[23]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 5.127      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|force_reload                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.118      ; 5.139      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|control_register[1]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 5.140      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_is_running                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 5.140      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|control_register[3]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 5.122      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|control_register[2]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 5.122      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|control_register[0]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 5.140      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[9]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.130      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[0]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.130      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[1]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.130      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[2]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.130      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[3]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.130      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[5]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.130      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[6]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.130      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[8]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.130      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[10]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 5.133      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[13]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.130      ;
; 4.835 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[14]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 5.130      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 46
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.543
Worst Case Available Settling Time: 18.208 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 85.19 MHz ; 85.19 MHz       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 99.07 MHz ; 99.07 MHz       ; altera_reserved_tck                              ;      ;
; 123.5 MHz ; 123.5 MHz       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 1.903  ; 0.000         ;
; altera_reserved_tck                              ; 44.953 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 71.595 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.322 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.340 ; 0.000         ;
; altera_reserved_tck                              ; 0.353 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 5.056  ; 0.000         ;
; altera_reserved_tck                              ; 47.833 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 77.976 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; altera_reserved_tck                              ; 1.265 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 3.440 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 4.027 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.648  ; 0.000         ;
; CLOCK_50                                         ; 9.799  ; 0.000         ;
; CLOCK2_50                                        ; 16.000 ; 0.000         ;
; CLOCK3_50                                        ; 16.000 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 41.353 ; 0.000         ;
; altera_reserved_tck                              ; 49.488 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.903 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 7.855      ;
; 1.960 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.152     ; 7.777      ;
; 2.013 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.132     ; 7.744      ;
; 2.035 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.146     ; 7.708      ;
; 2.070 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.153     ; 7.666      ;
; 2.099 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.140     ; 7.650      ;
; 2.108 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.141     ; 7.640      ;
; 2.128 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.130     ; 7.631      ;
; 2.145 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.147     ; 7.597      ;
; 2.172 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.146     ; 7.571      ;
; 2.197 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 7.541      ;
; 2.259 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 7.485      ;
; 2.282 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.147     ; 7.460      ;
; 2.320 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 7.384      ;
; 2.336 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.139     ; 7.414      ;
; 2.340 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 7.418      ;
; 2.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.160     ; 7.376      ;
; 2.356 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[58] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 7.413      ;
; 2.376 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[1]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.165     ; 7.348      ;
; 2.396 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 7.348      ;
; 2.397 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.152     ; 7.340      ;
; 2.401 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[4]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.165     ; 7.323      ;
; 2.410 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[4]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 7.313      ;
; 2.413 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[58] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.141     ; 7.335      ;
; 2.416 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 7.309      ;
; 2.425 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.165     ; 7.299      ;
; 2.427 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[2]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.162     ; 7.300      ;
; 2.430 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 7.273      ;
; 2.454 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[52] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 7.304      ;
; 2.457 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.504      ;
; 2.457 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.504      ;
; 2.457 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.504      ;
; 2.457 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.504      ;
; 2.457 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.504      ;
; 2.457 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.504      ;
; 2.457 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.504      ;
; 2.457 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.504      ;
; 2.457 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 7.271      ;
; 2.459 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.502      ;
; 2.459 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.502      ;
; 2.459 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.502      ;
; 2.459 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.502      ;
; 2.459 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.502      ;
; 2.459 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.502      ;
; 2.459 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.502      ;
; 2.459 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.502      ;
; 2.462 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.499      ;
; 2.462 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.499      ;
; 2.462 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.499      ;
; 2.462 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.499      ;
; 2.462 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.499      ;
; 2.462 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.499      ;
; 2.462 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.499      ;
; 2.462 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.499      ;
; 2.464 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[55] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 7.294      ;
; 2.464 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.497      ;
; 2.464 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.497      ;
; 2.464 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.497      ;
; 2.464 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.497      ;
; 2.464 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.497      ;
; 2.464 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.497      ;
; 2.464 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.497      ;
; 2.464 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.497      ;
; 2.469 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.492      ;
; 2.469 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.492      ;
; 2.469 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.492      ;
; 2.469 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.492      ;
; 2.469 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.492      ;
; 2.469 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.492      ;
; 2.469 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.492      ;
; 2.469 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.492      ;
; 2.472 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.146     ; 7.271      ;
; 2.474 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.487      ;
; 2.474 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.487      ;
; 2.474 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.487      ;
; 2.474 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.487      ;
; 2.474 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.487      ;
; 2.474 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.487      ;
; 2.474 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.487      ;
; 2.474 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.487      ;
; 2.486 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[1]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.166     ; 7.237      ;
; 2.488 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[58] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 7.266      ;
; 2.498 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.460      ;
; 2.498 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.460      ;
; 2.498 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.460      ;
; 2.498 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.460      ;
; 2.498 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.460      ;
; 2.498 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.460      ;
; 2.498 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.460      ;
; 2.498 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[10] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.460      ;
; 2.500 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.458      ;
; 2.500 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.458      ;
; 2.500 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.458      ;
; 2.500 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.458      ;
; 2.500 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.458      ;
; 2.500 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.458      ;
; 2.500 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.458      ;
; 2.500 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[10] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.458      ;
; 2.510 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.448      ;
; 2.510 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.448      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.953 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 5.272      ;
; 45.320 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 4.864      ;
; 45.433 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.792      ;
; 45.473 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 4.711      ;
; 46.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.203      ;
; 46.499 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 3.686      ;
; 46.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.580      ;
; 46.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.452      ;
; 46.827 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.367      ;
; 47.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.169      ;
; 47.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.051      ;
; 47.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.950      ;
; 47.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 2.774      ;
; 47.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.671      ;
; 47.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.687      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 2.588      ;
; 47.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.519      ;
; 47.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.466      ;
; 47.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 2.401      ;
; 47.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.406      ;
; 47.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.399      ;
; 47.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.298      ;
; 48.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.030      ;
; 48.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 1.924      ;
; 48.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 1.872      ;
; 49.018 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 1.176      ;
; 95.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.719      ;
; 95.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.719      ;
; 95.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.713      ;
; 95.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.713      ;
; 95.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.679      ;
; 95.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.679      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.629      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.629      ;
; 95.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.623      ;
; 95.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.623      ;
; 95.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.625      ;
; 95.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.625      ;
; 95.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.625      ;
; 95.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.589      ;
; 95.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.589      ;
; 95.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.573      ;
; 95.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.573      ;
; 95.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.567      ;
; 95.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.567      ;
; 95.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.533      ;
; 95.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.533      ;
; 95.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.531      ;
; 95.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.531      ;
; 95.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.531      ;
; 95.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.531      ;
; 95.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.531      ;
; 95.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.531      ;
; 95.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.531      ;
; 95.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.531      ;
; 95.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.531      ;
; 95.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.474      ;
; 95.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.474      ;
; 95.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.474      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.441      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.441      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.441      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.441      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.441      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.441      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.441      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.441      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.441      ;
; 95.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.423      ;
; 95.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.423      ;
; 95.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.423      ;
; 95.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.423      ;
; 95.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.384      ;
; 95.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.384      ;
; 95.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.384      ;
; 95.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.385      ;
; 95.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.385      ;
; 95.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.385      ;
; 95.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.385      ;
; 95.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.385      ;
; 95.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.385      ;
; 95.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.385      ;
; 95.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.385      ;
; 95.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.385      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.328      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.328      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.328      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.246      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.246      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.246      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.246      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.246      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.246      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.246      ;
; 95.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.217      ;
; 95.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.217      ;
; 95.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.217      ;
; 95.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.217      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.171      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.171      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.595 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 11.635     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.725 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.149      ; 11.688     ;
; 71.768 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.029     ; 11.566     ;
; 71.898 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.154      ; 11.619     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
; 71.935 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.159      ; 11.488     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.322 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.384      ; 0.907      ;
; 0.324 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.384      ; 0.909      ;
; 0.333 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.942      ;
; 0.334 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.402      ; 0.937      ;
; 0.335 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 0.941      ;
; 0.338 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.947      ;
; 0.339 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.352 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.961      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[1]                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[1]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[0]                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[0]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|wr_address                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|wr_address                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][103]                                                                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][103]                                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|i_read                                                                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|i_read                                                                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[7]                                                                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[7]                                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_request                                                                                                                                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_request                                                                                                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.402      ; 0.956      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000100000                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000100000                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[0]                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[0]                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000100                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000100                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.100000000                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.100000000                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|has_pending_responses                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|has_pending_responses                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[2]                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[2]                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[1]                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[1]                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                           ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                      ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                      ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                      ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[8]                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[8]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|write                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|write                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|read                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|read                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|jtag_break             ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|jtag_break             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|break_on_reset         ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|break_on_reset         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_rd                      ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_rd                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_ram_rd                  ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_ram_rd                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_error          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_error          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_ready          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_ready          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|resetlatch             ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|resetlatch             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_ram_wr                  ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|jtag_ram_wr                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_single_step_mode ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_single_step_mode ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[1]                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[1]                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                              ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_debug_mode                                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_debug_mode                                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                           ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                      ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.000                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.000                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.000                                                                                                                                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.000                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.101                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.101                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.101                                                                                                                                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.101                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|init_done                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|init_done                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_ocimem:the_DE2_115_Qsys_cpu_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_go             ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_go             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|d_write                                                                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|d_write                                                                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_stall                                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_stall                                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|d_read                                                                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|d_read                                                                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_active                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_active                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[0]                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[0]                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[4]                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[4]                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[2]                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[2]                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[6]                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[6]                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[3]                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_line[3]                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.340 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                                          ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][87]                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][87]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][87]                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][87]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~porta_address_reg0             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.402      ; 0.956      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|timeout_occurred                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|timeout_occurred                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[1]                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[1]                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[1]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[1]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[0]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[0]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[1]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[1]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[1]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[1]                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[1]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[1]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[3]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[3]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[1]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[1]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[2]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[2]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][87]                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][87]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][87]                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][87]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[3]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[3]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[2]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[2]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[1]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[1]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[3]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[3]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[2]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[2]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[0]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[0]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[0]                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[0]                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[0]                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[0]                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[0]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[0]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[0]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[0]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[0]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[0]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.608      ;
; 0.375 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~porta_address_reg0             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.402      ; 0.978      ;
; 0.380 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.623      ;
; 0.386 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.630      ;
; 0.386 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[1]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[1]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][87]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.631      ;
; 0.387 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[2]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[2]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][87]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.632      ;
; 0.389 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.631      ;
; 0.390 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[1]                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.632      ;
; 0.390 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.632      ;
; 0.390 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.632      ;
; 0.395 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[11]                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[11]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[9]                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[9]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[0]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|counter_snapshot[20]                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[4]                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[8]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[2]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[5]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|counter_snapshot[26]                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[10]                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[13]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[13]                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[14]                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[14]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d2_data_in[3]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[3]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[1]                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[1]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[31]                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|readdata[15]                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.642      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[1]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d2_data_in[1]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.646      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.380 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.640      ;
; 0.381 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.641      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.629      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.628      ;
; 0.388 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.648      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.633      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.652      ;
; 0.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.657      ;
; 0.415 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[11]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[4]                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.420 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[10]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.667      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.507 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.511 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.754      ;
; 0.512 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.756      ;
; 0.513 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.757      ;
; 0.513 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[9]                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.755      ;
; 0.514 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.514 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.514 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.514 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.514 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[13]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.756      ;
; 0.515 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.515 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.758      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.528 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[37]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.534 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.776      ;
; 0.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.779      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.780      ;
; 0.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.783      ;
; 0.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.785      ;
; 0.547 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.792      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.795      ;
; 0.551 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.811      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.803      ;
; 0.560 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.805      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.804      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.811      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.817      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.820      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.820      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 5.056 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[20]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.249     ; 4.575      ;
; 5.056 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[22]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.246     ; 4.578      ;
; 5.056 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[19]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.249     ; 4.575      ;
; 5.056 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[16]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.246     ; 4.578      ;
; 5.057 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[17]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.256     ; 4.567      ;
; 5.058 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[21]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.277     ; 4.545      ;
; 5.071 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[22]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.139     ; 4.679      ;
; 5.071 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[20]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.142     ; 4.676      ;
; 5.071 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[19]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.142     ; 4.676      ;
; 5.071 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[16]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.139     ; 4.679      ;
; 5.072 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[3]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 4.686      ;
; 5.072 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[2]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.149     ; 4.668      ;
; 5.072 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[17]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.149     ; 4.668      ;
; 5.072 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[3]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 4.686      ;
; 5.072 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[18]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.240     ; 4.568      ;
; 5.073 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 4.646      ;
; 5.073 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[23]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.252     ; 4.555      ;
; 5.077 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[31]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 4.606      ;
; 5.077 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[7]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.201     ; 4.602      ;
; 5.077 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[25]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.200     ; 4.603      ;
; 5.077 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[28]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.201     ; 4.602      ;
; 5.077 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[30]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.201     ; 4.602      ;
; 5.077 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[27]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.200     ; 4.603      ;
; 5.077 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[26]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.200     ; 4.603      ;
; 5.077 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[2]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 4.605      ;
; 5.077 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[4]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 4.605      ;
; 5.078 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[14]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.244     ; 4.558      ;
; 5.079 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[11]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 4.544      ;
; 5.087 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[18]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.133     ; 4.669      ;
; 5.087 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[29]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 4.600      ;
; 5.088 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 4.656      ;
; 5.088 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[5]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.202     ; 4.590      ;
; 5.088 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[15]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 4.575      ;
; 5.088 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[9]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 4.575      ;
; 5.088 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[6]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.202     ; 4.590      ;
; 5.088 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[3]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.212     ; 4.580      ;
; 5.088 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[8]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 4.575      ;
; 5.088 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[24]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 4.575      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[0]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.707      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[31]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 4.707      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[30]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.703      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[28]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.703      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[27]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.704      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[26]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.704      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[25]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.704      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[7]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.703      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[4]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 4.706      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[2]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 4.706      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[0]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.703      ;
; 5.092 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_bank[1]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 4.713      ;
; 5.093 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[14]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.137     ; 4.659      ;
; 5.093 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 4.665      ;
; 5.093 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.131     ; 4.665      ;
; 5.093 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.125     ; 4.671      ;
; 5.093 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[12]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.125     ; 4.671      ;
; 5.093 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[11]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 4.676      ;
; 5.094 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[1]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.143     ; 4.652      ;
; 5.094 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[11]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.150     ; 4.645      ;
; 5.094 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[4]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.150     ; 4.645      ;
; 5.094 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[1]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.150     ; 4.645      ;
; 5.094 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[0]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.244     ; 4.542      ;
; 5.102 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[29]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.701      ;
; 5.102 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[10]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 4.701      ;
; 5.102 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[13]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.223     ; 4.555      ;
; 5.102 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[1]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.209     ; 4.569      ;
; 5.103 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[24]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.676      ;
; 5.103 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[15]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.676      ;
; 5.103 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[9]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.676      ;
; 5.103 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[8]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 4.676      ;
; 5.103 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[6]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.691      ;
; 5.103 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[5]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.691      ;
; 5.103 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[3]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.681      ;
; 5.103 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[10]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.572      ;
; 5.103 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[12]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.205     ; 4.572      ;
; 5.104 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[2]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.147     ; 4.638      ;
; 5.104 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_bank[0]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.147     ; 4.638      ;
; 5.108 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 4.665      ;
; 5.109 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[0]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.137     ; 4.643      ;
; 5.109 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.137     ; 4.643      ;
; 5.117 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[13]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 4.656      ;
; 5.117 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[1]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.670      ;
; 5.118 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[12]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.673      ;
; 5.118 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[10]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.673      ;
; 5.245 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|rd_valid[0]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.700      ;
; 5.245 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|rd_valid[1]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.700      ;
; 5.245 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|rd_valid[2]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.700      ;
; 5.245 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_valid                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.700      ;
; 5.245 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[31]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 4.700      ;
; 5.258 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[21]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.658      ;
; 5.258 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[18]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.658      ;
; 5.258 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[16]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.658      ;
; 5.258 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[17]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.658      ;
; 5.258 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_valid                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.658      ;
; 5.277 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[13]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.623      ;
; 5.277 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.623      ;
; 5.277 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[14]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.623      ;
; 5.277 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[19]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.623      ;
; 5.277 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[3]          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.623      ;
; 5.277 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[12]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.623      ;
; 5.277 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.623      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 2.380      ;
; 48.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 1.815      ;
; 96.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.991      ;
; 97.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.840      ;
; 97.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.840      ;
; 97.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.840      ;
; 97.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.840      ;
; 97.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.840      ;
; 97.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.822      ;
; 97.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.711      ;
; 97.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.711      ;
; 97.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.711      ;
; 97.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.711      ;
; 97.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.711      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.643      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.643      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.643      ;
; 97.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.643      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.511      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.511      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.511      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.511      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.432      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.432      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.432      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.397      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.397      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.397      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.397      ;
; 97.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.392      ;
; 97.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.386      ;
; 97.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.382      ;
; 97.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.386      ;
; 97.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.386      ;
; 97.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.386      ;
; 97.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.386      ;
; 97.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.386      ;
; 97.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.386      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.380      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.380      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.380      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.380      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.380      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.380      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.380      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.380      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.380      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.360      ;
; 97.561 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.366      ;
; 97.561 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.366      ;
; 97.561 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.366      ;
; 97.561 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.366      ;
; 97.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.094      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.097      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.097      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.097      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.097      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.891      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.891      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.891      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.891      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.891      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.891      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.891      ;
; 98.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.742      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.666      ;
; 98.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.576      ;
; 98.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.576      ;
; 98.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.576      ;
; 98.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.576      ;
; 98.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.573      ;
; 98.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.573      ;
; 98.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.573      ;
; 98.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.573      ;
; 98.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.573      ;
; 98.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.573      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 77.976 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.055     ; 5.301      ;
; 77.983 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.068     ; 5.281      ;
; 77.983 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.066     ; 5.283      ;
; 77.984 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.069     ; 5.279      ;
; 77.984 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.069     ; 5.279      ;
; 77.984 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.069     ; 5.279      ;
; 78.159 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[33]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.203      ; 5.308      ;
; 78.159 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[34]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.203      ; 5.308      ;
; 78.159 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[35]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.203      ; 5.308      ;
; 78.159 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[36]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.203      ; 5.308      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.206      ; 5.290      ;
; 78.340 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[9]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 4.958      ;
; 78.340 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[17]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 4.958      ;
; 78.340 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[24]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 4.958      ;
; 78.340 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[25]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 4.958      ;
; 78.340 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[26]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 4.958      ;
; 78.340 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[27]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 4.958      ;
; 78.340 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[28]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 4.958      ;
; 78.340 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[29]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 4.958      ;
; 78.340 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[30]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 4.958      ;
; 78.340 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[31]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 4.958      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.065     ; 4.926      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 4.924      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 4.924      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 4.924      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 4.924      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.065     ; 4.926      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.065     ; 4.926      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.057     ; 4.934      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.057     ; 4.934      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.057     ; 4.934      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.057     ; 4.934      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.057     ; 4.934      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[4]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.059     ; 4.932      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[5]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.059     ; 4.932      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[7]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.059     ; 4.932      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[16]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.059     ; 4.932      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[18]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.059     ; 4.932      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[19]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.059     ; 4.932      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 4.924      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 4.924      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 4.924      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 4.924      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 4.924      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 4.924      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.067     ; 4.924      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.057     ; 4.934      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.057     ; 4.934      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.057     ; 4.934      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.057     ; 4.934      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.057     ; 4.934      ;
; 78.341 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.057     ; 4.934      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[0]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.081     ; 4.909      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[1]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.081     ; 4.909      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[2]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.081     ; 4.909      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[3]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.081     ; 4.909      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[8]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.105     ; 4.885      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[10]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.105     ; 4.885      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[12]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.081     ; 4.909      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[13]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.081     ; 4.909      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[14]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.081     ; 4.909      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[15]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.081     ; 4.909      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[20]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.105     ; 4.885      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[21]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.105     ; 4.885      ;
; 78.342 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[22]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.105     ; 4.885      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.265  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.507      ;
; 1.265  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.507      ;
; 1.265  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.507      ;
; 1.265  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.507      ;
; 1.265  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.507      ;
; 1.265  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.507      ;
; 1.270  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.511      ;
; 1.270  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.511      ;
; 1.270  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.511      ;
; 1.270  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.511      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.293  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.366  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.611      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.812      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.812      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.812      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.812      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.812      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.812      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.812      ;
; 1.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.973      ;
; 1.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.973      ;
; 1.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.973      ;
; 1.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 1.973      ;
; 1.696  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.968      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.940  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.203      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.229      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.229      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.229      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.229      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.229      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.229      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.229      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.229      ;
; 1.962  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.229      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.233      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.233      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.233      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.233      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.233      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.233      ;
; 1.963  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 2.233      ;
; 1.964  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.229      ;
; 1.969  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.212      ;
; 1.969  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.212      ;
; 1.969  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.212      ;
; 1.969  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.212      ;
; 1.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.240      ;
; 1.975  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.244      ;
; 1.975  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.244      ;
; 1.975  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.244      ;
; 1.975  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.244      ;
; 2.033  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.275      ;
; 2.033  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.275      ;
; 2.033  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.275      ;
; 2.077  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.367      ;
; 2.077  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.367      ;
; 2.077  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.367      ;
; 2.077  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.367      ;
; 2.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.530      ;
; 2.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.530      ;
; 2.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.530      ;
; 2.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.530      ;
; 2.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.530      ;
; 2.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.535      ;
; 2.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.535      ;
; 2.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.535      ;
; 2.243  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 2.535      ;
; 2.384  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.673      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.698      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.698      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.698      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.698      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.698      ;
; 2.488  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.779      ;
; 51.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.371      ; 1.717      ;
; 51.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.405      ; 2.229      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[2]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[1]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[0]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.440 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 4.066      ;
; 3.517 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq0                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 4.120      ;
; 3.517 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq3                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 4.120      ;
; 3.517 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq1                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 4.120      ;
; 3.517 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq4                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 4.120      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[0]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.091      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[1]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.092      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[2]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.091      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[3]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.092      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[4]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.091      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[5]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.091      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[6]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.091      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[7]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.091      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[8]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.091      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[9]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.092      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[10]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.092      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[11]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.091      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[12]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.091      ;
; 3.820 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[13]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.091      ;
; 3.821 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[27]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.090      ;
; 3.821 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[26]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.090      ;
; 3.821 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[25]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.090      ;
; 3.821 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[24]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.090      ;
; 3.821 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.090      ;
; 3.821 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[22]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.090      ;
; 3.821 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[25]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.072      ;
; 3.821 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[27]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.072      ;
; 3.821 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[24]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.072      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.010000000                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.069      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[1]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.069      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[2]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.069      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.001000000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.069      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[0]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.069      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.000000001                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.080      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.080      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_request                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.080      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000001                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.080      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000010                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.080      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[28]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.066      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[30]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.066      ;
; 3.822 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.010000000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.069      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000100000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.081      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000010000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.081      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000001000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.081      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000100                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.081      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.100000000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.081      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.001                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 4.073      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.000                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 4.073      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.000                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 4.073      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.101                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 4.073      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|init_done                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 4.073      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 4.073      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 4.073      ;
; 3.823 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 4.073      ;
; 3.824 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.073      ;
; 3.824 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.010                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.073      ;
; 3.824 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.010                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.073      ;
; 3.824 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.111                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.073      ;
; 3.824 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.111                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.073      ;
; 3.824 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[0]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.073      ;
; 3.824 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[2]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.073      ;
; 3.824 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[1]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.073      ;
; 3.824 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.011                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.073      ;
; 3.824 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.101                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.073      ;
; 3.824 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.073      ;
; 3.832 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[10]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.095      ;
; 3.832 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[9]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.095      ;
; 3.832 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[6]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.095      ;
; 3.832 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 4.097      ;
; 3.832 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[3]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.095      ;
; 3.832 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[2]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 4.097      ;
; 3.832 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[1]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 4.097      ;
; 3.832 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[0]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 4.097      ;
; 3.832 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.095      ;
; 3.832 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_cmd[1]~_Duplicate_1                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.095      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.103      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[20]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.103      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[19]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.103      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[18]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.103      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[17]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.103      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[1]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 4.095      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[0]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 4.095      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.000001000                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.093      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.000010000                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.093      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|f_pop                                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 4.095      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.092      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.079      ;
; 3.833 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.079      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.027 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 4.675      ;
; 4.027 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[1]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 4.675      ;
; 4.027 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 4.675      ;
; 4.385 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[24]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 4.707      ;
; 4.385 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[25]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 4.707      ;
; 4.385 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[26]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 4.707      ;
; 4.385 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[27]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 4.707      ;
; 4.385 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[28]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 4.707      ;
; 4.385 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[29]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 4.707      ;
; 4.385 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[30]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 4.707      ;
; 4.385 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[31]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 4.707      ;
; 4.386 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[9]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 4.708      ;
; 4.386 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[17]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.151      ; 4.708      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.677      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 4.675      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 4.675      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 4.675      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 4.675      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.677      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.119      ; 4.677      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 4.675      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 4.675      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 4.675      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 4.675      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 4.675      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 4.675      ;
; 4.387 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 4.675      ;
; 4.388 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[4]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.124      ; 4.683      ;
; 4.388 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[5]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.124      ; 4.683      ;
; 4.388 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[7]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.124      ; 4.683      ;
; 4.388 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[16]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.124      ; 4.683      ;
; 4.388 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[18]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.124      ; 4.683      ;
; 4.388 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[19]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.124      ; 4.683      ;
; 4.389 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[8]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.637      ;
; 4.389 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[10]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.637      ;
; 4.389 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[20]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.637      ;
; 4.389 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[21]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.637      ;
; 4.389 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[22]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.637      ;
; 4.389 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[23]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.637      ;
; 4.390 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[0]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.662      ;
; 4.390 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[1]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.662      ;
; 4.390 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[2]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.662      ;
; 4.390 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[3]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.662      ;
; 4.390 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[12]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.662      ;
; 4.390 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[13]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.662      ;
; 4.390 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[14]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.662      ;
; 4.390 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[15]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.662      ;
; 4.391 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 4.689      ;
; 4.391 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 4.689      ;
; 4.391 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 4.689      ;
; 4.391 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 4.689      ;
; 4.391 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 4.689      ;
; 4.391 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 4.689      ;
; 4.391 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 4.689      ;
; 4.391 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 4.689      ;
; 4.391 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 4.689      ;
; 4.391 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 4.689      ;
; 4.391 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 4.689      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|av_readdata_pre[12]                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|av_readdata_pre[12]                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[12]                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[12]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|av_readdata_pre[14]                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|av_readdata_pre[14]                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14]                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[14]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_led_red:led_red|data_out[14]                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_led_red:led_red|data_out[12]                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[14]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.408 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[12]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.675      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|readdata[0]                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.680      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[31]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.678      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[15]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.678      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[14]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[30]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[13]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[29]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[12]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[28]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[27]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[11]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[25]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.678      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[9]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 4.677      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[6]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.678      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[22]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[21]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[5]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.678      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[20]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[4]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.678      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[3]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[19]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[2]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[18]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[1]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[17]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[0]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[16]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.679      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[4]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.684      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[7]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.681      ;
; 4.409 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|period_l_register[10]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.684      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 46
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.543
Worst Case Available Settling Time: 18.389 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 5.559  ; 0.000         ;
; altera_reserved_tck                              ; 47.484 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 76.800 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.120 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.144 ; 0.000         ;
; altera_reserved_tck                              ; 0.179 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 7.096  ; 0.000         ;
; altera_reserved_tck                              ; 49.066 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 80.116 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; altera_reserved_tck                              ; 0.653 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 1.981 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 2.259 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.750  ; 0.000         ;
; CLOCK_50                                         ; 9.400  ; 0.000         ;
; CLOCK2_50                                        ; 16.000 ; 0.000         ;
; CLOCK3_50                                        ; 16.000 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 41.420 ; 0.000         ;
; altera_reserved_tck                              ; 49.302 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 5.559 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.298      ;
; 5.579 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 4.277      ;
; 5.611 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.226      ;
; 5.622 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.220      ;
; 5.631 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.205      ;
; 5.636 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 4.222      ;
; 5.642 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.199      ;
; 5.659 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.187      ;
; 5.684 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.163      ;
; 5.688 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.150      ;
; 5.699 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.144      ;
; 5.716 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.126      ;
; 5.736 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.105      ;
; 5.761 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 4.087      ;
; 5.785 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[58] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 4.086      ;
; 5.793 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.050      ;
; 5.797 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.128     ; 4.015      ;
; 5.804 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.033      ;
; 5.808 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[52] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.049      ;
; 5.817 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.129     ; 3.994      ;
; 5.824 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 4.012      ;
; 5.826 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 4.031      ;
; 5.832 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 3.999      ;
; 5.837 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[58] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 4.014      ;
; 5.839 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[4]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 3.983      ;
; 5.847 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[1]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.117     ; 3.976      ;
; 5.848 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[58] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 4.008      ;
; 5.857 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.975      ;
; 5.858 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[55] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.999      ;
; 5.860 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[52] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 3.977      ;
; 5.864 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[4]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.117     ; 3.959      ;
; 5.865 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[2]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 3.957      ;
; 5.867 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[1]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 3.955      ;
; 5.871 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[52] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 3.971      ;
; 5.874 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[57] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.983      ;
; 5.874 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.127     ; 3.939      ;
; 5.878 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 3.959      ;
; 5.881 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 3.957      ;
; 5.885 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[2]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.119     ; 3.936      ;
; 5.889 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 3.953      ;
; 5.906 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 3.952      ;
; 5.907 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[16]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.937      ;
; 5.910 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[55] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 3.927      ;
; 5.910 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[58] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 3.951      ;
; 5.921 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[55] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 3.921      ;
; 5.924 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[1]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 3.900      ;
; 5.926 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[57] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 3.911      ;
; 5.927 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[16]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.916      ;
; 5.933 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[52] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 3.914      ;
; 5.934 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[2]                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 3.899      ;
; 5.937 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[57] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 3.905      ;
; 5.941 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[4]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 3.883      ;
; 5.942 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[48] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 3.916      ;
; 5.942 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[58] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.914      ;
; 5.942 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[2]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.117     ; 3.881      ;
; 5.951 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 3.896      ;
; 5.951 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[56] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.906      ;
; 5.954 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.027      ;
; 5.954 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.027      ;
; 5.954 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.027      ;
; 5.954 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.027      ;
; 5.954 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.027      ;
; 5.954 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.027      ;
; 5.954 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.027      ;
; 5.954 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.027      ;
; 5.957 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[55] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.900      ;
; 5.958 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 3.880      ;
; 5.965 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[52] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 3.877      ;
; 5.967 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[20]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 3.874      ;
; 5.969 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.874      ;
; 5.972 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[60] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 3.886      ;
; 5.974 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.007      ;
; 5.974 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.007      ;
; 5.974 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.007      ;
; 5.974 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.007      ;
; 5.974 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.007      ;
; 5.974 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.007      ;
; 5.974 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.007      ;
; 5.974 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[23]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.007      ;
; 5.976 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[19] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.005      ;
; 5.976 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[20] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.005      ;
; 5.976 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[21] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.005      ;
; 5.976 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[22] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.005      ;
; 5.976 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[23] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.005      ;
; 5.976 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[24] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.005      ;
; 5.976 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[25] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.005      ;
; 5.976 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[25]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[26] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.006     ; 4.005      ;
; 5.977 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[19]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 3.864      ;
; 5.978 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 4.002      ;
; 5.978 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 4.002      ;
; 5.978 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 4.002      ;
; 5.978 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 4.002      ;
; 5.978 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 4.002      ;
; 5.978 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 4.002      ;
; 5.978 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 4.002      ;
; 5.978 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_mem_baddr[13]                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[10] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 4.002      ;
; 5.979 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[17]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.853      ;
; 5.983 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_1[54] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 3.859      ;
; 5.983 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[55] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 3.864      ;
; 5.984 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entry_0[53] ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[16]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.861      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.484 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.937      ;
; 47.687 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 2.705      ;
; 47.751 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.670      ;
; 47.781 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 2.611      ;
; 48.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.374      ;
; 48.366 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 2.026      ;
; 48.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.040      ;
; 48.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 1.859      ;
; 48.568 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.839      ;
; 48.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.751      ;
; 48.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.673      ;
; 48.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 1.631      ;
; 48.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 1.515      ;
; 48.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 1.471      ;
; 49.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.421      ;
; 49.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.402      ;
; 49.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 1.362      ;
; 49.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 1.343      ;
; 49.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 1.328      ;
; 49.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.285      ;
; 49.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.246      ;
; 49.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.228      ;
; 49.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.125      ;
; 49.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.036      ;
; 49.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.034      ;
; 49.751 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 0.654      ;
; 97.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.624      ;
; 97.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.623      ;
; 97.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.615      ;
; 97.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.614      ;
; 97.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.605      ;
; 97.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.604      ;
; 97.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.596      ;
; 97.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.595      ;
; 97.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.580      ;
; 97.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.579      ;
; 97.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.568      ;
; 97.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.571      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.570      ;
; 97.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.566      ;
; 97.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.549      ;
; 97.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.547      ;
; 97.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.524      ;
; 97.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.522      ;
; 97.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.501      ;
; 97.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.501      ;
; 97.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.501      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.464      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.464      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.464      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.464      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.464      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.464      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.464      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.464      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.464      ;
; 97.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.452      ;
; 97.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.451      ;
; 97.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.451      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.445      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.445      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.445      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.445      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.445      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.445      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.445      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.445      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.445      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.433      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.432      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.432      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.420      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.420      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.420      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.420      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.420      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.420      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.420      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.420      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.420      ;
; 97.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.408      ;
; 97.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.407      ;
; 97.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.407      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.391      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.391      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.391      ;
; 97.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.391      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.285      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.281      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.281      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.281      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.281      ;
; 97.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.203      ;
; 97.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.203      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 76.800 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.522      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.816 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.020     ; 6.452      ;
; 76.867 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.561      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.883 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.086      ; 6.491      ;
; 76.984 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ram_block1a28~portb_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.043     ; 6.315      ;
; 77.072 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ram_block1a0~portb_address_reg0  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.361      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
; 77.088 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                     ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.091      ; 6.291      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.120 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.442      ;
; 0.121 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.443      ;
; 0.125 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.468      ;
; 0.129 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.472      ;
; 0.132 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.475      ;
; 0.133 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.476      ;
; 0.133 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.473      ;
; 0.135 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.478      ;
; 0.137 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.480      ;
; 0.137 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.480      ;
; 0.139 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.482      ;
; 0.142 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.480      ;
; 0.143 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.486      ;
; 0.145 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.488      ;
; 0.145 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.483      ;
; 0.145 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.485      ;
; 0.147 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_bht_module:DE2_115_Qsys_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.485      ;
; 0.148 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.491      ;
; 0.149 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.477      ;
; 0.151 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.491      ;
; 0.152 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_tag_module:DE2_115_Qsys_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.495      ;
; 0.153 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.493      ;
; 0.153 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.493      ;
; 0.155 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.495      ;
; 0.156 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.496      ;
; 0.157 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|A_st_data[29]                                                                                                                                                                                                                                                                                                       ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_ic_data_module:DE2_115_Qsys_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.498      ;
; 0.158 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.486      ;
; 0.166 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.494      ;
; 0.171 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.499      ;
; 0.172 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_w:the_DE2_115_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.500      ;
; 0.174 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                                                                                                                                                                                          ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.177 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 0.476      ;
; 0.180 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000100000                                                                                                                                                                                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000100000                                                                                                                                                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                                                                                                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[0]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[0]                                                                                                                                                                                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000100                                                                                                                                                                                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000100                                                                                                                                                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.100000000                                                                                                                                                                                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.100000000                                                                                                                                                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][103]                                                                                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][103]                                                                                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|i_read                                                                                                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|i_read                                                                                                                                                                                                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|read                                                                                                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|read                                                                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg:the_DE2_115_Qsys_cpu_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.000                                                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.000                                                                                                                                                                                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.101                                                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.101                                                                                                                                                                                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.101                                                                                                                                                                                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.101                                                                                                                                                                                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|init_done                                                                                                                                                                                                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|init_done                                                                                                                                                                                                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_request                                                                                                                                                                                                                                                                                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_request                                                                                                                                                                                                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                         ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|DE2_115_Qsys_sdram_0_input_efifo_module:the_DE2_115_Qsys_sdram_0_input_efifo_module|wr_address                                                                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                          ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 0.481      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                           ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|DE2_115_Qsys_jtag_uart_0_scfifo_r:the_DE2_115_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                                           ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                                                                                                                                                           ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|DE2_115_Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|write                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|write                                                                                                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.144 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~porta_address_reg0             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.484      ;
; 0.151 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_msc1:auto_generated|ram_block1a0~porta_address_reg0             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.491      ;
; 0.174 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                                          ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|timeout_occurred                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|timeout_occurred                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[1]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[1]                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[3]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[3]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[1]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[1]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[2]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[2]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[1]                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[1]                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcd_16207_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][87]                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][87]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][87]                                                                              ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[1][87]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][87]                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][87]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][87]                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[1][87]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[3]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[3]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[2]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[2]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[1]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[1]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[0]                                                                                                                                               ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[0]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|timeout_occurred                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_display_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[1]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[1]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[1]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[1]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[1]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[1]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[3]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[3]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[2]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[2]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem[1][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[11]                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[11]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[0]                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_red_s1_translator|wait_latency_counter[0]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[0]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator|wait_latency_counter[0]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[0]                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_green_s1_translator|wait_latency_counter[0]                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[0]                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[0]                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|counter_snapshot[20]                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[4]                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[8]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[9]                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[9]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[13]                                                                                                                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[13]                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d2_data_in[3]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[3]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[0]                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_display_avalon_slave_translator|wait_latency_counter[0]                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[0]                                                            ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator|wait_latency_counter[0]                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[0]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[5]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|counter_snapshot[26]                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[10]                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[1]                                                                                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[1]                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_0|readdata[2]                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; DE2_115_Qsys:u0|DE2_115_Qsys_switch_pio:switch_pio|readdata[14]                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[14]                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[31]                                                                                                                                                ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|readdata[15]                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[1]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d2_data_in[1]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[2]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d2_data_in[2]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[3]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d2_data_in[3]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem[0][87]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem_used[0]                                                                                   ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_green_s1_agent_rsp_fifo|mem[0][87]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[0]                                                                             ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_agent_rsp_fifo|mem_used[1]                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_red_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[2]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[2]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|d1_data_in[1]                                                                                                                                                 ; DE2_115_Qsys:u0|DE2_115_Qsys_button_pio:button_pio|edge_capture[1]                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.322      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.315      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.185 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.320      ;
; 0.187 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[18]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.198 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                      ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[11]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[4]                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[10]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.328      ;
; 0.204 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.333      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.336      ;
; 0.246 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.373      ;
; 0.248 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[34]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.375      ;
; 0.250 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.377      ;
; 0.250 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[9]                                                        ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.377      ;
; 0.250 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[13]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.377      ;
; 0.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.377      ;
; 0.251 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[21]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.377      ;
; 0.251 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[29]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.378      ;
; 0.251 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.378      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.252 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[24]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.252 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[28]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.379      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.253 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[20]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.254 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[23]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.384      ;
; 0.257 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.385      ;
; 0.258 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[37]                                                       ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.385      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                         ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.389      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                     ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|DE2_115_Qsys_cpu_0_cpu_nios2_oci:the_DE2_115_Qsys_cpu_0_cpu_nios2_oci|DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_wrapper|DE2_115_Qsys_cpu_0_cpu_debug_slave_tck:the_DE2_115_Qsys_cpu_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.398      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.397      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.396      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.398      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.399      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 7.096 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[17]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.144     ; 2.698      ;
; 7.096 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[22]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.132     ; 2.710      ;
; 7.096 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[16]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.132     ; 2.710      ;
; 7.097 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[20]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 2.706      ;
; 7.097 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[19]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 2.706      ;
; 7.098 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[21]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 2.676      ;
; 7.104 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[23]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.139     ; 2.695      ;
; 7.104 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[18]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.127     ; 2.707      ;
; 7.106 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[3]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.763      ;
; 7.106 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[3]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.763      ;
; 7.108 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[2]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.742      ;
; 7.108 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[22]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 2.754      ;
; 7.108 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[17]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 2.742      ;
; 7.108 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[16]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 2.754      ;
; 7.108 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[31]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.733      ;
; 7.109 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[20]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.750      ;
; 7.109 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[19]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 2.750      ;
; 7.109 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[2]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 2.730      ;
; 7.109 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[4]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 2.730      ;
; 7.110 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 2.720      ;
; 7.112 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[7]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.729      ;
; 7.112 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[25]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.729      ;
; 7.112 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[28]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.729      ;
; 7.112 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[30]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.729      ;
; 7.112 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[27]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.729      ;
; 7.112 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[26]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.729      ;
; 7.113 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[11]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.153     ; 2.672      ;
; 7.114 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[14]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.139     ; 2.685      ;
; 7.116 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 2.739      ;
; 7.116 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[18]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 2.751      ;
; 7.117 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[5]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.718      ;
; 7.117 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[29]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 2.727      ;
; 7.117 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[6]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 2.718      ;
; 7.118 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[15]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 2.702      ;
; 7.118 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[9]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 2.702      ;
; 7.118 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[3]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 2.708      ;
; 7.118 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[8]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 2.702      ;
; 7.118 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[24]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 2.702      ;
; 7.120 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[0]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.777      ;
; 7.120 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[31]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.777      ;
; 7.121 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[4]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.774      ;
; 7.121 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[2]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.774      ;
; 7.121 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_bank[1]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.780      ;
; 7.122 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[0]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.139     ; 2.677      ;
; 7.123 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[11]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.746      ;
; 7.124 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[30]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.773      ;
; 7.124 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[28]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.773      ;
; 7.124 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[27]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.773      ;
; 7.124 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[26]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.773      ;
; 7.124 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[25]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.773      ;
; 7.124 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[7]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.773      ;
; 7.124 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[0]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 2.773      ;
; 7.124 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[1]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 2.705      ;
; 7.125 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_dqm[1]                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 2.723      ;
; 7.125 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[11]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 2.716      ;
; 7.125 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[8]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.735      ;
; 7.125 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[6]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 2.735      ;
; 7.125 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[5]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 2.740      ;
; 7.125 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[4]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 2.716      ;
; 7.125 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[1]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 2.716      ;
; 7.125 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[12]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 2.740      ;
; 7.125 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[10]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 2.707      ;
; 7.125 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[12]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 2.707      ;
; 7.126 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[14]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 2.729      ;
; 7.128 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_data[13]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 2.688      ;
; 7.129 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[29]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.771      ;
; 7.129 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[6]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.762      ;
; 7.129 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[5]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.762      ;
; 7.129 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[10]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.771      ;
; 7.130 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[24]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.746      ;
; 7.130 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[15]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.746      ;
; 7.130 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[9]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.746      ;
; 7.130 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[8]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.746      ;
; 7.130 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[3]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.752      ;
; 7.131 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[7]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.744      ;
; 7.131 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[2]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 2.709      ;
; 7.131 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_bank[0]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 2.709      ;
; 7.134 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[0]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 2.721      ;
; 7.134 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_addr[9]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 2.721      ;
; 7.136 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[1]                                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.749      ;
; 7.137 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[12]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.751      ;
; 7.137 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[10]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.751      ;
; 7.140 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[13]                                                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 2.732      ;
; 7.158 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|rd_valid[0]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.020     ; 2.809      ;
; 7.158 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|rd_valid[1]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.020     ; 2.809      ;
; 7.158 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|rd_valid[2]                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.020     ; 2.809      ;
; 7.158 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|za_valid                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.020     ; 2.809      ;
; 7.158 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[31]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.020     ; 2.809      ;
; 7.168 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[21]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.766      ;
; 7.168 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[18]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.766      ;
; 7.168 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[16]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.766      ;
; 7.168 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[17]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.766      ;
; 7.168 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_valid                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.766      ;
; 7.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.769      ;
; 7.180 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.769      ;
; 7.181 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[13]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.741      ;
; 7.181 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[23]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.743      ;
; 7.181 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.741      ;
; 7.181 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[14]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.741      ;
; 7.181 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[19]         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.741      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.345      ;
; 49.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.017      ;
; 98.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.704      ;
; 98.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.609      ;
; 98.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.609      ;
; 98.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.609      ;
; 98.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.609      ;
; 98.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.609      ;
; 98.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.541      ;
; 98.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.517      ;
; 98.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.517      ;
; 98.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.517      ;
; 98.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.517      ;
; 98.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.517      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.506      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.506      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.506      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.506      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.414      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.414      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.414      ;
; 98.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.414      ;
; 98.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.360      ;
; 98.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.360      ;
; 98.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.360      ;
; 98.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.360      ;
; 98.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.356      ;
; 98.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.369      ;
; 98.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.369      ;
; 98.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.369      ;
; 98.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.348      ;
; 98.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.348      ;
; 98.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.348      ;
; 98.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.348      ;
; 98.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.348      ;
; 98.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.348      ;
; 98.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.348      ;
; 98.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.348      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.345      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.345      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.345      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.345      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.345      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.345      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.345      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.345      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.345      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.335      ;
; 98.628 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.317      ;
; 98.628 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.317      ;
; 98.628 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.317      ;
; 98.628 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.317      ;
; 98.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.178      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.170      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.170      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.170      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.170      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.072      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.072      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.072      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.072      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.072      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.072      ;
; 98.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.072      ;
; 98.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.972      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.917      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.879      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.879      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.879      ;
; 99.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.879      ;
; 99.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.875      ;
; 99.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.875      ;
; 99.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.875      ;
; 99.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.875      ;
; 99.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.875      ;
; 99.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.875      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 80.116 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.025     ; 3.179      ;
; 80.126 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.035     ; 3.159      ;
; 80.126 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.033     ; 3.161      ;
; 80.127 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 3.159      ;
; 80.127 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 3.159      ;
; 80.127 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.034     ; 3.159      ;
; 80.248 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[33]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.126      ; 3.166      ;
; 80.248 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[34]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.126      ; 3.166      ;
; 80.248 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[35]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.126      ; 3.166      ;
; 80.248 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[36]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.126      ; 3.166      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.265 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.130      ; 3.153      ;
; 80.320 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.973      ;
; 80.320 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.973      ;
; 80.320 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.973      ;
; 80.320 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.973      ;
; 80.320 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.973      ;
; 80.320 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.973      ;
; 80.320 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.973      ;
; 80.320 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.973      ;
; 80.320 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.973      ;
; 80.320 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.973      ;
; 80.320 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.973      ;
; 80.322 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[9]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.002      ; 3.000      ;
; 80.322 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[17]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; 0.002      ; 3.000      ;
; 80.322 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[24]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.001     ; 2.997      ;
; 80.322 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[25]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.001     ; 2.997      ;
; 80.322 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[26]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.001     ; 2.997      ;
; 80.322 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[27]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.001     ; 2.997      ;
; 80.322 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[28]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.001     ; 2.997      ;
; 80.322 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[29]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.001     ; 2.997      ;
; 80.322 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[30]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.001     ; 2.997      ;
; 80.322 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[31]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.001     ; 2.997      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[0]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.043     ; 2.954      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[1]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.043     ; 2.954      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[2]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.043     ; 2.954      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[3]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.043     ; 2.954      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[4]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.970      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[5]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.970      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[7]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.970      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[8]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.072     ; 2.925      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[10]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.072     ; 2.925      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[12]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.043     ; 2.954      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[13]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.043     ; 2.954      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[14]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.043     ; 2.954      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[15]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.043     ; 2.954      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[16]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.970      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[18]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.970      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[19]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.027     ; 2.970      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[20]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.072     ; 2.925      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[21]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.072     ; 2.925      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[22]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.072     ; 2.925      ;
; 80.323 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[23]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.072     ; 2.925      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.030     ; 2.966      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.032     ; 2.964      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.032     ; 2.964      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.032     ; 2.964      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.032     ; 2.964      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.030     ; 2.966      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.030     ; 2.966      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.032     ; 2.964      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.032     ; 2.964      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.032     ; 2.964      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.032     ; 2.964      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.032     ; 2.964      ;
; 80.324 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 83.333       ; -0.032     ; 2.964      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.791      ;
; 0.693  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.822      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.941      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.941      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.941      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.941      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.941      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.941      ;
; 0.790  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.941      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.034      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.034      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.034      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.034      ;
; 0.901  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.042      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.170      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.170      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.170      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.164      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.170      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.170      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.170      ;
; 1.031  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.170      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.169      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.169      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.169      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.169      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.169      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.169      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.169      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.169      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.169      ;
; 1.037  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.172      ;
; 1.040  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.166      ;
; 1.040  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.166      ;
; 1.040  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.166      ;
; 1.040  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.166      ;
; 1.041  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.180      ;
; 1.041  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.180      ;
; 1.041  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.180      ;
; 1.041  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.180      ;
; 1.041  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.178      ;
; 1.077  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.241      ;
; 1.077  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.241      ;
; 1.077  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.241      ;
; 1.077  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.241      ;
; 1.077  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.202      ;
; 1.077  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.202      ;
; 1.077  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.202      ;
; 1.148  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.314      ;
; 1.148  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.314      ;
; 1.148  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.314      ;
; 1.148  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.314      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.324      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.324      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.324      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.324      ;
; 1.160  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.324      ;
; 1.231  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.397      ;
; 1.231  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.397      ;
; 1.231  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.397      ;
; 1.231  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.397      ;
; 1.231  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.397      ;
; 1.253  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.417      ;
; 1.281  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.447      ;
; 50.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.519      ; 0.900      ;
; 50.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_Qsys:u0|DE2_115_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:DE2_115_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.542      ; 1.169      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[2]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[1]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[0]                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 1.981 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.298      ;
; 2.012 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq0                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 2.327      ;
; 2.012 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq3                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 2.327      ;
; 2.012 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq1                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 2.327      ;
; 2.012 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_cpu_0:cpu_0|DE2_115_Qsys_cpu_0_cpu:cpu|W_ienable_reg_irq4                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 2.327      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.010000000                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.307      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[1]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.307      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[2]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.307      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.001000000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.307      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_count[0]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.307      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[1]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.328      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[3]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.328      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[9]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.328      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[10]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.328      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.001                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.010                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.010                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.111                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.111                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[0]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[2]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.000                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.000                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_count[1]                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.011                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_next.101                                                                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_state.101                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|init_done                                                                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.010000000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.307      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.176 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.311      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[27]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[26]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[25]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[24]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[23]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[22]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000100000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.319      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_next.000000001                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.318      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000010000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.319      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000001000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.319      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000100                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.319      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.100000000                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.319      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[0]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[2]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[4]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[5]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[6]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[7]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[8]                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[11]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[12]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_counter[13]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.328      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.318      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|refresh_request                                                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.318      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000001                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.318      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_state.000000010                                                                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.318      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[25]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.309      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[27]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.309      ;
; 2.177 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[24]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.309      ;
; 2.178 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[28]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.304      ;
; 2.178 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|av_readdata_pre[30]                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.304      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[31]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.332      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[30]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.332      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[29]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.332      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[28]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.332      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.334      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[20]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.334      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[19]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.334      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[18]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.334      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[17]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.334      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[16]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.330      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[15]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.330      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[14]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.330      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[13]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.330      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[12]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.330      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[11]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.332      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[10]~_Duplicate_1                                                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.327      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[9]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.327      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[8]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.332      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[7]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.332      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[6]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.327      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[5]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.332      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.328      ;
; 2.182 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; DE2_115_Qsys:u0|DE2_115_Qsys_sdram_0:sdram_0|m_data[3]~_Duplicate_1                                                                                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.327      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.259 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[0]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.266      ; 2.609      ;
; 2.259 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[1]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.266      ; 2.609      ;
; 2.259 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|pending_read_count[2]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.266      ; 2.609      ;
; 2.444 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[9]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.115      ; 2.643      ;
; 2.444 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[17]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.115      ; 2.643      ;
; 2.445 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[24]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 2.640      ;
; 2.445 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[25]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 2.640      ;
; 2.445 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[26]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 2.640      ;
; 2.445 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[27]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 2.640      ;
; 2.445 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[28]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 2.640      ;
; 2.445 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[29]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 2.640      ;
; 2.445 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[30]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 2.640      ;
; 2.445 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[31]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 2.640      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.611      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.609      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.609      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.609      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.609      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.611      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.611      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.609      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.609      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.609      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.609      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.609      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.609      ;
; 2.446 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|stop_cmd_r                                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.609      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[0]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.599      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[1]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.599      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[2]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.599      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[3]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.599      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[4]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[5]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[7]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[12]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.599      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[13]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.599      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[14]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.599      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[15]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.599      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[16]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[18]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[19]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.447 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.615      ;
; 2.448 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[8]                                                                                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.570      ;
; 2.448 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[10]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.570      ;
; 2.448 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[20]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.570      ;
; 2.448 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[21]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.570      ;
; 2.448 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[22]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.570      ;
; 2.448 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|SEG7_LUT_8:seg7_display|rDIG[23]                                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.570      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|pending_response_count[0]                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.621      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|has_pending_responses                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.621      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|timeout_occurred                                                                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.625      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|readdata[0]                                                                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.625      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|read_latency_shift_reg[0]                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.621      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.621      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 2.621      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.625      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[31]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[15]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[14]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[30]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[13]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[29]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[12]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[28]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[27]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[11]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[10]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[26]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[25]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[9]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.615      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[24]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[8]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[7]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[23]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[6]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[22]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[21]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[5]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[20]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[4]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.616      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[3]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[19]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[2]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[18]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[1]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[17]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[0]                                                                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|counter_snapshot[16]                                                                                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.617      ;
; 2.461 ; DE2_115_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_115_Qsys:u0|DE2_115_Qsys_timer_0:timer_1|force_reload                                                                                                                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.624      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 46
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.543
Worst Case Available Settling Time: 19.121 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 1.285  ; 0.120 ; 4.566    ; 0.653   ; 4.622               ;
;  CLOCK2_50                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[1] ; 1.285  ; 0.120 ; 4.566    ; 1.981   ; 4.622               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[2] ; 70.691 ; 0.144 ; 77.353   ; 2.259   ; 41.353              ;
;  altera_reserved_tck                              ; 44.350 ; 0.179 ; 47.542   ; 0.653   ; 49.302              ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P1      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P2      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[0]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[1]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[2]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[3]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[4]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[5]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[6]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[7]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[8]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[9]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[10]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[11]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[12]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[13]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[14]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[15]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[16]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P1(n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P2(n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[0](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[1](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[2](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[3](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[4](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[5](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[6](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[7](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[8](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[9](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[10](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[11](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[12](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[13](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[14](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[15](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[16](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_CLKIN_P1           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P2           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN0             ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; HSMC_RX_D_P[0]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[1]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[2]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[3]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[4]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[5]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[6]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[7]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[8]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[9]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[10]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[11]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[12]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[13]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[14]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[15]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[16]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_D[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_CLKIN_P1(n)        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P2(n)        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[0](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[1](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[2](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[3](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[4](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[5](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[6](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[7](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[8](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[9](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[10](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[11](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[12](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[13](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[14](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[15](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[16](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSMC_CLKOUT_P1      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSMC_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P1(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HSMC_CLKOUT_P1      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HSMC_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; HSMC_CLKOUT_P1(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSMC_CLKOUT_P1      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSMC_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_P1(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                              ; altera_reserved_tck                              ; 1813       ; 0          ; 58       ; 3        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                              ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 138904     ; 0          ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 18         ; 0          ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 6          ; 0          ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 26448      ; 0          ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                              ; altera_reserved_tck                              ; 1813       ; 0          ; 58       ; 3        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                              ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                              ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 138904     ; 0          ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 18         ; 0          ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 6          ; 0          ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 26448      ; 0          ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                              ; altera_reserved_tck                              ; 98       ; 0        ; 2        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 1723     ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 599      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                              ; altera_reserved_tck                              ; 98       ; 0        ; 2        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 1723     ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 599      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 80    ; 80   ;
; Unconstrained Input Port Paths  ; 140   ; 140  ;
; Unconstrained Output Ports      ; 173   ; 173  ;
; Unconstrained Output Port Paths ; 727   ; 727  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; CLOCK2_50                                        ; CLOCK2_50                                        ; Base      ; Constrained ;
; CLOCK3_50                                        ; CLOCK3_50                                        ; Base      ; Constrained ;
; CLOCK_50                                         ; CLOCK_50                                         ; Base      ; Constrained ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; altera_reserved_tck                              ; altera_reserved_tck                              ; Base      ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_CS_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RD_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RST_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_WR_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_ADDR[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_CS_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[13]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[14]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_DATA[15]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RD_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_RST_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OTG_WR_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Feb 20 18:10:55 2022
Info: Command: quartus_sta DE2_115_USB_DEVICE_LED -c DE2_115_USB_DEVICE_LED
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_115_Qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_Qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'DE2_115_Qsys/synthesis/submodules/DE2_115_Qsys_cpu_0_cpu.sdc'
Info (332104): Reading SDC File: 'DE2_115_USB_DEVICE_LED.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {PLL1|altpll_component|auto_generated|pll1|clk[0]} {PLL1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {PLL1|altpll_component|auto_generated|pll1|clk[1]} {PLL1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {PLL1|altpll_component|auto_generated|pll1|clk[2]} {PLL1|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.285               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    44.350               0.000 altera_reserved_tck 
    Info (332119):    70.691               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.317               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.358               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.566               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    47.542               0.000 altera_reserved_tck 
    Info (332119):    77.353               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.380               0.000 altera_reserved_tck 
    Info (332119):     3.823               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.417               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.622               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    41.360               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.556               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 46 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 46
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.543
    Info (332114): Worst Case Available Settling Time: 18.208 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.903
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.903               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    44.953               0.000 altera_reserved_tck 
    Info (332119):    71.595               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.322               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.340               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.353               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.056               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    47.833               0.000 altera_reserved_tck 
    Info (332119):    77.976               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.265               0.000 altera_reserved_tck 
    Info (332119):     3.440               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.027               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.648               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    41.353               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.488               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 46 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 46
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.543
    Info (332114): Worst Case Available Settling Time: 18.389 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.559               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    47.484               0.000 altera_reserved_tck 
    Info (332119):    76.800               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.120               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.144               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.179               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.096               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.066               0.000 altera_reserved_tck 
    Info (332119):    80.116               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.653               0.000 altera_reserved_tck 
    Info (332119):     1.981               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.259               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    41.420               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.302               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 46 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 46
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.543
    Info (332114): Worst Case Available Settling Time: 19.121 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Sun Feb 20 18:11:00 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


