sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
sch2hdl -intstyle ise -family spartan3e -verilog MainPage1_drc.vf -w C:/B610_sinhron/MainPage1.sch 
sch2hdl -intstyle ise -family spartan3e -verilog MainPage1_drc.vf -w C:/B610_sinhron/MainPage1.sch 
sch2hdl -intstyle ise -family spartan3e -verilog MainPage1.vf -w C:/B610_sinhron/MainPage1.sch 
sch2hdl -intstyle ise -family spartan3e -verilog MainPage1.vf -w C:/B610_sinhron/MainPage1.sch 
sch2verilog -intstyle ise -family spartan3e -tionly {} -tiext tfi -w C:/B610_sinhron/MainPage1.sch MainPage1.tfi 
sch2hdl -intstyle ise -family spartan3e -verilog MainPage1.vf -w C:/B610_sinhron/MainPage1.sch 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
sch2hdl -intstyle ise -family spartan3e -verilog MainPage1_drc.vf -w C:/B610_sinhron/MainPage1.sch 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2hdl -intstyle ise -family spartan3e -verilog MainPage1_drc.vf -w C:/B610_sinhron/MainPage1.sch 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
sch2hdl -intstyle ise -family spartan3e -verilog MainPage1_drc.vf -w C:/B610_sinhron/MainPage1.sch 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/B610_sinhron/MainPage1.xst" -ofn "C:/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/B610_sinhron/MainPage1.sch C:/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2hdl -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir/pci_core1/verilog/src/xpci -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir -intstyle ise -family spartan3e -verilog MainPage1_drc.vf -w C:/Xilinx_project/B610_sinhron/MainPage1.sch 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2hdl -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir/pci_core1/verilog/src/xpci -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir -intstyle ise -family spartan3e -verilog MainPage1_drc.vf -w C:/Xilinx_project/B610_sinhron/MainPage1.sch 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2hdl -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir/pci_core1/verilog/src/xpci -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir -intstyle ise -family spartan3e -verilog MainPage1_drc.vf -w C:/Xilinx_project/B610_sinhron/MainPage1.sch 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir/pci_core1/verilog/src/xpci -sd ipcore_dir -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr off -c 100 -ntd -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 -x MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -aul -aut -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr b -c 100 -ntd -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 -ntd MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -aul -aut -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -cm area -ir off -pr b -c 100 -ntd -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -ol high -t 1 -ntd MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2hdl -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir/pci_core1/verilog/src/xpci -intstyle ise -family spartan3e -verilog MainPage1_drc.vf -w C:/Xilinx_project/B610_sinhron/MainPage1.sch 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2hdl -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir -sympath C:/Xilinx_project/B610_sinhron/ipcore_dir/pci_core1/verilog/src/xpci -intstyle ise -family spartan3e -verilog MainPage1_drc.vf -w C:/Xilinx_project/B610_sinhron/MainPage1.sch 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Xilinx_project/B610_sinhron/MainPage1.sch C:/Xilinx_project/B610_sinhron/MainPage1.sym 
xst -intstyle ise -ifn "C:/Xilinx_project/B610_sinhron/MainPage1.xst" -ofn "C:/Xilinx_project/B610_sinhron/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1_cs.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/B700_sinhron_V2/MainPage1.syr" 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/B700_sinhron_V2/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/B700_sinhron_V2/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V2/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V3/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sch C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.xst" -ofn "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Work/old_b660/fpga/B700_sinhron_V4/MainPage1.sch C:/Work/old_b660/fpga/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/Work/old_b660/fpga/B700_sinhron_V4/MainPage1.xst" -ofn "C:/Work/old_b660/fpga/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
sch2sym -intstyle ise -family spartan3e -w -refsym MainPage1 C:/Work/old_b660/fpga/B700_sinhron_V4/MainPage1.sch C:/Work/old_b660/fpga/B700_sinhron_V4/MainPage1.sym 
xst -intstyle ise -ifn "C:/Work/old_b660/fpga/B700_sinhron_V4/MainPage1.xst" -ofn "C:/Work/old_b660/fpga/B700_sinhron_V4/MainPage1.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -sd ipcore_dir/pci_core1/verilog/src/xpci -nt timestamp -uc list1.ucf -p xc3s500e-pq208-5 MainPage1.ngc MainPage1.ngd  
map -intstyle ise -p xc3s500e-pq208-5 -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o MainPage1_map.ncd MainPage1.ngd MainPage1.pcf 
par -w -intstyle ise -pl high -rl high -xe n -t 1 MainPage1_map.ncd MainPage1.ncd MainPage1.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf -ucf list1.ucf 
bitgen -intstyle ise -f MainPage1.ut MainPage1.ncd 
