Fitter report for pciusbtest
Tue Sep 11 17:26:52 2018
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Tue Sep 11 17:26:51 2018      ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; pciusbtest                                 ;
; Top-level Entity Name              ; Block1                                     ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C10E144C7                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 812 / 10,320 ( 8 % )                       ;
;     Total combinational functions  ; 793 / 10,320 ( 8 % )                       ;
;     Dedicated logic registers      ; 421 / 10,320 ( 4 % )                       ;
; Total registers                    ; 421                                        ;
; Total pins                         ; 73 / 95 ( 77 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 256 / 423,936 ( < 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP3C10E144C7        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Optimize Hold Timing                                                       ; Off                 ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                 ; On                                    ;
; PowerPlay Power Optimization                                               ; Off                 ; Normal compilation                    ;
; Fitter Effort                                                              ; Fast Fit            ; Auto Fit                              ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   3.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; led2           ; Missing drive strength and slew rate ;
; TX1            ; Missing drive strength and slew rate ;
; RTS            ; Missing drive strength and slew rate ;
; inta           ; Missing drive strength and slew rate ;
; RS422_TX_MINUS ; Missing drive strength and slew rate ;
; baudout        ; Missing drive strength and slew rate ;
; par            ; Missing drive strength and slew rate ;
; trdy           ; Missing drive strength and slew rate ;
; devsel         ; Missing drive strength and slew rate ;
; STROBE         ; Missing drive strength and slew rate ;
; SIN            ; Missing drive strength and slew rate ;
; AFD            ; Missing drive strength and slew rate ;
; INIT           ; Missing drive strength and slew rate ;
; ad[0]          ; Missing drive strength and slew rate ;
; ad[1]          ; Missing drive strength and slew rate ;
; ad[2]          ; Missing drive strength and slew rate ;
; ad[3]          ; Missing drive strength and slew rate ;
; ad[4]          ; Missing drive strength and slew rate ;
; ad[5]          ; Missing drive strength and slew rate ;
; ad[6]          ; Missing drive strength and slew rate ;
; ad[7]          ; Missing drive strength and slew rate ;
; ad[8]          ; Missing drive strength and slew rate ;
; ad[9]          ; Missing drive strength and slew rate ;
; ad[10]         ; Missing drive strength and slew rate ;
; ad[11]         ; Missing drive strength and slew rate ;
; ad[12]         ; Missing drive strength and slew rate ;
; ad[13]         ; Missing drive strength and slew rate ;
; ad[14]         ; Missing drive strength and slew rate ;
; ad[15]         ; Missing drive strength and slew rate ;
; ad[16]         ; Missing drive strength and slew rate ;
; ad[17]         ; Missing drive strength and slew rate ;
; ad[18]         ; Missing drive strength and slew rate ;
; ad[19]         ; Missing drive strength and slew rate ;
; ad[20]         ; Missing drive strength and slew rate ;
; ad[21]         ; Missing drive strength and slew rate ;
; ad[22]         ; Missing drive strength and slew rate ;
; ad[23]         ; Missing drive strength and slew rate ;
; ad[24]         ; Missing drive strength and slew rate ;
; ad[25]         ; Missing drive strength and slew rate ;
; ad[26]         ; Missing drive strength and slew rate ;
; ad[27]         ; Missing drive strength and slew rate ;
; ad[28]         ; Missing drive strength and slew rate ;
; ad[29]         ; Missing drive strength and slew rate ;
; ad[30]         ; Missing drive strength and slew rate ;
; ad[31]         ; Missing drive strength and slew rate ;
; LPT_DATA[0]    ; Missing drive strength and slew rate ;
; LPT_DATA[1]    ; Missing drive strength and slew rate ;
; LPT_DATA[2]    ; Missing drive strength and slew rate ;
; LPT_DATA[3]    ; Missing drive strength and slew rate ;
; LPT_DATA[4]    ; Missing drive strength and slew rate ;
; LPT_DATA[5]    ; Missing drive strength and slew rate ;
; LPT_DATA[6]    ; Missing drive strength and slew rate ;
; LPT_DATA[7]    ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------+
; Ignored Assignments                                                                   ;
+---------+----------------+--------------+------------+---------------+----------------+
; Name    ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+---------+----------------+--------------+------------+---------------+----------------+
; PCI I/O ; Block1         ;              ; gnt        ; ON            ; QSF Assignment ;
; PCI I/O ; Block1         ;              ; stop       ; ON            ; QSF Assignment ;
+---------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1420 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1420 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1418    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 2       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/pci_usb_test/output_files/pciusbtest.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 812 / 10,320 ( 8 % )     ;
;     -- Combinational with no register       ; 391                      ;
;     -- Register only                        ; 19                       ;
;     -- Combinational with a register        ; 402                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 501                      ;
;     -- 3 input functions                    ; 134                      ;
;     -- <=2 input functions                  ; 158                      ;
;     -- Register only                        ; 19                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 745                      ;
;     -- arithmetic mode                      ; 48                       ;
;                                             ;                          ;
; Total registers*                            ; 421 / 10,744 ( 4 % )     ;
;     -- Dedicated logic registers            ; 421 / 10,320 ( 4 % )     ;
;     -- I/O registers                        ; 0 / 424 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 59 / 645 ( 9 % )         ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 73 / 95 ( 77 % )         ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 7                        ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 256 / 423,936 ( < 1 % )  ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 7 / 10 ( 70 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 4% / 3% / 4%             ;
; Peak interconnect usage (total/H/V)         ; 9% / 9% / 10%            ;
; Maximum fan-out                             ; 303                      ;
; Highest non-global fan-out                  ; 282                      ;
; Total fan-out                               ; 4428                     ;
; Average fan-out                             ; 3.09                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 812 / 10320 ( 8 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 391                 ; 0                              ;
;     -- Register only                        ; 19                  ; 0                              ;
;     -- Combinational with a register        ; 402                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 501                 ; 0                              ;
;     -- 3 input functions                    ; 134                 ; 0                              ;
;     -- <=2 input functions                  ; 158                 ; 0                              ;
;     -- Register only                        ; 19                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 745                 ; 0                              ;
;     -- arithmetic mode                      ; 48                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 421                 ; 0                              ;
;     -- Dedicated logic registers            ; 421 / 10320 ( 4 % ) ; 0 / 10320 ( 0 % )              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 59 / 645 ( 9 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 73                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 256                 ; 0                              ;
; Total RAM block bits                        ; 18432               ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 2 / 46 ( 4 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )     ; 1 / 12 ( 8 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 102                 ; 1                              ;
;     -- Registered Input Connections         ; 55                  ; 0                              ;
;     -- Output Connections                   ; 48                  ; 55                             ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 4437                ; 58                             ;
;     -- Registered Connections               ; 1787                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 94                  ; 56                             ;
;     -- hard_block:auto_generated_inst       ; 56                  ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 20                  ; 1                              ;
;     -- Output Ports                         ; 6                   ; 1                              ;
;     -- Bidir Ports                          ; 47                  ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ACK               ; 111   ; 7        ; 30           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ;
; BUSY              ; 112   ; 7        ; 28           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ;
; CTS               ; 124   ; 7        ; 18           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ERR               ; 120   ; 7        ; 23           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ;
; PE                ; 113   ; 7        ; 28           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ;
; RX1               ; 126   ; 7        ; 16           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SELT              ; 114   ; 7        ; 28           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ;
; baudclk_221184kHz ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cbe[0]            ; 83    ; 5        ; 34           ; 9            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cbe[1]            ; 71    ; 4        ; 32           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cbe[2]            ; 58    ; 4        ; 21           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cbe[3]            ; 43    ; 3        ; 5            ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk               ; 10    ; 1        ; 0            ; 18           ; 14           ; 306                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; frame             ; 59    ; 4        ; 23           ; 0            ; 14           ; 22                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; idsel             ; 44    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; intb              ; 3     ; 1        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; intc              ; 2     ; 1        ; 0            ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; intd              ; 4     ; 1        ; 0            ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; irdy              ; 60    ; 4        ; 23           ; 0            ; 7            ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; reset             ; 7     ; 1        ; 0            ; 21           ; 7            ; 282                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; RS422_TX_MINUS ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RTS            ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TX1            ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; baudout        ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; inta           ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2           ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                       ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------+---------------------+
; AFD         ; 121   ; 7        ; 23           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                          ; -                   ;
; INIT        ; 115   ; 7        ; 28           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                          ; -                   ;
; LPT_DATA[0] ; 128   ; 8        ; 16           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; LPT_controller_82550:b2v_inst1|PCR_LPT1[5] ; -                   ;
; LPT_DATA[1] ; 129   ; 8        ; 16           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; LPT_controller_82550:b2v_inst1|PCR_LPT1[5] ; -                   ;
; LPT_DATA[2] ; 132   ; 8        ; 13           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; LPT_controller_82550:b2v_inst1|PCR_LPT1[5] ; -                   ;
; LPT_DATA[3] ; 133   ; 8        ; 13           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; LPT_controller_82550:b2v_inst1|PCR_LPT1[5] ; -                   ;
; LPT_DATA[4] ; 135   ; 8        ; 11           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; LPT_controller_82550:b2v_inst1|PCR_LPT1[5] ; -                   ;
; LPT_DATA[5] ; 136   ; 8        ; 9            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; LPT_controller_82550:b2v_inst1|PCR_LPT1[5] ; -                   ;
; LPT_DATA[6] ; 137   ; 8        ; 7            ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; LPT_controller_82550:b2v_inst1|PCR_LPT1[5] ; -                   ;
; LPT_DATA[7] ; 138   ; 8        ; 7            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; LPT_controller_82550:b2v_inst1|PCR_LPT1[5] ; -                   ;
; SIN         ; 119   ; 7        ; 23           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                          ; -                   ;
; STROBE      ; 144   ; 8        ; 1            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                          ; -                   ;
; ad[0]       ; 103   ; 6        ; 34           ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[10]      ; 77    ; 5        ; 34           ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[11]      ; 76    ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[12]      ; 75    ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[13]      ; 74    ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[14]      ; 73    ; 5        ; 34           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[15]      ; 72    ; 4        ; 32           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[16]      ; 55    ; 4        ; 18           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[17]      ; 54    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[18]      ; 53    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[19]      ; 52    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[1]       ; 101   ; 6        ; 34           ; 18           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[20]      ; 51    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[21]      ; 50    ; 3        ; 13           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[22]      ; 49    ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[23]      ; 46    ; 3        ; 7            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[24]      ; 42    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[25]      ; 39    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[26]      ; 38    ; 3        ; 1            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[27]      ; 34    ; 2        ; 0            ; 5            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[28]      ; 33    ; 2        ; 0            ; 6            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[29]      ; 32    ; 2        ; 0            ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[2]       ; 99    ; 6        ; 34           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[30]      ; 31    ; 2        ; 0            ; 7            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[31]      ; 30    ; 2        ; 0            ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[3]       ; 98    ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[4]       ; 87    ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[5]       ; 86    ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[6]       ; 85    ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[7]       ; 84    ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[8]       ; 80    ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; ad[9]       ; 79    ; 5        ; 34           ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; SYNTHESIZED_WIRE_18~0 (inverted)           ; -                   ;
; devsel      ; 65    ; 4        ; 28           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                          ; -                   ;
; par         ; 70    ; 4        ; 32           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                          ; -                   ;
; trdy        ; 64    ; 4        ; 25           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                          ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; 9        ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; 14       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; ad[5]            ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; ad[4]            ; Dual Purpose Pin          ;
; 92       ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; ad[3]            ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; ad[2]            ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; ad[1]            ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; ad[0]            ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2    ; Use as regular IO      ; LPT_DATA[2]      ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3    ; Use as regular IO      ; LPT_DATA[3]      ; Dual Purpose Pin          ;
; 137      ; DATA5                 ; Use as regular IO      ; LPT_DATA[6]      ; Dual Purpose Pin          ;
; 138      ; DATA6                 ; Use as regular IO      ; LPT_DATA[7]      ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 8 / 13 ( 62 % )   ; 2.5V          ; --           ;
; 2        ; 5 / 8 ( 63 % )    ; 2.5V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 10 / 14 ( 71 % )  ; 2.5V          ; --           ;
; 5        ; 12 / 14 ( 86 % )  ; 2.5V          ; --           ;
; 6        ; 5 / 10 ( 50 % )   ; 2.5V          ; --           ;
; 7        ; 12 / 13 ( 92 % )  ; 2.5V          ; --           ;
; 8        ; 10 / 12 ( 83 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                ;
+----------+------------+----------+-------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage    ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; inta              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; intc              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; intb              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ; 3          ; 1        ; intd              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; RESERVED_INPUT    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ; 6          ; 1        ; reset             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; RESERVED_INPUT    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 9          ; 1        ; ^nSTATUS          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; clk               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; led2              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 12       ; 15         ; 1        ; RESERVED_INPUT    ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; 13       ; 16         ; 1        ; RESERVED_INPUT    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 14       ; 17         ; 1        ; ^nCONFIG          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI              ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK              ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS              ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO              ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 23         ; 1        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; baudclk_221184kHz ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 29       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; ad[31]            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; ad[30]            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; ad[29]            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; ad[28]            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; ad[27]            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; ad[26]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; ad[25]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; ad[24]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; cbe[3]            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; idsel             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; ad[23]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; ad[22]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; ad[21]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; ad[20]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; ad[19]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; ad[18]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; ad[17]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; ad[16]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; cbe[2]            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; frame             ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; irdy              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; trdy              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; devsel            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; RESERVED_INPUT    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 67       ; 94         ; 4        ; RESERVED_INPUT    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ; 96         ; 4        ; RESERVED_INPUT    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 69       ; 97         ; 4        ; RESERVED_INPUT    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 98         ; 4        ; par               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; cbe[1]            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; ad[15]            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; ad[14]            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; ad[13]            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; ad[12]            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; ad[11]            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; ad[10]            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ; 111        ; 5        ; ad[9]             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 113        ; 5        ; ad[8]             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; cbe[0]            ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; ad[7]             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; ad[6]             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; ad[5]             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; ad[4]             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; ad[3]             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; ad[2]             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 138        ; 6        ; RESERVED_INPUT    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 139        ; 6        ; ad[1]             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; ad[0]             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; RESERVED_INPUT    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ; 142        ; 6        ; RESERVED_INPUT    ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RS422_TX_MINUS    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 111      ; 154        ; 7        ; ACK               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 112      ; 155        ; 7        ; BUSY              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 113      ; 156        ; 7        ; PE                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 114      ; 157        ; 7        ; SELT              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 115      ; 158        ; 7        ; INIT              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 116      ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; SIN               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 120      ; 164        ; 7        ; ERR               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 121      ; 165        ; 7        ; AFD               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; CTS               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; RTS               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; RX1               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; TX1               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; LPT_DATA[0]       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; LPT_DATA[1]       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; LPT_DATA[2]       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; LPT_DATA[3]       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; LPT_DATA[4]       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; LPT_DATA[5]       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; LPT_DATA[6]       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; LPT_DATA[7]       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8            ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; baudout           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; RESERVED_INPUT    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 202        ; 8        ; RESERVED_INPUT    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 203        ; 8        ; STROBE            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; EPAD     ;            ;          ; GND               ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                   ;
+-------------------------------+-------------------------------------------------------------------------------+
; Name                          ; altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------+
; SDC pin name                  ; b2v_inst3|altpll_component|auto_generated|pll1                                ;
; PLL mode                      ; Normal                                                                        ;
; Compensate clock              ; clock0                                                                        ;
; Compensated input/output pins ; --                                                                            ;
; Switchover type               ; --                                                                            ;
; Input frequency 0             ; 50.0 MHz                                                                      ;
; Input frequency 1             ; --                                                                            ;
; Nominal PFD frequency         ; 10.0 MHz                                                                      ;
; Nominal VCO frequency         ; 480.1 MHz                                                                     ;
; VCO post scale K counter      ; 2                                                                             ;
; VCO frequency control         ; Auto                                                                          ;
; VCO phase shift step          ; 260 ps                                                                        ;
; VCO multiply                  ; --                                                                            ;
; VCO divide                    ; --                                                                            ;
; Freq min lock                 ; 31.25 MHz                                                                     ;
; Freq max lock                 ; 67.73 MHz                                                                     ;
; M VCO Tap                     ; 0                                                                             ;
; M Initial                     ; 1                                                                             ;
; M value                       ; 48                                                                            ;
; N value                       ; 5                                                                             ;
; Charge pump current           ; setting 1                                                                     ;
; Loop filter resistance        ; setting 20                                                                    ;
; Loop filter capacitance       ; setting 0                                                                     ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                            ;
; Bandwidth type                ; Medium                                                                        ;
; Real time reconfigurable      ; Off                                                                           ;
; Scan chain MIF file           ; --                                                                            ;
; Preserve PLL counter order    ; Off                                                                           ;
; PLL location                  ; PLL_1                                                                         ;
; Inclk0 signal                 ; baudclk_221184kHz                                                             ;
; Inclk1 signal                 ; --                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                 ;
; Inclk1 signal type            ; --                                                                            ;
+-------------------------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] ; clock0       ; 48   ; 25  ; 96.0 MHz         ; 0 (0 ps)    ; 9.00 (260 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; b2v_inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                  ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------+--------------+
; |Block1                                   ; 812 (4)     ; 421 (2)                   ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 73   ; 0            ; 391 (2)      ; 19 (1)            ; 402 (2)          ; |Block1                                                                                              ;              ;
;    |COM_controller_16C550:b2v_inst9|      ; 358 (358)   ; 207 (207)                 ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (143)    ; 16 (16)           ; 199 (199)        ; |Block1|COM_controller_16C550:b2v_inst9                                                              ;              ;
;       |altsyncram:FIFO_RX_COM1_rtl_0|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Block1|COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0                                ;              ;
;          |altsyncram_qae1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Block1|COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0|altsyncram_qae1:auto_generated ;              ;
;       |altsyncram:FIFO_TX_COM1_rtl_0|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Block1|COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0                                ;              ;
;          |altsyncram_dog1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Block1|COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated ;              ;
;    |LPT_controller_82550:b2v_inst1|       ; 41 (41)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 33 (33)          ; |Block1|LPT_controller_82550:b2v_inst1                                                               ;              ;
;    |PCI_io:b2v_inst8|                     ; 257 (257)   ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 173 (173)    ; 0 (0)             ; 84 (84)          ; |Block1|PCI_io:b2v_inst8                                                                             ;              ;
;    |PCI_target_controller:b2v_inst4|      ; 226 (226)   ; 153 (153)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 2 (2)             ; 159 (159)        ; |Block1|PCI_target_controller:b2v_inst4                                                              ;              ;
;    |altpll0:b2v_inst3|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Block1|altpll0:b2v_inst3                                                                            ;              ;
;       |altpll:altpll_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Block1|altpll0:b2v_inst3|altpll:altpll_component                                                    ;              ;
;          |altpll0_altpll3:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Block1|altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated                     ;              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; intd              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; intc              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; intb              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; led2              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TX1               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RTS               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; inta              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RS422_TX_MINUS    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; baudout           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; par               ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; trdy              ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; devsel            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; STROBE            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SIN               ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; AFD               ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; INIT              ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; ad[0]             ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[1]             ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[2]             ; Bidir    ; --            ; (6) 2427 ps   ; --                    ; --  ; --   ;
; ad[3]             ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[4]             ; Bidir    ; --            ; (6) 2427 ps   ; --                    ; --  ; --   ;
; ad[5]             ; Bidir    ; --            ; (6) 2427 ps   ; --                    ; --  ; --   ;
; ad[6]             ; Bidir    ; --            ; (6) 2427 ps   ; --                    ; --  ; --   ;
; ad[7]             ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[8]             ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[9]             ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[10]            ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[11]            ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[12]            ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[13]            ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[14]            ; Bidir    ; --            ; (6) 2427 ps   ; --                    ; --  ; --   ;
; ad[15]            ; Bidir    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; ad[16]            ; Bidir    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; ad[17]            ; Bidir    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; ad[18]            ; Bidir    ; --            ; (6) 2428 ps   ; --                    ; --  ; --   ;
; ad[19]            ; Bidir    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; ad[20]            ; Bidir    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; ad[21]            ; Bidir    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; ad[22]            ; Bidir    ; --            ; (6) 2428 ps   ; --                    ; --  ; --   ;
; ad[23]            ; Bidir    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; ad[24]            ; Bidir    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; ad[25]            ; Bidir    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; ad[26]            ; Bidir    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; ad[27]            ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[28]            ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[29]            ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[30]            ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; ad[31]            ; Bidir    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; LPT_DATA[0]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LPT_DATA[1]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LPT_DATA[2]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LPT_DATA[3]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LPT_DATA[4]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LPT_DATA[5]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LPT_DATA[6]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LPT_DATA[7]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; reset             ; Input    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; cbe[0]            ; Input    ; (6) 2427 ps   ; --            ; --                    ; --  ; --   ;
; cbe[3]            ; Input    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; cbe[1]            ; Input    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; cbe[2]            ; Input    ; --            ; (6) 2428 ps   ; --                    ; --  ; --   ;
; clk               ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; irdy              ; Input    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; frame             ; Input    ; --            ; (6) 2428 ps   ; --                    ; --  ; --   ;
; RX1               ; Input    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; baudclk_221184kHz ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CTS               ; Input    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; idsel             ; Input    ; --            ; (6) 2428 ps   ; --                    ; --  ; --   ;
; ERR               ; Input    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; SELT              ; Input    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; PE                ; Input    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
; ACK               ; Input    ; --            ; (6) 2428 ps   ; --                    ; --  ; --   ;
; BUSY              ; Input    ; (6) 2428 ps   ; --            ; --                    ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                               ;
+--------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------+-------------------+---------+
; intd                                                                           ;                   ;         ;
; intc                                                                           ;                   ;         ;
; intb                                                                           ;                   ;         ;
; par                                                                            ;                   ;         ;
; trdy                                                                           ;                   ;         ;
; devsel                                                                         ;                   ;         ;
; STROBE                                                                         ;                   ;         ;
; SIN                                                                            ;                   ;         ;
; AFD                                                                            ;                   ;         ;
; INIT                                                                           ;                   ;         ;
; ad[0]                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[0]~26                  ; 0                 ; 6       ;
; ad[1]                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[1]~1                   ; 0                 ; 6       ;
; ad[2]                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[2]~27                  ; 1                 ; 6       ;
; ad[3]                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[3]~25                  ; 0                 ; 6       ;
; ad[4]                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[4]~28                  ; 1                 ; 6       ;
; ad[5]                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[5]~29                  ; 1                 ; 6       ;
; ad[6]                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[6]~31                  ; 1                 ; 6       ;
; ad[7]                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[7]~30                  ; 0                 ; 6       ;
; ad[8]                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[8]~4                   ; 0                 ; 6       ;
; ad[9]                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[9]~3                   ; 0                 ; 6       ;
; ad[10]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[10]~6                  ; 0                 ; 6       ;
; ad[11]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[11]~5                  ; 0                 ; 6       ;
; ad[12]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[12]~8                  ; 0                 ; 6       ;
; ad[13]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[13]~7                  ; 0                 ; 6       ;
; ad[14]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[14]~10                 ; 1                 ; 6       ;
; ad[15]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[15]~9                  ; 0                 ; 6       ;
; ad[16]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[16]~11                 ; 0                 ; 6       ;
; ad[17]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[17]~0                  ; 0                 ; 6       ;
; ad[18]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[18]~13                 ; 1                 ; 6       ;
; ad[19]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[19]~12                 ; 0                 ; 6       ;
; ad[20]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[20]~15                 ; 0                 ; 6       ;
; ad[21]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[21]~14                 ; 0                 ; 6       ;
; ad[22]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[22]~17                 ; 1                 ; 6       ;
; ad[23]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[23]~16                 ; 0                 ; 6       ;
; ad[24]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[24]~18                 ; 0                 ; 6       ;
; ad[25]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[25]~2                  ; 0                 ; 6       ;
; ad[26]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[26]~20                 ; 0                 ; 6       ;
; ad[27]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[27]~19                 ; 0                 ; 6       ;
; ad[28]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[28]~22                 ; 0                 ; 6       ;
; ad[29]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[29]~21                 ; 0                 ; 6       ;
; ad[30]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[30]~24                 ; 0                 ; 6       ;
; ad[31]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|addr_data_buf_in[31]~23                 ; 0                 ; 6       ;
; LPT_DATA[0]                                                                    ;                   ;         ;
; LPT_DATA[1]                                                                    ;                   ;         ;
; LPT_DATA[2]                                                                    ;                   ;         ;
; LPT_DATA[3]                                                                    ;                   ;         ;
; LPT_DATA[4]                                                                    ;                   ;         ;
; LPT_DATA[5]                                                                    ;                   ;         ;
; LPT_DATA[6]                                                                    ;                   ;         ;
; LPT_DATA[7]                                                                    ;                   ;         ;
; reset                                                                          ;                   ;         ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_IER_READ                 ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_IER_WRITE                ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_DLM_WRITE                ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_DLL_WRITE                ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_DLM_READ                 ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_DLL_READ                 ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[7]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[6]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|MCR_COM1[1]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[0]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[11]                            ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[10]                            ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[9]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[8]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[5]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[4]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[3]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[2]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|TSR_COM1[1]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_MCR_WRITE                ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|MCR_COM1[3]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IER_COM1[1]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IER_COM1[3]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IER_COM1[0]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IER_COM1[2]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLL_COM1[0]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLL_COM1[1]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLL_COM1[2]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLL_COM1[3]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLL_COM1[4]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLL_COM1[5]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLL_COM1[7]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLL_COM1[6]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLM_COM1[0]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLM_COM1[1]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLM_COM1[2]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLM_COM1[3]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLM_COM1[7]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLM_COM1[6]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLM_COM1[5]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|DLM_COM1[4]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LCR_COM1[1]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LCR_COM1[2]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LCR_COM1[3]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LCR_COM1[0]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LCR_COM1[5]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LCR_COM1[4]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_TX_COM1~0                          ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|cs_state.CS_READ                        ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|lpt_state.LPTF_PIR_READ                  ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|lpt_state.LPTF_PSR_READ                  ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|lpt_state.LPTF_PCR_READ                  ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|lpt_state.LPTF_PXR_READ                  ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_IIR_READ                 ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_MCR_READ                 ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_LCR_READ                 ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_LSR_READ                 ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_MSR_READ                 ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_RX_READ                  ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[8]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[9]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[10]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[12]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[13]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[14]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[15]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[16]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[17]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[18]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[19]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[20]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[21]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[22]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[23]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[24]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[25]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[26]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[27]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[28]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[29]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[30]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[31]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|is_BAR0_DEVICE1_address~0               ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE                     ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[7]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[6]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[5]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[4]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[3]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[0]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[2]                            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[4]                            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[5]                            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[3]                            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[1]                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[7]                            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[6]                            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[2]                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[3]                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[1]                            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[0]                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[0]                            ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_TX_WRITE                 ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IIR_COM1[6]                             ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|cs_state.CS_IDLE                        ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|lpt_state.LPTF_IDLE                      ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PCR_LPT1[0]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PCR_LPT1[3]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PCR_LPT1[1]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PCR_LPT1[2]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PDR_LPT1[0]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PCR_LPT1[5]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PDR_LPT1[1]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PDR_LPT1[2]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PDR_LPT1[3]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PDR_LPT1[4]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PDR_LPT1[5]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PDR_LPT1[6]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PDR_LPT1[7]                              ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_LCR_WRITE                ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[0]                   ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[1]                   ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[1]                   ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[0]                   ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[2]                   ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[3]                   ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[3]                   ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[2]                   ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|is_CS_DEVICE0                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|is_CS_DEVICE1                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|is_CS_DEVICE2                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|is_CS_DEVICE3                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|is_config_space                         ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[9]                            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[8]                            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[15]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[14]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[13]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[12]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[0]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[11]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[10]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[9]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[8]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[7]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[6]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[5]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[4]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[3]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[31]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[30]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[29]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[28]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[27]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[26]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[25]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[24]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[23]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[22]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[21]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[20]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[19]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[18]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[17]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[16]              ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LCR_COM1[7]                             ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1          ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_FCR_WRITE                ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_RX_END                   ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_TX_END                   ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|lpt_state.LPTF_PCR_WRITE                 ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE1[0]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[0]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE0[0]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[0]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[0]            ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IIR_COM1[0]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|RBR_COM1[0]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LSR_COM1[0]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|MCR_COM1[0]                             ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE1[1]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[1]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE0[1]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1]            ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IIR_COM1[1]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|RBR_COM1[1]                             ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[2]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[2]            ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IIR_COM1[2]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|RBR_COM1[2]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LSR_COM1[2]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|MCR_COM1[2]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LSR_COM1[3]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IIR_COM1[3]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|RBR_COM1[3]                             ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PSR_LPT1[3]                              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[3]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[3]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[4]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[4]            ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IER_COM1[4]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|RBR_COM1[4]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|MCR_COM1[4]                             ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PCR_LPT1[4]                              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PSR_LPT1[4]                              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[5]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[5]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[5]               ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IER_COM1[5]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|MCR_COM1[5]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|RBR_COM1[5]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LSR_COM1[5]                             ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PSR_LPT1[5]                              ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|MCR_COM1[6]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LSR_COM1[6]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IER_COM1[6]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|RBR_COM1[6]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LCR_COM1[6]                             ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PSR_LPT1[6]                              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[6]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[6]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[6]               ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|MCR_COM1[7]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|LSR_COM1[7]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|IER_COM1[7]                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|RBR_COM1[7]                             ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|PSR_LPT1[7]                              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[7]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[7]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[7]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[8]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[8]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[9]            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[9]               ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[10]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[11]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[12]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[13]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[14]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[15]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[16]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[17]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[18]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE1[19]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE0[19]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[19]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[20]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[21]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[22]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE1[23]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE0[23]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[23]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[24]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE1[25]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE0[25]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[25]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[26]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[27]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[28]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[29]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[30]              ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[31]              ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|lpt_state.LPTF_PDR_WRITE                 ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[15]                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[14]                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[13]                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[12]                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[11]                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[10]                           ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1          ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_raddr[0]                   ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_raddr[1]                   ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_raddr[2]                   ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_raddr[3]                   ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1 ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0          ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0 ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0 ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~0                          ; 0                 ; 6       ;
;      - led2~output                                                             ; 0                 ; 6       ;
; cbe[0]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|Mux0~0                                  ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|Mux0~1                                  ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[0]                           ; 0                 ; 6       ;
; cbe[3]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|Mux0~0                                  ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|Mux0~1                                  ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[3]                           ; 0                 ; 6       ;
; cbe[1]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|Mux0~0                                  ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|Mux0~1                                  ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[1]                           ; 0                 ; 6       ;
; cbe[2]                                                                         ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|Mux0~0                                  ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|Mux0~1                                  ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[2]                           ; 1                 ; 6       ;
; clk                                                                            ;                   ;         ;
;      - COM_controller_16C550:b2v_inst9|IER_COM1[1]                             ; 1                 ; 0       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_empty[0]                   ; 0                 ; 0       ;
;      - COM_controller_16C550:b2v_inst9|com_state.COMF_IIR_READ                 ; 0                 ; 0       ;
; irdy                                                                           ;                   ;         ;
;      - COM_controller_16C550:b2v_inst9|always24~0                              ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|always8~0                               ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|Selector52~0                            ; 0                 ; 6       ;
;      - data_ready[1]                                                           ; 0                 ; 6       ;
;      - devsel~2                                                                ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|Selector65~0                            ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|Equal4~0                                ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|always3~0                                ; 0                 ; 6       ;
;      - LPT_controller_82550:b2v_inst1|Selector41~1                             ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|Selector49~3                            ; 0                 ; 6       ;
;      - data_ready[0]                                                           ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[0]~0                 ; 0                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|Selector67~0                            ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|Selector67~0                            ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|Selector68~0                            ; 0                 ; 6       ;
; frame                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|is_BAR0_DEVICE1_address~0               ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[2]                            ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[4]                            ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[5]                            ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[3]                            ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[1]                           ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[7]                            ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[6]                            ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[2]                           ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[3]                           ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[1]                            ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_command[0]                           ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[0]                            ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|is_config_space                         ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[9]                            ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[8]                            ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[15]                           ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[14]                           ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[13]                           ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[12]                           ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[11]                           ; 1                 ; 6       ;
;      - PCI_target_controller:b2v_inst4|in_adress[10]                           ; 1                 ; 6       ;
; RX1                                                                            ;                   ;         ;
;      - COM_controller_16C550:b2v_inst9|RX_input[0]                             ; 0                 ; 6       ;
; baudclk_221184kHz                                                              ;                   ;         ;
; CTS                                                                            ;                   ;         ;
;      - COM_controller_16C550:b2v_inst9|MSR_COM1[4]~0                           ; 0                 ; 6       ;
;      - COM_controller_16C550:b2v_inst9|CTS_COM1[0]~feeder                      ; 0                 ; 6       ;
; idsel                                                                          ;                   ;         ;
;      - PCI_target_controller:b2v_inst4|is_config_space                         ; 1                 ; 6       ;
; ERR                                                                            ;                   ;         ;
;      - LPT_controller_82550:b2v_inst1|PSR_LPT1[3]~0                            ; 0                 ; 6       ;
; SELT                                                                           ;                   ;         ;
;      - LPT_controller_82550:b2v_inst1|PSR_LPT1[4]~1                            ; 0                 ; 6       ;
; PE                                                                             ;                   ;         ;
;      - LPT_controller_82550:b2v_inst1|PSR_LPT1[5]~2                            ; 0                 ; 6       ;
; ACK                                                                            ;                   ;         ;
;      - LPT_controller_82550:b2v_inst1|PSR_LPT1[6]~3                            ; 1                 ; 6       ;
; BUSY                                                                           ;                   ;         ;
;      - LPT_controller_82550:b2v_inst1|PSR_LPT1[7]                              ; 0                 ; 6       ;
+--------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                      ; Location           ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; COM_controller_16C550:b2v_inst9|Equal15~2                                                 ; LCCOMB_X11_Y14_N2  ; 17      ; Clock enable, Sync. clear, Write enable ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|Equal16~11                                                ; LCCOMB_X11_Y11_N2  ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~18                                           ; LCCOMB_X16_Y15_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_empty[0]                                     ; FF_X13_Y15_N13     ; 5       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|IER_COM1[1]                                               ; FF_X14_Y11_N19     ; 3       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|LCR_COM1[3]                                               ; FF_X13_Y14_N1      ; 21      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|Selector52~1                                              ; LCCOMB_X13_Y15_N0  ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|always24~0                                                ; LCCOMB_X16_Y16_N12 ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|always26~0                                                ; LCCOMB_X11_Y15_N30 ; 2       ; Async. clear                            ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; COM_controller_16C550:b2v_inst9|always27~0                                                ; LCCOMB_X11_Y15_N28 ; 12      ; Async. clear                            ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; COM_controller_16C550:b2v_inst9|always27~1                                                ; LCCOMB_X13_Y18_N22 ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|always31~0                                                ; LCCOMB_X12_Y17_N2  ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|always32~0                                                ; LCCOMB_X11_Y15_N26 ; 2       ; Async. clear                            ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; COM_controller_16C550:b2v_inst9|always35~0                                                ; LCCOMB_X11_Y15_N4  ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|always36~0                                                ; LCCOMB_X13_Y12_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|always36~1                                                ; LCCOMB_X14_Y11_N26 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|always36~2                                                ; LCCOMB_X11_Y15_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|always36~3                                                ; LCCOMB_X11_Y15_N10 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|always36~4                                                ; LCCOMB_X13_Y14_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|always36~5                                                ; LCCOMB_X13_Y13_N4  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|baudclk_RX                                                ; FF_X10_Y16_N19     ; 43      ; Clock                                   ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; COM_controller_16C550:b2v_inst9|baudclk_TX                                                ; FF_X11_Y10_N31     ; 17      ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[5]~41                                  ; LCCOMB_X10_Y16_N20 ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE                                       ; FF_X12_Y15_N1      ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_IIR_READ                                   ; FF_X12_Y16_N31     ; 6       ; Clock, Clock enable                     ; no     ; --                   ; --               ; --                        ;
; COM_controller_16C550:b2v_inst9|interrupt_condition~2                                     ; LCCOMB_X12_Y17_N26 ; 2       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; LPT_controller_82550:b2v_inst1|PCR_LPT1[5]                                                ; FF_X13_Y14_N21     ; 9       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; LPT_controller_82550:b2v_inst1|Selector41~1                                               ; LCCOMB_X18_Y14_N0  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; LPT_controller_82550:b2v_inst1|always4~0                                                  ; LCCOMB_X18_Y14_N20 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; LPT_controller_82550:b2v_inst1|always4~1                                                  ; LCCOMB_X13_Y15_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PCI_target_controller:b2v_inst4|Selector67~0                                              ; LCCOMB_X17_Y10_N28 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1                            ; FF_X17_Y10_N19     ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1                            ; FF_X17_Y10_N3      ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0                            ; FF_X17_Y10_N9      ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0                   ; FF_X17_Y10_N7      ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1                   ; FF_X17_Y10_N5      ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PCI_target_controller:b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0                   ; FF_X17_Y10_N11     ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PCI_target_controller:b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1                   ; FF_X17_Y10_N31     ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PCI_target_controller:b2v_inst4|is_BAR0_DEVICE1_address~0                                 ; LCCOMB_X9_Y11_N0   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; SYNTHESIZED_WIRE_18~0                                                                     ; LCCOMB_X16_Y13_N24 ; 32      ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 55      ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; baudclk_221184kHz                                                                         ; PIN_23             ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; clk                                                                                       ; PIN_10             ; 303     ; Clock                                   ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; clk                                                                                       ; PIN_10             ; 4       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; frame                                                                                     ; PIN_59             ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; irdy                                                                                      ; PIN_60             ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; reset                                                                                     ; PIN_7              ; 282     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                      ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; COM_controller_16C550:b2v_inst9|always26~0                                                ; LCCOMB_X11_Y15_N30 ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; COM_controller_16C550:b2v_inst9|always27~0                                                ; LCCOMB_X11_Y15_N28 ; 12      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; COM_controller_16C550:b2v_inst9|always32~0                                                ; LCCOMB_X11_Y15_N26 ; 2       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; COM_controller_16C550:b2v_inst9|baudclk_RX                                                ; FF_X10_Y16_N19     ; 43      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; COM_controller_16C550:b2v_inst9|baudclk_TX                                                ; FF_X11_Y10_N31     ; 17      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 55      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; clk                                                                                       ; PIN_10             ; 303     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+-------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                     ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; reset~input                                                                                               ; 282     ;
; PCI_target_controller:b2v_inst4|in_adress[8]                                                              ; 72      ;
; PCI_target_controller:b2v_inst4|in_adress[2]                                                              ; 71      ;
; PCI_target_controller:b2v_inst4|in_adress[5]                                                              ; 70      ;
; PCI_target_controller:b2v_inst4|in_adress[3]                                                              ; 58      ;
; PCI_target_controller:b2v_inst4|cs_state.CS_READ                                                          ; 50      ;
; ~GND                                                                                                      ; 48      ;
; PCI_target_controller:b2v_inst4|in_adress[0]                                                              ; 47      ;
; PCI_target_controller:b2v_inst4|in_adress[1]                                                              ; 43      ;
; PCI_io:b2v_inst8|out_addr_data_reg[26]~108                                                                ; 39      ;
; COM_controller_16C550:b2v_inst9|control                                                                   ; 33      ;
; LPT_controller_82550:b2v_inst1|control                                                                    ; 33      ;
; PCI_target_controller:b2v_inst4|control                                                                   ; 33      ;
; SYNTHESIZED_WIRE_18~0                                                                                     ; 32      ;
; PCI_target_controller:b2v_inst4|in_adress[4]                                                              ; 31      ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1                                            ; 30      ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1                                            ; 30      ;
; PCI_target_controller:b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0                                            ; 28      ;
; PCI_target_controller:b2v_inst4|in_command[0]                                                             ; 27      ;
; PCI_target_controller:b2v_inst4|is_BAR0_DEVICE1_address                                                   ; 24      ;
; PCI_target_controller:b2v_inst4|is_config_space                                                           ; 23      ;
; frame~input                                                                                               ; 22      ;
; COM_controller_16C550:b2v_inst9|Equal16~11                                                                ; 22      ;
; COM_controller_16C550:b2v_inst9|LCR_COM1[1]                                                               ; 22      ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[5]~41                                                  ; 21      ;
; COM_controller_16C550:b2v_inst9|LCR_COM1[0]                                                               ; 21      ;
; COM_controller_16C550:b2v_inst9|LCR_COM1[3]                                                               ; 21      ;
; PCI_io:b2v_inst8|out_addr_data_reg[26]~109                                                                ; 20      ;
; PCI_io:b2v_inst8|out_addr_data_reg[26]~231                                                                ; 19      ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_IDLE                                                       ; 19      ;
; PCI_io:b2v_inst8|out_addr_data_reg[4]~44                                                                  ; 18      ;
; PCI_io:b2v_inst8|out_addr_data_reg[26]~110                                                                ; 17      ;
; COM_controller_16C550:b2v_inst9|Equal15~2                                                                 ; 17      ;
; irdy~input                                                                                                ; 15      ;
; COM_controller_16C550:b2v_inst9|Selector52~1                                                              ; 14      ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1~0                                                            ; 14      ;
; COM_controller_16C550:b2v_inst9|always24~0                                                                ; 14      ;
; COM_controller_16C550:b2v_inst9|RSR_enable                                                                ; 13      ;
; COM_controller_16C550:b2v_inst9|LCR_COM1[7]                                                               ; 13      ;
; PCI_target_controller:b2v_inst4|in_adress[7]                                                              ; 13      ;
; PCI_io:b2v_inst8|out_addr_data_reg[6]~80                                                                  ; 12      ;
; PCI_target_controller:b2v_inst4|cs_state.CS_IDLE                                                          ; 12      ;
; PCI_target_controller:b2v_inst4|Mux0~1                                                                    ; 12      ;
; PCI_target_controller:b2v_inst4|Mux0~0                                                                    ; 12      ;
; COM_controller_16C550:b2v_inst9|RX_input[0]                                                               ; 11      ;
; PCI_io:b2v_inst8|out_addr_data_reg[4]~55                                                                  ; 10      ;
; COM_controller_16C550:b2v_inst9|always8~5                                                                 ; 10      ;
; COM_controller_16C550:b2v_inst9|LCR_COM1[5]                                                               ; 10      ;
; PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0                                   ; 9       ;
; PCI_target_controller:b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1                                   ; 9       ;
; COM_controller_16C550:b2v_inst9|Equal2~3                                                                  ; 9       ;
; PCI_target_controller:b2v_inst4|is_BAR1_DEVICE1_address                                                   ; 9       ;
; PCI_target_controller:b2v_inst4|in_adress[9]                                                              ; 9       ;
; LPT_controller_82550:b2v_inst1|PCR_LPT1[5]                                                                ; 9       ;
; LPT_controller_82550:b2v_inst1|lpt_state.LPTF_IDLE                                                        ; 9       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~18                                                           ; 8       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~0                                                            ; 8       ;
; LPT_controller_82550:b2v_inst1|always4~1                                                                  ; 8       ;
; COM_controller_16C550:b2v_inst9|always36~4                                                                ; 8       ;
; COM_controller_16C550:b2v_inst9|always36~3                                                                ; 8       ;
; PCI_target_controller:b2v_inst4|Mux2~1                                                                    ; 8       ;
; PCI_target_controller:b2v_inst4|Mux3~1                                                                    ; 8       ;
; COM_controller_16C550:b2v_inst9|always36~2                                                                ; 8       ;
; PCI_target_controller:b2v_inst4|Mux5~1                                                                    ; 8       ;
; PCI_target_controller:b2v_inst4|Mux7~1                                                                    ; 8       ;
; COM_controller_16C550:b2v_inst9|always36~1                                                                ; 8       ;
; PCI_target_controller:b2v_inst4|Mux4~1                                                                    ; 8       ;
; COM_controller_16C550:b2v_inst9|IIR_COM1[6]                                                               ; 8       ;
; PCI_target_controller:b2v_inst4|in_adress[6]                                                              ; 8       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[23]~16                                                   ; 8       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[19]~12                                                   ; 8       ;
; COM_controller_16C550:b2v_inst9|always36~0                                                                ; 8       ;
; PCI_target_controller:b2v_inst4|Mux6~1                                                                    ; 8       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[25]~2                                                    ; 8       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_waddr[0]                                                     ; 7       ;
; PCI_target_controller:b2v_inst4|Selector67~0                                                              ; 7       ;
; PCI_io:b2v_inst8|Mux24~2                                                                                  ; 7       ;
; COM_controller_16C550:b2v_inst9|Equal2~2                                                                  ; 7       ;
; LPT_controller_82550:b2v_inst1|always3~5                                                                  ; 7       ;
; PCI_target_controller:b2v_inst4|Mux1~1                                                                    ; 7       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[6]~31                                                    ; 7       ;
; PCI_target_controller:b2v_inst4|Mux0~3                                                                    ; 7       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[7]~30                                                    ; 7       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[5]~29                                                    ; 7       ;
; COM_controller_16C550:b2v_inst9|Equal2~1                                                                  ; 7       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[14]~10                                                   ; 7       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[15]~9                                                    ; 7       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[12]~8                                                    ; 7       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[13]~7                                                    ; 7       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[10]~6                                                    ; 7       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[11]~5                                                    ; 7       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[8]~4                                                     ; 7       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_RX_READ                                                    ; 7       ;
; COM_controller_16C550:b2v_inst9|Mux5~0                                                                    ; 7       ;
; COM_controller_16C550:b2v_inst9|LCR_COM1[4]                                                               ; 7       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[9]~3                                                     ; 7       ;
; COM_controller_16C550:b2v_inst9|always36~5                                                                ; 6       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_waddr[1]                                                     ; 6       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_raddr[0]                                                     ; 6       ;
; PCI_io:b2v_inst8|out_addr_data_reg~119                                                                    ; 6       ;
; PCI_io:b2v_inst8|out_addr_data_reg~112                                                                    ; 6       ;
; PCI_io:b2v_inst8|Mux31~3                                                                                  ; 6       ;
; PCI_io:b2v_inst8|Mux31~1                                                                                  ; 6       ;
; PCI_io:b2v_inst8|Mux31~0                                                                                  ; 6       ;
; LPT_controller_82550:b2v_inst1|always4~0                                                                  ; 6       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1[7]                                                               ; 6       ;
; COM_controller_16C550:b2v_inst9|always27~1                                                                ; 6       ;
; LPT_controller_82550:b2v_inst1|Selector41~1                                                               ; 6       ;
; PCI_target_controller:b2v_inst4|Equal22~0                                                                 ; 6       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[0]                                                     ; 6       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[0]                                                     ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[4]~28                                                    ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[0]~26                                                    ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[3]~25                                                    ; 6       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_TX_WRITE                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[30]~24                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[31]~23                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[28]~22                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[29]~21                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[26]~20                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[27]~19                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[24]~18                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[22]~17                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[20]~15                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[21]~14                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[18]~13                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[16]~11                                                   ; 6       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_IIR_READ                                                   ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[1]~1                                                     ; 6       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[17]~0                                                    ; 6       ;
; PCI_io:b2v_inst8|out_addr_data_reg[4]~230                                                                 ; 5       ;
; PCI_target_controller:b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0                                   ; 5       ;
; PCI_target_controller:b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1                                   ; 5       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_waddr[2]                                                     ; 5       ;
; PCI_io:b2v_inst8|out_addr_data_reg~68                                                                     ; 5       ;
; PCI_io:b2v_inst8|out_addr_data_reg[4]~59                                                                  ; 5       ;
; COM_controller_16C550:b2v_inst9|always7~0                                                                 ; 5       ;
; PCI_io:b2v_inst8|out_addr_data_reg~47                                                                     ; 5       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1[0]                                                               ; 5       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1[6]                                                               ; 5       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1[8]                                                               ; 5       ;
; COM_controller_16C550:b2v_inst9|Equal5~0                                                                  ; 5       ;
; COM_controller_16C550:b2v_inst9|Equal3~0                                                                  ; 5       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[1]                                                     ; 5       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[1]                                                     ; 5       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_counter[0]                                       ; 5       ;
; PCI_target_controller:b2v_inst4|Equal6~2                                                                  ; 5       ;
; COM_controller_16C550:b2v_inst9|LCR_COM1[2]                                                               ; 5       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_empty[0]                                                     ; 5       ;
; PCI_target_controller:b2v_inst4|Equal6~6                                                                  ; 4       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_waddr[3]                                                     ; 4       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_raddr[1]                                                     ; 4       ;
; PCI_io:b2v_inst8|out_addr_data_reg[25]~159                                                                ; 4       ;
; PCI_io:b2v_inst8|out_addr_data_reg[25]~158                                                                ; 4       ;
; PCI_io:b2v_inst8|out_addr_data_reg[25]~156                                                                ; 4       ;
; PCI_io:b2v_inst8|out_addr_data_reg~113                                                                    ; 4       ;
; PCI_io:b2v_inst8|out_addr_data_reg~111                                                                    ; 4       ;
; PCI_io:b2v_inst8|Mux24~0                                                                                  ; 4       ;
; PCI_io:b2v_inst8|Mux26~1                                                                                  ; 4       ;
; PCI_io:b2v_inst8|Mux27~6                                                                                  ; 4       ;
; PCI_io:b2v_inst8|out_addr_data_reg[4]~54                                                                  ; 4       ;
; PCI_io:b2v_inst8|Mux28~1                                                                                  ; 4       ;
; PCI_io:b2v_inst8|Mux29~1                                                                                  ; 4       ;
; PCI_io:b2v_inst8|Mux30~1                                                                                  ; 4       ;
; COM_controller_16C550:b2v_inst9|Selector30~3                                                              ; 4       ;
; PCI_io:b2v_inst8|Mux31~4                                                                                  ; 4       ;
; COM_controller_16C550:b2v_inst9|Selector31~6                                                              ; 4       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1[4]                                                               ; 4       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1[3]                                                               ; 4       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1[2]                                                               ; 4       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1[1]                                                               ; 4       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1[5]                                                               ; 4       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_empty                                                        ; 4       ;
; PCI_target_controller:b2v_inst4|Equal6~3                                                                  ; 4       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[2]                                                     ; 4       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[2]                                                     ; 4       ;
; PCI_target_controller:b2v_inst4|addr_data_buf_in[2]~27                                                    ; 4       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_counter[1]                                       ; 4       ;
; COM_controller_16C550:b2v_inst9|Equal6~0                                                                  ; 4       ;
; COM_controller_16C550:b2v_inst9|COMF_READ_STATE                                                           ; 4       ;
; COM_controller_16C550:b2v_inst9|COMF_READ_STATE~9                                                         ; 4       ;
; COM_controller_16C550:b2v_inst9|COMF_READ_STATE~8                                                         ; 4       ;
; COM_controller_16C550:b2v_inst9|IER_COM1[0]                                                               ; 4       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag                                         ; 4       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_timeout_int_flag                                             ; 4       ;
; COM_controller_16C550:b2v_inst9|framing_error[0]                                                          ; 4       ;
; COM_controller_16C550:b2v_inst9|parity_error[0]                                                           ; 4       ;
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated|ram_block1a7 ; 4       ;
; clk~input                                                                                                 ; 3       ;
; cbe[2]~input                                                                                              ; 3       ;
; cbe[1]~input                                                                                              ; 3       ;
; cbe[3]~input                                                                                              ; 3       ;
; cbe[0]~input                                                                                              ; 3       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_raddr[2]                                                     ; 3       ;
; PCI_io:b2v_inst8|out_addr_data_reg[25]~165                                                                ; 3       ;
; PCI_io:b2v_inst8|out_addr_data_reg[25]~160                                                                ; 3       ;
; PCI_io:b2v_inst8|out_addr_data_reg~142                                                                    ; 3       ;
; PCI_io:b2v_inst8|out_addr_data_reg~133                                                                    ; 3       ;
; PCI_target_controller:b2v_inst4|Equal6~5                                                                  ; 3       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[7]                                                                ; 3       ;
; PCI_io:b2v_inst8|Mux24~15                                                                                 ; 3       ;
; PCI_io:b2v_inst8|Mux24~8                                                                                  ; 3       ;
; PCI_io:b2v_inst8|Mux24~3                                                                                  ; 3       ;
; PCI_io:b2v_inst8|out_addr_data_reg~85                                                                     ; 3       ;
; PCI_io:b2v_inst8|Mux25~4                                                                                  ; 3       ;
; PCI_io:b2v_inst8|out_addr_data_reg[4]~64                                                                  ; 3       ;
; COM_controller_16C550:b2v_inst9|Selector30~2                                                              ; 3       ;
; COM_controller_16C550:b2v_inst9|framing_error~1                                                           ; 3       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1[9]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|Equal8~0                                                                  ; 3       ;
; COM_controller_16C550:b2v_inst9|Equal9~0                                                                  ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[16]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[17]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[18]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[19]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[20]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[21]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[22]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[23]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[24]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[25]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[26]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[27]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[28]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[29]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[30]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[31]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[8]                                                 ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[9]                                                 ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[10]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[11]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[12]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[13]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[14]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[15]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|Equal25~0                                                                 ; 3       ;
; PCI_target_controller:b2v_inst4|Equal36~0                                                                 ; 3       ;
; PCI_target_controller:b2v_inst4|Equal20~0                                                                 ; 3       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[3]                                                     ; 3       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[3]                                                     ; 3       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_counter[2]                                       ; 3       ;
; COM_controller_16C550:b2v_inst9|Selector52~0                                                              ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[31]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[30]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[29]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[28]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[27]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[26]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[25]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[24]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[23]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[22]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[21]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[20]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[19]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[18]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[17]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[16]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[15]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[14]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[13]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[12]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[11]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[10]                                                ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[9]                                                 ; 3       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[8]                                                 ; 3       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_MSR_READ                                                   ; 3       ;
; LPT_controller_82550:b2v_inst1|LPTF_READ_STATE~3                                                          ; 3       ;
; COM_controller_16C550:b2v_inst9|WideXor5~0                                                                ; 3       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1~1                                                            ; 3       ;
; COM_controller_16C550:b2v_inst9|Mux5~2                                                                    ; 3       ;
; COM_controller_16C550:b2v_inst9|DLM_COM1[4]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLM_COM1[5]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLM_COM1[6]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLM_COM1[7]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLM_COM1[3]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLM_COM1[2]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLM_COM1[1]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLM_COM1[0]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLL_COM1[6]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLL_COM1[7]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLL_COM1[5]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLL_COM1[4]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLL_COM1[3]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLL_COM1[2]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLL_COM1[1]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|DLL_COM1[0]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|interrupt_condition~0                                                     ; 3       ;
; COM_controller_16C550:b2v_inst9|IER_COM1[3]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|CTS_COM1_changed_int_flag                                                 ; 3       ;
; COM_controller_16C550:b2v_inst9|IER_COM1[1]                                                               ; 3       ;
; COM_controller_16C550:b2v_inst9|Equal14~2                                                                 ; 3       ;
; COM_controller_16C550:b2v_inst9|Equal14~1                                                                 ; 3       ;
; COM_controller_16C550:b2v_inst9|Equal14~0                                                                 ; 3       ;
; CTS~input                                                                                                 ; 2       ;
; PCI_io:b2v_inst8|Mux25~14                                                                                 ; 2       ;
; COM_controller_16C550:b2v_inst9|Add8~2                                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|Add8~1                                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|Add8~0                                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_raddr[3]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|Equal4~0                                                                  ; 2       ;
; PCI_target_controller:b2v_inst4|Equal1~0                                                                  ; 2       ;
; PCI_target_controller:b2v_inst4|Equal0~1                                                                  ; 2       ;
; PCI_target_controller:b2v_inst4|in_adress[10]                                                             ; 2       ;
; PCI_target_controller:b2v_inst4|in_adress[11]                                                             ; 2       ;
; PCI_target_controller:b2v_inst4|Equal0~0                                                                  ; 2       ;
; PCI_io:b2v_inst8|out_addr_data_reg~138                                                                    ; 2       ;
; PCI_io:b2v_inst8|out_addr_data_reg~118                                                                    ; 2       ;
; PCI_io:b2v_inst8|out_addr_data_reg~95                                                                     ; 2       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[6]                                                                ; 2       ;
; PCI_io:b2v_inst8|Mux25~13                                                                                 ; 2       ;
; PCI_io:b2v_inst8|Mux24~9                                                                                  ; 2       ;
; PCI_io:b2v_inst8|Mux24~6                                                                                  ; 2       ;
; PCI_io:b2v_inst8|Mux25~11                                                                                 ; 2       ;
; PCI_io:b2v_inst8|Mux24~5                                                                                  ; 2       ;
; PCI_io:b2v_inst8|Mux24~4                                                                                  ; 2       ;
; COM_controller_16C550:b2v_inst9|MSR_COM1[4]                                                               ; 2       ;
; PCI_io:b2v_inst8|out_addr_data_reg~63                                                                     ; 2       ;
; PCI_io:b2v_inst8|out_addr_data_reg~62                                                                     ; 2       ;
; PCI_io:b2v_inst8|out_addr_data_reg~61                                                                     ; 2       ;
; PCI_io:b2v_inst8|Mux25~2                                                                                  ; 2       ;
; PCI_io:b2v_inst8|out_addr_data_reg~46                                                                     ; 2       ;
; LPT_controller_82550:b2v_inst1|Equal0~0                                                                   ; 2       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1[10]                                                              ; 2       ;
; COM_controller_16C550:b2v_inst9|framing_error~3                                                           ; 2       ;
; COM_controller_16C550:b2v_inst9|framing_error~2                                                           ; 2       ;
; COM_controller_16C550:b2v_inst9|WideOr14~0                                                                ; 2       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_TX_END                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_RX_END                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|Selector50~0                                                              ; 2       ;
; COM_controller_16C550:b2v_inst9|Equal13~0                                                                 ; 2       ;
; LPT_controller_82550:b2v_inst1|Equal4~0                                                                   ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[3]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[4]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[5]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[6]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[7]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[0]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|WideNor0~7                                                                ; 2       ;
; PCI_target_controller:b2v_inst4|Selector31~0                                                              ; 2       ;
; PCI_target_controller:b2v_inst4|Equal13~1                                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|Equal13~0                                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|Selector22~2                                                              ; 2       ;
; PCI_target_controller:b2v_inst4|Equal22~1                                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|Equal6~4                                                                  ; 2       ;
; PCI_target_controller:b2v_inst4|Equal4~1                                                                  ; 2       ;
; PCI_target_controller:b2v_inst4|Equal4~0                                                                  ; 2       ;
; PCI_target_controller:b2v_inst4|always4~0                                                                 ; 2       ;
; COM_controller_16C550:b2v_inst9|always35~0                                                                ; 2       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_LCR_WRITE                                                  ; 2       ;
; LPT_controller_82550:b2v_inst1|PCR_LPT1[2]                                                                ; 2       ;
; LPT_controller_82550:b2v_inst1|PCR_LPT1[1]                                                                ; 2       ;
; LPT_controller_82550:b2v_inst1|PCR_LPT1[3]                                                                ; 2       ;
; LPT_controller_82550:b2v_inst1|PCR_LPT1[0]                                                                ; 2       ;
; devsel_condition~0                                                                                        ; 2       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_counter[3]                                       ; 2       ;
; COM_controller_16C550:b2v_inst9|CTS_COM1[0]                                                               ; 2       ;
; PCI_target_controller:b2v_inst4|in_command[3]                                                             ; 2       ;
; PCI_target_controller:b2v_inst4|in_command[2]                                                             ; 2       ;
; PCI_target_controller:b2v_inst4|in_command[1]                                                             ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[0]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[3]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[4]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[5]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[6]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[7]                                                 ; 2       ;
; PCI_target_controller:b2v_inst4|is_BAR0_DEVICE1_address~0                                                 ; 2       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_LSR_READ                                                   ; 2       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1~2                                                            ; 2       ;
; COM_controller_16C550:b2v_inst9|WideXor4~1                                                                ; 2       ;
; COM_controller_16C550:b2v_inst9|Mux5~1                                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|WideOr15~0                                                                ; 2       ;
; COM_controller_16C550:b2v_inst9|Equal14~3                                                                 ; 2       ;
; COM_controller_16C550:b2v_inst9|Equal17~11                                                                ; 2       ;
; COM_controller_16C550:b2v_inst9|RX_input[1]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|interrupt_condition~2                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|interrupt_condition~1                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|framing_error_int_flag                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|parity_error_int_flag                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|IER_COM1[2]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|IIR_COM1~0                                                                ; 2       ;
; COM_controller_16C550:b2v_inst9|MCR_COM1[3]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_MCR_WRITE                                                  ; 2       ;
; COM_controller_16C550:b2v_inst9|TSR_COM1[1]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|TSR_COM1[2]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|TSR_COM1[3]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|TSR_COM1[4]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|TSR_COM1[5]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|TSR_COM1[8]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|TSR_COM1[9]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|TSR_COM1[10]                                                              ; 2       ;
; COM_controller_16C550:b2v_inst9|TSR_COM1[11]                                                              ; 2       ;
; COM_controller_16C550:b2v_inst9|baudclk_RX                                                                ; 2       ;
; COM_controller_16C550:b2v_inst9|MCR_COM1[1]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|TX1                                                                       ; 2       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1_counter[2]                                                       ; 2       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1_counter[3]                                                       ; 2       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1_counter[0]                                                       ; 2       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1_counter[1]                                                       ; 2       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_DLM_WRITE                                                  ; 2       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_DLL_WRITE                                                  ; 2       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1_timeout_counter[5]                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1_timeout_counter[4]                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_IER_WRITE                                                  ; 2       ;
; COM_controller_16C550:b2v_inst9|com_state.COMF_IER_READ                                                   ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[6]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[4]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[3]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[5]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[7]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[2]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[1]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[20]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[0]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[18]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[19]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[16]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[17]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[14]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[15]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[13]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[12]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[10]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[11]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[8]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_TX[9]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated|ram_block1a1 ; 2       ;
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated|ram_block1a2 ; 2       ;
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated|ram_block1a3 ; 2       ;
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated|ram_block1a4 ; 2       ;
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated|ram_block1a5 ; 2       ;
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated|ram_block1a6 ; 2       ;
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated|ram_block1a0 ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[6]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[4]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[3]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[5]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[7]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[2]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[1]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[20]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[0]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[18]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[19]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[16]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[17]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[14]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[15]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[13]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[12]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[10]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[11]                                                    ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[8]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|bauddiv_counter_RX[9]                                                     ; 2       ;
; COM_controller_16C550:b2v_inst9|TSR_COM1[6]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|TSR_COM1[7]                                                               ; 2       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~0feeder                                                      ; 1       ;
; COM_controller_16C550:b2v_inst9|interrupt_pending~feeder                                                  ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[9]~feeder                                       ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[8]~feeder                                       ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[0]~feeder                                          ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_1_DEVICE1[0]~feeder                                          ; 1       ;
; COM_controller_16C550:b2v_inst9|IIR_COM1[6]~feeder                                                        ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_0_DEVICE1[0]~feeder                                          ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1~0feeder                                                      ; 1       ;
; COM_controller_16C550:b2v_inst9|IER_COM1_changed_int_flag~feeder                                          ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_empty_int_flag~feeder                                        ; 1       ;
; BUSY~input                                                                                                ; 1       ;
; ACK~input                                                                                                 ; 1       ;
; PE~input                                                                                                  ; 1       ;
; SELT~input                                                                                                ; 1       ;
; ERR~input                                                                                                 ; 1       ;
; idsel~input                                                                                               ; 1       ;
; baudclk_221184kHz~input                                                                                   ; 1       ;
; RX1~input                                                                                                 ; 1       ;
; ad[31]~input                                                                                              ; 1       ;
; ad[30]~input                                                                                              ; 1       ;
; ad[29]~input                                                                                              ; 1       ;
; ad[28]~input                                                                                              ; 1       ;
; ad[27]~input                                                                                              ; 1       ;
; ad[26]~input                                                                                              ; 1       ;
; ad[25]~input                                                                                              ; 1       ;
; ad[24]~input                                                                                              ; 1       ;
; ad[23]~input                                                                                              ; 1       ;
; ad[22]~input                                                                                              ; 1       ;
; ad[21]~input                                                                                              ; 1       ;
; ad[20]~input                                                                                              ; 1       ;
; ad[19]~input                                                                                              ; 1       ;
; ad[18]~input                                                                                              ; 1       ;
; ad[17]~input                                                                                              ; 1       ;
; ad[16]~input                                                                                              ; 1       ;
; ad[15]~input                                                                                              ; 1       ;
; ad[14]~input                                                                                              ; 1       ;
; ad[13]~input                                                                                              ; 1       ;
; ad[12]~input                                                                                              ; 1       ;
; ad[11]~input                                                                                              ; 1       ;
; ad[10]~input                                                                                              ; 1       ;
; ad[9]~input                                                                                               ; 1       ;
; ad[8]~input                                                                                               ; 1       ;
; ad[7]~input                                                                                               ; 1       ;
; ad[6]~input                                                                                               ; 1       ;
; ad[5]~input                                                                                               ; 1       ;
; ad[4]~input                                                                                               ; 1       ;
; ad[3]~input                                                                                               ; 1       ;
; ad[2]~input                                                                                               ; 1       ;
; ad[1]~input                                                                                               ; 1       ;
; ad[0]~input                                                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|always36~5_wirecell                                                       ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_raddr[0]~_wirecell                                           ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_waddr[0]~4                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_raddr[0]~0                                                   ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[6]~3                                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[5]~2                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1[5]~3                                                             ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[4]~1                                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[3]~0                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1[0]~2                                                             ; 1       ;
; COM_controller_16C550:b2v_inst9|IIR_COM1[0]~3                                                             ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[7]~7                                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[6]~6                                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[5]~5                                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[4]~4                                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[3]~3                                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[2]~2                                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[1]~1                                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|PDR_LPT1[0]~0                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_counter[0]~4                                     ; 1       ;
; COM_controller_16C550:b2v_inst9|DLM_COM1[7]~0                                                             ; 1       ;
; COM_controller_16C550:b2v_inst9|DLL_COM1[6]~1                                                             ; 1       ;
; COM_controller_16C550:b2v_inst9|DLL_COM1[5]~0                                                             ; 1       ;
; PCI_target_controller:b2v_inst4|control~0                                                                 ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~251                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~250                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~249                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~248                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~247                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~246                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~245                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~244                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~243                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~242                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~241                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~240                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~239                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~238                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~237                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~236                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~235                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~234                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~233                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~232                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|Selector22~9                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|WideXor7                                                                  ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~17                                                           ; 1       ;
; PCI_target_controller:b2v_inst4|Selector80~0                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector95~0                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector67~1                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector74~0                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector82~0                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_enable~0                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_waddr[2]~3                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_waddr[3]~2                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_waddr[3]~1                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_waddr[1]~0                                                   ; 1       ;
; PCI_target_controller:b2v_inst4|Selector86~0                                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|Selector42~0                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~16                                                           ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~8                                                            ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1~1                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~15                                                           ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~7                                                            ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1~0                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~14                                                           ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~6                                                            ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~13                                                           ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~5                                                            ; 1       ;
; COM_controller_16C550:b2v_inst9|MSR_COM1[4]~0                                                             ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~12                                                           ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~4                                                            ; 1       ;
; COM_controller_16C550:b2v_inst9|IIR_COM1~2                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~11                                                           ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~3                                                            ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~10                                                           ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~2                                                            ; 1       ;
; COM_controller_16C550:b2v_inst9|IIR_COM1~1                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|interrupt_condition~3                                                     ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~9                                                            ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1~1                                                            ; 1       ;
; COM_controller_16C550:b2v_inst9|interrupt_pending                                                         ; 1       ;
; LPT_controller_82550:b2v_inst1|Selector45~0                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~15                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~14                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~13                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~12                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~11                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~10                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~9                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~8                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~7                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~6                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~5                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~4                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~3                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~2                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~1                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|RSR_COM1~0                                                                ; 1       ;
; COM_controller_16C550:b2v_inst9|Equal1~2                                                                  ; 1       ;
; COM_controller_16C550:b2v_inst9|Equal1~1                                                                  ; 1       ;
; COM_controller_16C550:b2v_inst9|Equal1~0                                                                  ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector68~0                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector67~0                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector53~0                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector85~0                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~15                                                                ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~14                                                                ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~13                                                                ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~12                                                                ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~11                                                                ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~10                                                                ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~9                                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~8                                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~7                                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~6                                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~5                                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~4                                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~3                                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~2                                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~1                                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Equal44~0                                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Equal3~0                                                                  ; 1       ;
; PCI_target_controller:b2v_inst4|Equal2~0                                                                  ; 1       ;
; PCI_target_controller:b2v_inst4|Equal1~1                                                                  ; 1       ;
; PCI_target_controller:b2v_inst4|Equal0~2                                                                  ; 1       ;
; PCI_target_controller:b2v_inst4|in_adress[12]                                                             ; 1       ;
; PCI_target_controller:b2v_inst4|in_adress[13]                                                             ; 1       ;
; PCI_target_controller:b2v_inst4|in_adress[14]                                                             ; 1       ;
; PCI_target_controller:b2v_inst4|in_adress[15]                                                             ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[2]~4                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[3]~3                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[2]~2                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[3]~4                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[3]~3                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[2]~2                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[0]~1                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_waddr[1]~0                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[1]~1                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_raddr[0]~0                                                   ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector54~0                                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|lpt_state.LPTF_PDR_WRITE                                                   ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~229                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~228                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~227                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[31]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~226                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~225                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~224                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~223                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~222                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[30]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~221                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~220                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~219                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~218                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[29]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~217                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~216                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~215                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~214                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[28]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~213                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~212                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~211                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~210                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~209                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[27]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~208                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~207                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~206                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~205                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[26]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~204                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~203                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~202                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~201                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~200                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~199                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~198                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~197                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[25]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~196                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~195                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE0[25]                                                ; 1       ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE1[25]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~194                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~193                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~192                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[24]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~191                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~190                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~189                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~188                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~187                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~186                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~185                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~184                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[23]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~183                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~182                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE0[23]                                                ; 1       ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE1[23]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~181                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~180                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~179                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~178                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[22]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~177                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~176                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~175                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~174                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[21]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~173                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~172                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~171                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~170                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~169                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[20]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~168                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~167                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~166                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~164                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~163                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~162                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[19]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~161                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~157                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE0[19]                                                ; 1       ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE1[19]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~155                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~154                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~153                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[18]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~152                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~151                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~150                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~149                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[17]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~148                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~147                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~146                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~145                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~144                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[16]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~143                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~141                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~140                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~139                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~137                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[15]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~136                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~135                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~134                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~132                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[14]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~131                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~130                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~129                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~128                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[13]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~127                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~126                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~125                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~124                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[12]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~123                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~122                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~121                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~120                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[11]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~117                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~116                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~115                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~114                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[10]                                                ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~107                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~106                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|Selector22~8                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector22~7                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector22~6                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector22~5                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector22~4                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[9]                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Selector22~3                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[9]                                              ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~105                                                                    ; 1       ;
; PCI_target_controller:b2v_inst4|Selector23~5                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector23~4                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector23~3                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[8]                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector23~2                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector23~1                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector23~0                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[8]                                                 ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~104                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~103                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~102                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~101                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~100                                                                    ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~99                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~98                                                                     ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[7]                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[7]                                              ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~97                                                                     ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[7]                                                 ; 1       ;
; PCI_io:b2v_inst8|Mux24~14                                                                                 ; 1       ;
; PCI_io:b2v_inst8|Mux24~13                                                                                 ; 1       ;
; PCI_io:b2v_inst8|Mux24~12                                                                                 ; 1       ;
; PCI_io:b2v_inst8|Mux24~11                                                                                 ; 1       ;
; PCI_io:b2v_inst8|Mux24~10                                                                                 ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[7]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|IER_COM1[7]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1[7]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|MCR_COM1[7]                                                               ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~96                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~94                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~93                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~92                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~91                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~90                                                                     ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[6]                                                 ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~89                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~88                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~87                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~86                                                                     ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[6]                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[6]                                              ; 1       ;
; PCI_io:b2v_inst8|Mux25~12                                                                                 ; 1       ;
; PCI_io:b2v_inst8|Mux24~7                                                                                  ; 1       ;
; PCI_io:b2v_inst8|Mux25~10                                                                                 ; 1       ;
; PCI_io:b2v_inst8|Mux25~9                                                                                  ; 1       ;
; PCI_io:b2v_inst8|Mux25~8                                                                                  ; 1       ;
; PCI_io:b2v_inst8|Mux25~7                                                                                  ; 1       ;
; PCI_io:b2v_inst8|Mux25~6                                                                                  ; 1       ;
; COM_controller_16C550:b2v_inst9|LCR_COM1[6]                                                               ; 1       ;
; PCI_io:b2v_inst8|Mux25~5                                                                                  ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[6]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|IER_COM1[6]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1[6]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|MCR_COM1[6]                                                               ; 1       ;
; PCI_io:b2v_inst8|Mux24~1                                                                                  ; 1       ;
; PCI_io:b2v_inst8|Mux25~3                                                                                  ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~84                                                                     ; 1       ;
; LPT_controller_82550:b2v_inst1|Selector26~0                                                               ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[5]                                                                ; 1       ;
; PCI_io:b2v_inst8|Mux26~0                                                                                  ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector26~5                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector26~4                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1[5]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector26~3                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[5]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|MCR_COM1[5]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|IER_COM1[5]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector26~2                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector26~1                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector26~0                                                              ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~83                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~82                                                                     ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[5]                                                 ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~81                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~79                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~78                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~77                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~76                                                                     ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[5]                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[5]                                              ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~75                                                                     ; 1       ;
; LPT_controller_82550:b2v_inst1|Selector27~0                                                               ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[4]                                                                ; 1       ;
; LPT_controller_82550:b2v_inst1|PCR_LPT1[4]                                                                ; 1       ;
; PCI_io:b2v_inst8|Mux27~5                                                                                  ; 1       ;
; PCI_io:b2v_inst8|Mux27~4                                                                                  ; 1       ;
; PCI_io:b2v_inst8|Mux27~3                                                                                  ; 1       ;
; PCI_io:b2v_inst8|Mux27~2                                                                                  ; 1       ;
; COM_controller_16C550:b2v_inst9|MCR_COM1[4]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[4]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|IER_COM1[4]                                                               ; 1       ;
; PCI_io:b2v_inst8|Mux27~1                                                                                  ; 1       ;
; PCI_io:b2v_inst8|Mux27~0                                                                                  ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~74                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~73                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~72                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~71                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~70                                                                     ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[4]                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[4]                                              ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~69                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~67                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~66                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~65                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~60                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~58                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~57                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~56                                                                     ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~53                                                                     ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[3]                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[3]                                              ; 1       ;
; LPT_controller_82550:b2v_inst1|Selector28~0                                                               ; 1       ;
; LPT_controller_82550:b2v_inst1|PSR_LPT1[3]                                                                ; 1       ;
; PCI_io:b2v_inst8|Mux28~0                                                                                  ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector28~4                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector28~3                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[3]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|IIR_COM1[3]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector28~2                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector28~1                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector28~0                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1[3]                                                               ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~52                                                                     ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector29~5                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector29~4                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector29~3                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|MCR_COM1[2]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1[2]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector29~2                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector29~1                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector29~0                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[2]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|IIR_COM1[2]                                                               ; 1       ;
; PCI_io:b2v_inst8|Mux29~0                                                                                  ; 1       ;
; PCI_target_controller:b2v_inst4|Selector29~2                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector29~1                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector29~0                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[2]                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[2]                                              ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~51                                                                     ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector30~6                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector30~5                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector30~4                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector30~1                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector30~0                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[1]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|IIR_COM1[1]                                                               ; 1       ;
; PCI_io:b2v_inst8|Mux30~0                                                                                  ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~50                                                                     ; 1       ;
; PCI_target_controller:b2v_inst4|Selector30~2                                                              ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~49                                                                     ; 1       ;
; PCI_target_controller:b2v_inst4|Selector30~1                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1]                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector30~0                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE0[1]                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[1]                                              ; 1       ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE1[1]                                                 ; 1       ;
; PCI_io:b2v_inst8|out_addr_data_reg~48                                                                     ; 1       ;
; LPT_controller_82550:b2v_inst1|Selector31~0                                                               ; 1       ;
; PCI_io:b2v_inst8|Mux31~2                                                                                  ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector31~5                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector31~4                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|MCR_COM1[0]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|LSR_COM1[0]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector31~3                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector31~2                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector31~1                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|RBR_COM1[0]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|IIR_COM1[0]                                                               ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector31~0                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector31~7                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector31~6                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector31~5                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[0]                                              ; 1       ;
; PCI_target_controller:b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[0]                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector31~4                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector31~3                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|Selector31~2                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE0[0]                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|BASE_ADDRESS_4_DEVICE0[0]                                                 ; 1       ;
; PCI_target_controller:b2v_inst4|Selector31~1                                                              ; 1       ;
; PCI_target_controller:b2v_inst4|COMMAND_STATUS_DEVICE1[0]                                                 ; 1       ;
; LPT_controller_82550:b2v_inst1|lpt_state.LPTF_PCR_WRITE                                                   ; 1       ;
; LPT_controller_82550:b2v_inst1|Selector40~2                                                               ; 1       ;
; LPT_controller_82550:b2v_inst1|Selector40~1                                                               ; 1       ;
; LPT_controller_82550:b2v_inst1|Selector40~0                                                               ; 1       ;
; PCI_target_controller:b2v_inst4|Selector64~0                                                              ; 1       ;
; data_ready[0]                                                                                             ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector39~0                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Selector38~0                                                              ; 1       ;
; COM_controller_16C550:b2v_inst9|Mux3~3                                                                    ; 1       ;
; COM_controller_16C550:b2v_inst9|framing_error~5                                                           ; 1       ;
; COM_controller_16C550:b2v_inst9|Mux3~2                                                                    ; 1       ;
; COM_controller_16C550:b2v_inst9|Mux3~1                                                                    ; 1       ;
; COM_controller_16C550:b2v_inst9|Mux3~0                                                                    ; 1       ;
; COM_controller_16C550:b2v_inst9|framing_error~4                                                           ; 1       ;
; COM_controller_16C550:b2v_inst9|Mux4~5                                                                    ; 1       ;
; COM_controller_16C550:b2v_inst9|Mux4~4                                                                    ; 1       ;
; COM_controller_16C550:b2v_inst9|Mux4~3                                                                    ; 1       ;
; COM_controller_16C550:b2v_inst9|Mux4~2                                                                    ; 1       ;
; COM_controller_16C550:b2v_inst9|Mux4~1                                                                    ; 1       ;
; COM_controller_16C550:b2v_inst9|parity_error~0                                                            ; 1       ;
; COM_controller_16C550:b2v_inst9|Mux4~0                                                                    ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_counter[1]~3                                     ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_counter[2]~2                                     ; 1       ;
; COM_controller_16C550:b2v_inst9|FIFO_RX_COM1_int_trigger_counter[3]~1                                     ; 1       ;
+-----------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_RX_COM1_rtl_0|altsyncram_qae1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X15_Y14_N0 ; Don't care           ; Old data        ; Old data        ;
; COM_controller_16C550:b2v_inst9|altsyncram:FIFO_TX_COM1_rtl_0|altsyncram_dog1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X15_Y13_N0 ; Old data             ; Old data        ; Old data        ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,318 / 32,401 ( 4 % ) ;
; C16 interconnects           ; 63 / 1,326 ( 5 % )     ;
; C4 interconnects            ; 831 / 21,816 ( 4 % )   ;
; Direct links                ; 136 / 32,401 ( < 1 % ) ;
; Global clocks               ; 7 / 10 ( 70 % )        ;
; Local interconnects         ; 478 / 10,320 ( 5 % )   ;
; R24 interconnects           ; 71 / 1,289 ( 6 % )     ;
; R4 interconnects            ; 869 / 28,186 ( 3 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.76) ; Number of LABs  (Total = 59) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 3                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 4                            ;
; 13                                          ; 2                            ;
; 14                                          ; 4                            ;
; 15                                          ; 11                           ;
; 16                                          ; 30                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.41) ; Number of LABs  (Total = 59) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 42                           ;
; 1 Clock                            ; 49                           ;
; 1 Clock enable                     ; 18                           ;
; 1 Sync. clear                      ; 1                            ;
; 1 Sync. load                       ; 3                            ;
; 2 Async. clears                    ; 4                            ;
; 2 Clock enables                    ; 17                           ;
; 2 Clocks                           ; 8                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 20.83) ; Number of LABs  (Total = 59) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 5                            ;
; 20                                           ; 4                            ;
; 21                                           ; 5                            ;
; 22                                           ; 8                            ;
; 23                                           ; 4                            ;
; 24                                           ; 2                            ;
; 25                                           ; 4                            ;
; 26                                           ; 5                            ;
; 27                                           ; 4                            ;
; 28                                           ; 2                            ;
; 29                                           ; 3                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.63) ; Number of LABs  (Total = 59) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 2                            ;
; 2                                               ; 3                            ;
; 3                                               ; 0                            ;
; 4                                               ; 6                            ;
; 5                                               ; 2                            ;
; 6                                               ; 2                            ;
; 7                                               ; 5                            ;
; 8                                               ; 5                            ;
; 9                                               ; 4                            ;
; 10                                              ; 5                            ;
; 11                                              ; 6                            ;
; 12                                              ; 4                            ;
; 13                                              ; 3                            ;
; 14                                              ; 0                            ;
; 15                                              ; 5                            ;
; 16                                              ; 3                            ;
; 17                                              ; 2                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
; 20                                              ; 0                            ;
; 21                                              ; 0                            ;
; 22                                              ; 0                            ;
; 23                                              ; 0                            ;
; 24                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 19.03) ; Number of LABs  (Total = 59) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 2                            ;
; 12                                           ; 3                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 0                            ;
; 17                                           ; 3                            ;
; 18                                           ; 1                            ;
; 19                                           ; 2                            ;
; 20                                           ; 4                            ;
; 21                                           ; 2                            ;
; 22                                           ; 4                            ;
; 23                                           ; 4                            ;
; 24                                           ; 6                            ;
; 25                                           ; 1                            ;
; 26                                           ; 2                            ;
; 27                                           ; 5                            ;
; 28                                           ; 4                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
; 31                                           ; 0                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.             ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 71           ; 0            ; 71           ; 0            ; 0            ; 73        ; 71           ; 0            ; 73        ; 73        ; 0            ; 53           ; 0            ; 9            ; 68           ; 0            ; 53           ; 68           ; 9            ; 0            ; 2            ; 53           ; 0            ; 0            ; 0            ; 0            ; 0            ; 73        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 2            ; 73           ; 2            ; 73           ; 73           ; 0         ; 2            ; 73           ; 0         ; 0         ; 73           ; 20           ; 73           ; 64           ; 5            ; 73           ; 20           ; 5            ; 64           ; 73           ; 71           ; 20           ; 73           ; 73           ; 73           ; 73           ; 73           ; 0         ; 73           ; 73           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; intd               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; intc               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; intb               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TX1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RTS                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inta               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RS422_TX_MINUS     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baudout            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; par                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; trdy               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; devsel             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; STROBE             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SIN                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AFD                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INIT               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[10]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[11]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[12]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[13]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[14]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[15]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[16]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[17]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[18]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[19]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[20]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[21]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[22]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[23]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[24]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[25]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[26]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[27]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[28]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[29]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[30]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad[31]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LPT_DATA[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LPT_DATA[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LPT_DATA[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LPT_DATA[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LPT_DATA[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LPT_DATA[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LPT_DATA[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LPT_DATA[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cbe[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cbe[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cbe[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cbe[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; irdy               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; frame              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RX1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; baudclk_221184kHz  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CTS                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idsel              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ERR                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SELT               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PE                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ACK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUSY               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP3C10E144C7 for design "pciusbtest"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 48, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] port
Info (171001): Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Warning (171002): Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C5E144C7 is compatible
    Info (176445): Device EP3C5E144I7 is compatible
    Info (176445): Device EP3C10E144I7 is compatible
    Info (176445): Device EP3C16E144C7 is compatible
    Info (176445): Device EP3C16E144I7 is compatible
    Info (176445): Device EP3C25E144C7 is compatible
    Info (176445): Device EP3C25E144I7 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 73 total pins
    Info (169086): Pin led2 not assigned to an exact location on the device
    Info (169086): Pin RS422_TX_MINUS not assigned to an exact location on the device
Info (332104): Reading SDC File: 'pciusbtest.sdc'
Warning (332174): Ignored filter at pciusbtest.sdc(42): clock could not be matched with a port
Warning (332049): Ignored create_clock at pciusbtest.sdc(42): Argument <targets> is an empty collection
    Info (332050): create_clock -name {clock} -period 2.000 [get_ports {clock}]
Warning (332174): Ignored filter at pciusbtest.sdc(49): inst3|altpll_component|auto_generated|pll1|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at pciusbtest.sdc(49): inst3|altpll_component|auto_generated|pll1|clk[0] could not be matched with a pin
Warning (332049): Ignored create_generated_clock at pciusbtest.sdc(49): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {inst3|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {inst3|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 10000 -master_clock {clock} [get_pins {inst3|altpll_component|auto_generated|pll1|clk[0]}] 
Warning (332049): Ignored create_generated_clock at pciusbtest.sdc(49): Argument -source is an empty collection
Warning (332174): Ignored filter at pciusbtest.sdc(62): inst3|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning (332049): Ignored set_clock_uncertainty at pciusbtest.sdc(62): Argument -rise_from with value [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at pciusbtest.sdc(62): Argument -rise_to with value [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at pciusbtest.sdc(63): Argument -rise_from with value [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at pciusbtest.sdc(63): Argument -fall_to with value [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at pciusbtest.sdc(64): Argument -fall_from with value [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at pciusbtest.sdc(64): Argument -rise_to with value [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at pciusbtest.sdc(65): Argument -fall_from with value [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at pciusbtest.sdc(65): Argument -fall_to with value [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements
Warning (332174): Ignored filter at pciusbtest.sdc(94): PCI_controller:inst4|state.RESET could not be matched with a keeper
Warning (332049): Ignored set_false_path at pciusbtest.sdc(94): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {PCI_controller:inst4|state.RESET}] 
Warning (332174): Ignored filter at pciusbtest.sdc(95): PCI_controller:inst4|state.READ_IO could not be matched with a keeper
Warning (332049): Ignored set_false_path at pciusbtest.sdc(95): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {PCI_controller:inst4|state.READ_IO}] 
Warning (332174): Ignored filter at pciusbtest.sdc(96): PCI_controller:inst4|state.WRITE_IO could not be matched with a keeper
Warning (332049): Ignored set_false_path at pciusbtest.sdc(96): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {PCI_controller:inst4|state.WRITE_IO}] 
Warning (332174): Ignored filter at pciusbtest.sdc(97): PCI_controller:inst4|state.IDLE could not be matched with a keeper
Warning (332049): Ignored set_false_path at pciusbtest.sdc(97): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {PCI_controller:inst4|state.IDLE}] 
Warning (332060): Node: COM_controller_16C550:b2v_inst9|baudclk_TX was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: baudclk_221184kHz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: COM_controller_16C550:b2v_inst9|baudclk_RX was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: COM_controller_16C550:b2v_inst9|IER_COM1[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_empty[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: COM_controller_16C550:b2v_inst9|com_state.COMF_IIR_READ was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: b2v_inst3|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   11.111          clk
Info (176353): Automatically promoted node altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node clk~input (placed in PIN 10 (DIFFIO_L4p, DQS0L/CQ1L,DPCLK0))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node COM_controller_16C550:b2v_inst9|IER_COM1[1]
        Info (176357): Destination node COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_empty[0]
        Info (176357): Destination node COM_controller_16C550:b2v_inst9|com_state.COMF_IIR_READ
Info (176353): Automatically promoted node COM_controller_16C550:b2v_inst9|baudclk_RX 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node COM_controller_16C550:b2v_inst9|baudclk_RX~0
        Info (176357): Destination node baudout~output
Info (176353): Automatically promoted node COM_controller_16C550:b2v_inst9|baudclk_TX 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node COM_controller_16C550:b2v_inst9|baudclk_TX~0
Info (176353): Automatically promoted node COM_controller_16C550:b2v_inst9|always27~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node COM_controller_16C550:b2v_inst9|always26~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node COM_controller_16C550:b2v_inst9|always32~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  4 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  2 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:25
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 0.55 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin par has a permanently disabled output enable
    Info (169065): Pin trdy has a permanently enabled output enable
    Info (169065): Pin devsel has a permanently enabled output enable
    Info (169065): Pin STROBE has a permanently enabled output enable
    Info (169065): Pin SIN has a permanently enabled output enable
    Info (169065): Pin AFD has a permanently enabled output enable
    Info (169065): Pin INIT has a permanently enabled output enable
Info (144001): Generated suppressed messages file G:/pci_usb_test/output_files/pciusbtest.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 628 megabytes
    Info: Processing ended: Tue Sep 11 17:27:17 2018
    Info: Elapsed time: 00:01:40
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/pci_usb_test/output_files/pciusbtest.fit.smsg.


