
project_ULT_1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005cf4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000015a  00800060  00005cf4  00005d68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000034bc  00000000  00000000  00005ec4  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001509  00000000  00000000  00009380  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000220  00000000  00000000  0000a889  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000275  00000000  00000000  0000aaa9  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003510  00000000  00000000  0000ad1e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001823  00000000  00000000  0000e22e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000179c  00000000  00000000  0000fa51  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000240  00000000  00000000  000111f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003b7  00000000  00000000  00011430  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002420  00000000  00000000  000117e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000080  00000000  00000000  00013c07  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 ef       	ldi	r30, 0xF4	; 244
      68:	fc e5       	ldi	r31, 0x5C	; 92
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 3b       	cpi	r26, 0xBA	; 186
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 2e 2a 	call	0x545c	; 0x545c <main>
      7a:	0c 94 78 2e 	jmp	0x5cf0	; 0x5cf0 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__ashldi3>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	df 93       	push	r29
      8a:	cf 93       	push	r28
      8c:	cd b7       	in	r28, 0x3d	; 61
      8e:	de b7       	in	r29, 0x3e	; 62
      90:	60 97       	sbiw	r28, 0x10	; 16
      92:	0f b6       	in	r0, 0x3f	; 63
      94:	f8 94       	cli
      96:	de bf       	out	0x3e, r29	; 62
      98:	0f be       	out	0x3f, r0	; 63
      9a:	cd bf       	out	0x3d, r28	; 61
      9c:	a8 2f       	mov	r26, r24
      9e:	00 23       	and	r16, r16
      a0:	09 f4       	brne	.+2      	; 0xa4 <__ashldi3+0x22>
      a2:	61 c0       	rjmp	.+194    	; 0x166 <__ashldi3+0xe4>
      a4:	7e 01       	movw	r14, r28
      a6:	08 94       	sec
      a8:	e1 1c       	adc	r14, r1
      aa:	f1 1c       	adc	r15, r1
      ac:	88 e0       	ldi	r24, 0x08	; 8
      ae:	f7 01       	movw	r30, r14
      b0:	11 92       	st	Z+, r1
      b2:	8a 95       	dec	r24
      b4:	e9 f7       	brne	.-6      	; 0xb0 <__ashldi3+0x2e>
      b6:	29 83       	std	Y+1, r18	; 0x01
      b8:	3a 83       	std	Y+2, r19	; 0x02
      ba:	4b 83       	std	Y+3, r20	; 0x03
      bc:	5c 83       	std	Y+4, r21	; 0x04
      be:	6d 83       	std	Y+5, r22	; 0x05
      c0:	7e 83       	std	Y+6, r23	; 0x06
      c2:	af 83       	std	Y+7, r26	; 0x07
      c4:	98 87       	std	Y+8, r25	; 0x08
      c6:	80 e2       	ldi	r24, 0x20	; 32
      c8:	80 1b       	sub	r24, r16
      ca:	e8 2f       	mov	r30, r24
      cc:	ff 27       	eor	r31, r31
      ce:	e7 fd       	sbrc	r30, 7
      d0:	f0 95       	com	r31
      d2:	49 81       	ldd	r20, Y+1	; 0x01
      d4:	5a 81       	ldd	r21, Y+2	; 0x02
      d6:	6b 81       	ldd	r22, Y+3	; 0x03
      d8:	7c 81       	ldd	r23, Y+4	; 0x04
      da:	18 16       	cp	r1, r24
      dc:	84 f0       	brlt	.+32     	; 0xfe <__ashldi3+0x7c>
      de:	19 86       	std	Y+9, r1	; 0x09
      e0:	1a 86       	std	Y+10, r1	; 0x0a
      e2:	1b 86       	std	Y+11, r1	; 0x0b
      e4:	1c 86       	std	Y+12, r1	; 0x0c
      e6:	88 27       	eor	r24, r24
      e8:	99 27       	eor	r25, r25
      ea:	8e 1b       	sub	r24, r30
      ec:	9f 0b       	sbc	r25, r31
      ee:	04 c0       	rjmp	.+8      	; 0xf8 <__ashldi3+0x76>
      f0:	44 0f       	add	r20, r20
      f2:	55 1f       	adc	r21, r21
      f4:	66 1f       	adc	r22, r22
      f6:	77 1f       	adc	r23, r23
      f8:	8a 95       	dec	r24
      fa:	d2 f7       	brpl	.-12     	; 0xf0 <__ashldi3+0x6e>
      fc:	28 c0       	rjmp	.+80     	; 0x14e <__ashldi3+0xcc>
      fe:	20 2f       	mov	r18, r16
     100:	33 27       	eor	r19, r19
     102:	27 fd       	sbrc	r18, 7
     104:	30 95       	com	r19
     106:	db 01       	movw	r26, r22
     108:	ca 01       	movw	r24, r20
     10a:	02 2e       	mov	r0, r18
     10c:	04 c0       	rjmp	.+8      	; 0x116 <__ashldi3+0x94>
     10e:	88 0f       	add	r24, r24
     110:	99 1f       	adc	r25, r25
     112:	aa 1f       	adc	r26, r26
     114:	bb 1f       	adc	r27, r27
     116:	0a 94       	dec	r0
     118:	d2 f7       	brpl	.-12     	; 0x10e <__ashldi3+0x8c>
     11a:	89 87       	std	Y+9, r24	; 0x09
     11c:	9a 87       	std	Y+10, r25	; 0x0a
     11e:	ab 87       	std	Y+11, r26	; 0x0b
     120:	bc 87       	std	Y+12, r27	; 0x0c
     122:	04 c0       	rjmp	.+8      	; 0x12c <__ashldi3+0xaa>
     124:	76 95       	lsr	r23
     126:	67 95       	ror	r22
     128:	57 95       	ror	r21
     12a:	47 95       	ror	r20
     12c:	ea 95       	dec	r30
     12e:	d2 f7       	brpl	.-12     	; 0x124 <__ashldi3+0xa2>
     130:	8d 81       	ldd	r24, Y+5	; 0x05
     132:	9e 81       	ldd	r25, Y+6	; 0x06
     134:	af 81       	ldd	r26, Y+7	; 0x07
     136:	b8 85       	ldd	r27, Y+8	; 0x08
     138:	04 c0       	rjmp	.+8      	; 0x142 <__ashldi3+0xc0>
     13a:	88 0f       	add	r24, r24
     13c:	99 1f       	adc	r25, r25
     13e:	aa 1f       	adc	r26, r26
     140:	bb 1f       	adc	r27, r27
     142:	2a 95       	dec	r18
     144:	d2 f7       	brpl	.-12     	; 0x13a <__ashldi3+0xb8>
     146:	48 2b       	or	r20, r24
     148:	59 2b       	or	r21, r25
     14a:	6a 2b       	or	r22, r26
     14c:	7b 2b       	or	r23, r27
     14e:	4d 87       	std	Y+13, r20	; 0x0d
     150:	5e 87       	std	Y+14, r21	; 0x0e
     152:	6f 87       	std	Y+15, r22	; 0x0f
     154:	78 8b       	std	Y+16, r23	; 0x10
     156:	29 85       	ldd	r18, Y+9	; 0x09
     158:	3a 85       	ldd	r19, Y+10	; 0x0a
     15a:	4b 85       	ldd	r20, Y+11	; 0x0b
     15c:	5c 85       	ldd	r21, Y+12	; 0x0c
     15e:	6d 85       	ldd	r22, Y+13	; 0x0d
     160:	7e 85       	ldd	r23, Y+14	; 0x0e
     162:	af 85       	ldd	r26, Y+15	; 0x0f
     164:	98 89       	ldd	r25, Y+16	; 0x10
     166:	8a 2f       	mov	r24, r26
     168:	60 96       	adiw	r28, 0x10	; 16
     16a:	0f b6       	in	r0, 0x3f	; 63
     16c:	f8 94       	cli
     16e:	de bf       	out	0x3e, r29	; 62
     170:	0f be       	out	0x3f, r0	; 63
     172:	cd bf       	out	0x3d, r28	; 61
     174:	cf 91       	pop	r28
     176:	df 91       	pop	r29
     178:	0f 91       	pop	r16
     17a:	ff 90       	pop	r15
     17c:	ef 90       	pop	r14
     17e:	08 95       	ret

00000180 <__fixunssfsi>:
     180:	ef 92       	push	r14
     182:	ff 92       	push	r15
     184:	0f 93       	push	r16
     186:	1f 93       	push	r17
     188:	7b 01       	movw	r14, r22
     18a:	8c 01       	movw	r16, r24
     18c:	20 e0       	ldi	r18, 0x00	; 0
     18e:	30 e0       	ldi	r19, 0x00	; 0
     190:	40 e0       	ldi	r20, 0x00	; 0
     192:	5f e4       	ldi	r21, 0x4F	; 79
     194:	0e 94 f9 11 	call	0x23f2	; 0x23f2 <__gesf2>
     198:	88 23       	and	r24, r24
     19a:	8c f0       	brlt	.+34     	; 0x1be <__fixunssfsi+0x3e>
     19c:	c8 01       	movw	r24, r16
     19e:	b7 01       	movw	r22, r14
     1a0:	20 e0       	ldi	r18, 0x00	; 0
     1a2:	30 e0       	ldi	r19, 0x00	; 0
     1a4:	40 e0       	ldi	r20, 0x00	; 0
     1a6:	5f e4       	ldi	r21, 0x4F	; 79
     1a8:	0e 94 c5 0f 	call	0x1f8a	; 0x1f8a <__subsf3>
     1ac:	0e 94 59 12 	call	0x24b2	; 0x24b2 <__fixsfsi>
     1b0:	9b 01       	movw	r18, r22
     1b2:	ac 01       	movw	r20, r24
     1b4:	20 50       	subi	r18, 0x00	; 0
     1b6:	30 40       	sbci	r19, 0x00	; 0
     1b8:	40 40       	sbci	r20, 0x00	; 0
     1ba:	50 48       	sbci	r21, 0x80	; 128
     1bc:	06 c0       	rjmp	.+12     	; 0x1ca <__fixunssfsi+0x4a>
     1be:	c8 01       	movw	r24, r16
     1c0:	b7 01       	movw	r22, r14
     1c2:	0e 94 59 12 	call	0x24b2	; 0x24b2 <__fixsfsi>
     1c6:	9b 01       	movw	r18, r22
     1c8:	ac 01       	movw	r20, r24
     1ca:	b9 01       	movw	r22, r18
     1cc:	ca 01       	movw	r24, r20
     1ce:	1f 91       	pop	r17
     1d0:	0f 91       	pop	r16
     1d2:	ff 90       	pop	r15
     1d4:	ef 90       	pop	r14
     1d6:	08 95       	ret

000001d8 <__fixunssfdi>:
     1d8:	a0 e0       	ldi	r26, 0x00	; 0
     1da:	b0 e0       	ldi	r27, 0x00	; 0
     1dc:	e2 ef       	ldi	r30, 0xF2	; 242
     1de:	f0 e0       	ldi	r31, 0x00	; 0
     1e0:	0c 94 41 2e 	jmp	0x5c82	; 0x5c82 <__prologue_saves__>
     1e4:	7b 01       	movw	r14, r22
     1e6:	8c 01       	movw	r16, r24
     1e8:	20 e0       	ldi	r18, 0x00	; 0
     1ea:	30 e0       	ldi	r19, 0x00	; 0
     1ec:	40 e8       	ldi	r20, 0x80	; 128
     1ee:	5f e3       	ldi	r21, 0x3F	; 63
     1f0:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
     1f4:	88 23       	and	r24, r24
     1f6:	4c f4       	brge	.+18     	; 0x20a <__fixunssfdi+0x32>
     1f8:	aa 24       	eor	r10, r10
     1fa:	bb 24       	eor	r11, r11
     1fc:	cc 24       	eor	r12, r12
     1fe:	dd 24       	eor	r13, r13
     200:	ee 24       	eor	r14, r14
     202:	ff 24       	eor	r15, r15
     204:	00 e0       	ldi	r16, 0x00	; 0
     206:	10 e0       	ldi	r17, 0x00	; 0
     208:	86 c0       	rjmp	.+268    	; 0x316 <__fixunssfdi+0x13e>
     20a:	c8 01       	movw	r24, r16
     20c:	b7 01       	movw	r22, r14
     20e:	20 e0       	ldi	r18, 0x00	; 0
     210:	30 e0       	ldi	r19, 0x00	; 0
     212:	40 e8       	ldi	r20, 0x80	; 128
     214:	5f e4       	ldi	r21, 0x4F	; 79
     216:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
     21a:	88 23       	and	r24, r24
     21c:	54 f4       	brge	.+20     	; 0x232 <__fixunssfdi+0x5a>
     21e:	c8 01       	movw	r24, r16
     220:	b7 01       	movw	r22, r14
     222:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
     226:	5b 01       	movw	r10, r22
     228:	6c 01       	movw	r12, r24
     22a:	ee 24       	eor	r14, r14
     22c:	ff 24       	eor	r15, r15
     22e:	87 01       	movw	r16, r14
     230:	72 c0       	rjmp	.+228    	; 0x316 <__fixunssfdi+0x13e>
     232:	c8 01       	movw	r24, r16
     234:	b7 01       	movw	r22, r14
     236:	20 e0       	ldi	r18, 0x00	; 0
     238:	30 e0       	ldi	r19, 0x00	; 0
     23a:	40 e8       	ldi	r20, 0x80	; 128
     23c:	5f e5       	ldi	r21, 0x5F	; 95
     23e:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
     242:	87 fd       	sbrc	r24, 7
     244:	0f c0       	rjmp	.+30     	; 0x264 <__fixunssfdi+0x8c>
     246:	aa 24       	eor	r10, r10
     248:	aa 94       	dec	r10
     24a:	bb 24       	eor	r11, r11
     24c:	ba 94       	dec	r11
     24e:	cc 24       	eor	r12, r12
     250:	ca 94       	dec	r12
     252:	dd 24       	eor	r13, r13
     254:	da 94       	dec	r13
     256:	ee 24       	eor	r14, r14
     258:	ea 94       	dec	r14
     25a:	ff 24       	eor	r15, r15
     25c:	fa 94       	dec	r15
     25e:	0f ef       	ldi	r16, 0xFF	; 255
     260:	1f ef       	ldi	r17, 0xFF	; 255
     262:	59 c0       	rjmp	.+178    	; 0x316 <__fixunssfdi+0x13e>
     264:	c8 01       	movw	r24, r16
     266:	b7 01       	movw	r22, r14
     268:	20 e0       	ldi	r18, 0x00	; 0
     26a:	30 e0       	ldi	r19, 0x00	; 0
     26c:	40 e8       	ldi	r20, 0x80	; 128
     26e:	5f e2       	ldi	r21, 0x2F	; 47
     270:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
     274:	7b 01       	movw	r14, r22
     276:	8c 01       	movw	r16, r24
     278:	22 24       	eor	r2, r2
     27a:	33 24       	eor	r3, r3
     27c:	21 01       	movw	r4, r2
     27e:	90 e1       	ldi	r25, 0x10	; 16
     280:	a9 2e       	mov	r10, r25
     282:	b1 2c       	mov	r11, r1
     284:	c1 2c       	mov	r12, r1
     286:	d1 2c       	mov	r13, r1
     288:	c0 e0       	ldi	r28, 0x00	; 0
     28a:	d0 e0       	ldi	r29, 0x00	; 0
     28c:	61 e0       	ldi	r22, 0x01	; 1
     28e:	70 e0       	ldi	r23, 0x00	; 0
     290:	80 e0       	ldi	r24, 0x00	; 0
     292:	90 e0       	ldi	r25, 0x00	; 0
     294:	0a 2c       	mov	r0, r10
     296:	04 c0       	rjmp	.+8      	; 0x2a0 <__fixunssfdi+0xc8>
     298:	66 0f       	add	r22, r22
     29a:	77 1f       	adc	r23, r23
     29c:	88 1f       	adc	r24, r24
     29e:	99 1f       	adc	r25, r25
     2a0:	0a 94       	dec	r0
     2a2:	d2 f7       	brpl	.-12     	; 0x298 <__fixunssfdi+0xc0>
     2a4:	0e 94 ad 12 	call	0x255a	; 0x255a <__floatunsisf>
     2a8:	3b 01       	movw	r6, r22
     2aa:	4c 01       	movw	r8, r24
     2ac:	c8 01       	movw	r24, r16
     2ae:	b7 01       	movw	r22, r14
     2b0:	a4 01       	movw	r20, r8
     2b2:	93 01       	movw	r18, r6
     2b4:	0e 94 f9 11 	call	0x23f2	; 0x23f2 <__gesf2>
     2b8:	88 23       	and	r24, r24
     2ba:	64 f0       	brlt	.+24     	; 0x2d4 <__fixunssfdi+0xfc>
     2bc:	2a 28       	or	r2, r10
     2be:	3b 28       	or	r3, r11
     2c0:	4c 28       	or	r4, r12
     2c2:	5d 28       	or	r5, r13
     2c4:	c8 01       	movw	r24, r16
     2c6:	b7 01       	movw	r22, r14
     2c8:	a4 01       	movw	r20, r8
     2ca:	93 01       	movw	r18, r6
     2cc:	0e 94 1d 11 	call	0x223a	; 0x223a <__divsf3>
     2d0:	7b 01       	movw	r14, r22
     2d2:	8c 01       	movw	r16, r24
     2d4:	d6 94       	lsr	r13
     2d6:	c7 94       	ror	r12
     2d8:	b7 94       	ror	r11
     2da:	a7 94       	ror	r10
     2dc:	21 96       	adiw	r28, 0x01	; 1
     2de:	c5 30       	cpi	r28, 0x05	; 5
     2e0:	d1 05       	cpc	r29, r1
     2e2:	a1 f6       	brne	.-88     	; 0x28c <__fixunssfdi+0xb4>
     2e4:	c8 01       	movw	r24, r16
     2e6:	b7 01       	movw	r22, r14
     2e8:	20 e0       	ldi	r18, 0x00	; 0
     2ea:	30 e0       	ldi	r19, 0x00	; 0
     2ec:	40 e8       	ldi	r20, 0x80	; 128
     2ee:	5f e4       	ldi	r21, 0x4F	; 79
     2f0:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
     2f4:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
     2f8:	5b 01       	movw	r10, r22
     2fa:	6c 01       	movw	r12, r24
     2fc:	9b 01       	movw	r18, r22
     2fe:	a6 01       	movw	r20, r12
     300:	60 e0       	ldi	r22, 0x00	; 0
     302:	70 e0       	ldi	r23, 0x00	; 0
     304:	80 e0       	ldi	r24, 0x00	; 0
     306:	90 e0       	ldi	r25, 0x00	; 0
     308:	02 2d       	mov	r16, r2
     30a:	0e 94 41 00 	call	0x82	; 0x82 <__ashldi3>
     30e:	59 01       	movw	r10, r18
     310:	6a 01       	movw	r12, r20
     312:	7b 01       	movw	r14, r22
     314:	8c 01       	movw	r16, r24
     316:	95 01       	movw	r18, r10
     318:	a6 01       	movw	r20, r12
     31a:	b7 01       	movw	r22, r14
     31c:	c8 01       	movw	r24, r16
     31e:	cd b7       	in	r28, 0x3d	; 61
     320:	de b7       	in	r29, 0x3e	; 62
     322:	e2 e1       	ldi	r30, 0x12	; 18
     324:	0c 94 5d 2e 	jmp	0x5cba	; 0x5cba <__epilogue_restores__>

00000328 <__udivdi3>:
     328:	ae e5       	ldi	r26, 0x5E	; 94
     32a:	b0 e0       	ldi	r27, 0x00	; 0
     32c:	ea e9       	ldi	r30, 0x9A	; 154
     32e:	f1 e0       	ldi	r31, 0x01	; 1
     330:	0c 94 41 2e 	jmp	0x5c82	; 0x5c82 <__prologue_saves__>
     334:	a8 e0       	ldi	r26, 0x08	; 8
     336:	4e 01       	movw	r8, r28
     338:	08 94       	sec
     33a:	81 1c       	adc	r8, r1
     33c:	91 1c       	adc	r9, r1
     33e:	f4 01       	movw	r30, r8
     340:	6a 2e       	mov	r6, r26
     342:	11 92       	st	Z+, r1
     344:	6a 94       	dec	r6
     346:	e9 f7       	brne	.-6      	; 0x342 <__udivdi3+0x1a>
     348:	29 83       	std	Y+1, r18	; 0x01
     34a:	3a 83       	std	Y+2, r19	; 0x02
     34c:	4b 83       	std	Y+3, r20	; 0x03
     34e:	5c 83       	std	Y+4, r21	; 0x04
     350:	6d 83       	std	Y+5, r22	; 0x05
     352:	7e 83       	std	Y+6, r23	; 0x06
     354:	8f 83       	std	Y+7, r24	; 0x07
     356:	98 87       	std	Y+8, r25	; 0x08
     358:	ce 01       	movw	r24, r28
     35a:	09 96       	adiw	r24, 0x09	; 9
     35c:	fc 01       	movw	r30, r24
     35e:	11 92       	st	Z+, r1
     360:	aa 95       	dec	r26
     362:	e9 f7       	brne	.-6      	; 0x35e <__udivdi3+0x36>
     364:	a9 86       	std	Y+9, r10	; 0x09
     366:	ba 86       	std	Y+10, r11	; 0x0a
     368:	cb 86       	std	Y+11, r12	; 0x0b
     36a:	dc 86       	std	Y+12, r13	; 0x0c
     36c:	ed 86       	std	Y+13, r14	; 0x0d
     36e:	fe 86       	std	Y+14, r15	; 0x0e
     370:	0f 87       	std	Y+15, r16	; 0x0f
     372:	18 8b       	std	Y+16, r17	; 0x10
     374:	29 84       	ldd	r2, Y+9	; 0x09
     376:	3a 84       	ldd	r3, Y+10	; 0x0a
     378:	4b 84       	ldd	r4, Y+11	; 0x0b
     37a:	5c 84       	ldd	r5, Y+12	; 0x0c
     37c:	ed 84       	ldd	r14, Y+13	; 0x0d
     37e:	fe 84       	ldd	r15, Y+14	; 0x0e
     380:	0f 85       	ldd	r16, Y+15	; 0x0f
     382:	18 89       	ldd	r17, Y+16	; 0x10
     384:	69 80       	ldd	r6, Y+1	; 0x01
     386:	7a 80       	ldd	r7, Y+2	; 0x02
     388:	8b 80       	ldd	r8, Y+3	; 0x03
     38a:	9c 80       	ldd	r9, Y+4	; 0x04
     38c:	6d a6       	std	Y+45, r6	; 0x2d
     38e:	7e a6       	std	Y+46, r7	; 0x2e
     390:	8f a6       	std	Y+47, r8	; 0x2f
     392:	98 aa       	std	Y+48, r9	; 0x30
     394:	6d 80       	ldd	r6, Y+5	; 0x05
     396:	7e 80       	ldd	r7, Y+6	; 0x06
     398:	8f 80       	ldd	r8, Y+7	; 0x07
     39a:	98 84       	ldd	r9, Y+8	; 0x08
     39c:	e1 14       	cp	r14, r1
     39e:	f1 04       	cpc	r15, r1
     3a0:	01 05       	cpc	r16, r1
     3a2:	11 05       	cpc	r17, r1
     3a4:	09 f0       	breq	.+2      	; 0x3a8 <__udivdi3+0x80>
     3a6:	b3 c3       	rjmp	.+1894   	; 0xb0e <__stack+0x2af>
     3a8:	62 14       	cp	r6, r2
     3aa:	73 04       	cpc	r7, r3
     3ac:	84 04       	cpc	r8, r4
     3ae:	95 04       	cpc	r9, r5
     3b0:	08 f0       	brcs	.+2      	; 0x3b4 <__udivdi3+0x8c>
     3b2:	3d c1       	rjmp	.+634    	; 0x62e <__udivdi3+0x306>
     3b4:	00 e0       	ldi	r16, 0x00	; 0
     3b6:	20 16       	cp	r2, r16
     3b8:	00 e0       	ldi	r16, 0x00	; 0
     3ba:	30 06       	cpc	r3, r16
     3bc:	01 e0       	ldi	r16, 0x01	; 1
     3be:	40 06       	cpc	r4, r16
     3c0:	00 e0       	ldi	r16, 0x00	; 0
     3c2:	50 06       	cpc	r5, r16
     3c4:	88 f4       	brcc	.+34     	; 0x3e8 <__udivdi3+0xc0>
     3c6:	1f ef       	ldi	r17, 0xFF	; 255
     3c8:	21 16       	cp	r2, r17
     3ca:	31 04       	cpc	r3, r1
     3cc:	41 04       	cpc	r4, r1
     3ce:	51 04       	cpc	r5, r1
     3d0:	39 f0       	breq	.+14     	; 0x3e0 <__udivdi3+0xb8>
     3d2:	30 f0       	brcs	.+12     	; 0x3e0 <__udivdi3+0xb8>
     3d4:	48 e0       	ldi	r20, 0x08	; 8
     3d6:	e4 2e       	mov	r14, r20
     3d8:	f1 2c       	mov	r15, r1
     3da:	01 2d       	mov	r16, r1
     3dc:	11 2d       	mov	r17, r1
     3de:	18 c0       	rjmp	.+48     	; 0x410 <__udivdi3+0xe8>
     3e0:	ee 24       	eor	r14, r14
     3e2:	ff 24       	eor	r15, r15
     3e4:	87 01       	movw	r16, r14
     3e6:	14 c0       	rjmp	.+40     	; 0x410 <__udivdi3+0xe8>
     3e8:	20 e0       	ldi	r18, 0x00	; 0
     3ea:	22 16       	cp	r2, r18
     3ec:	20 e0       	ldi	r18, 0x00	; 0
     3ee:	32 06       	cpc	r3, r18
     3f0:	20 e0       	ldi	r18, 0x00	; 0
     3f2:	42 06       	cpc	r4, r18
     3f4:	21 e0       	ldi	r18, 0x01	; 1
     3f6:	52 06       	cpc	r5, r18
     3f8:	30 f0       	brcs	.+12     	; 0x406 <__udivdi3+0xde>
     3fa:	38 e1       	ldi	r19, 0x18	; 24
     3fc:	e3 2e       	mov	r14, r19
     3fe:	f1 2c       	mov	r15, r1
     400:	01 2d       	mov	r16, r1
     402:	11 2d       	mov	r17, r1
     404:	05 c0       	rjmp	.+10     	; 0x410 <__udivdi3+0xe8>
     406:	20 e1       	ldi	r18, 0x10	; 16
     408:	e2 2e       	mov	r14, r18
     40a:	f1 2c       	mov	r15, r1
     40c:	01 2d       	mov	r16, r1
     40e:	11 2d       	mov	r17, r1
     410:	d2 01       	movw	r26, r4
     412:	c1 01       	movw	r24, r2
     414:	0e 2c       	mov	r0, r14
     416:	04 c0       	rjmp	.+8      	; 0x420 <__udivdi3+0xf8>
     418:	b6 95       	lsr	r27
     41a:	a7 95       	ror	r26
     41c:	97 95       	ror	r25
     41e:	87 95       	ror	r24
     420:	0a 94       	dec	r0
     422:	d2 f7       	brpl	.-12     	; 0x418 <__udivdi3+0xf0>
     424:	87 56       	subi	r24, 0x67	; 103
     426:	9f 4f       	sbci	r25, 0xFF	; 255
     428:	dc 01       	movw	r26, r24
     42a:	2c 91       	ld	r18, X
     42c:	80 e2       	ldi	r24, 0x20	; 32
     42e:	90 e0       	ldi	r25, 0x00	; 0
     430:	a0 e0       	ldi	r26, 0x00	; 0
     432:	b0 e0       	ldi	r27, 0x00	; 0
     434:	8e 19       	sub	r24, r14
     436:	9f 09       	sbc	r25, r15
     438:	a0 0b       	sbc	r26, r16
     43a:	b1 0b       	sbc	r27, r17
     43c:	7c 01       	movw	r14, r24
     43e:	8d 01       	movw	r16, r26
     440:	e2 1a       	sub	r14, r18
     442:	f1 08       	sbc	r15, r1
     444:	01 09       	sbc	r16, r1
     446:	11 09       	sbc	r17, r1
     448:	e1 14       	cp	r14, r1
     44a:	f1 04       	cpc	r15, r1
     44c:	01 05       	cpc	r16, r1
     44e:	11 05       	cpc	r17, r1
     450:	a1 f1       	breq	.+104    	; 0x4ba <__udivdi3+0x192>
     452:	0e 2c       	mov	r0, r14
     454:	04 c0       	rjmp	.+8      	; 0x45e <__udivdi3+0x136>
     456:	22 0c       	add	r2, r2
     458:	33 1c       	adc	r3, r3
     45a:	44 1c       	adc	r4, r4
     45c:	55 1c       	adc	r5, r5
     45e:	0a 94       	dec	r0
     460:	d2 f7       	brpl	.-12     	; 0x456 <__udivdi3+0x12e>
     462:	a4 01       	movw	r20, r8
     464:	93 01       	movw	r18, r6
     466:	0e 2c       	mov	r0, r14
     468:	04 c0       	rjmp	.+8      	; 0x472 <__udivdi3+0x14a>
     46a:	22 0f       	add	r18, r18
     46c:	33 1f       	adc	r19, r19
     46e:	44 1f       	adc	r20, r20
     470:	55 1f       	adc	r21, r21
     472:	0a 94       	dec	r0
     474:	d2 f7       	brpl	.-12     	; 0x46a <__udivdi3+0x142>
     476:	80 e2       	ldi	r24, 0x20	; 32
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	8e 19       	sub	r24, r14
     47c:	9f 09       	sbc	r25, r15
     47e:	6d a4       	ldd	r6, Y+45	; 0x2d
     480:	7e a4       	ldd	r7, Y+46	; 0x2e
     482:	8f a4       	ldd	r8, Y+47	; 0x2f
     484:	98 a8       	ldd	r9, Y+48	; 0x30
     486:	04 c0       	rjmp	.+8      	; 0x490 <__udivdi3+0x168>
     488:	96 94       	lsr	r9
     48a:	87 94       	ror	r8
     48c:	77 94       	ror	r7
     48e:	67 94       	ror	r6
     490:	8a 95       	dec	r24
     492:	d2 f7       	brpl	.-12     	; 0x488 <__udivdi3+0x160>
     494:	62 2a       	or	r6, r18
     496:	73 2a       	or	r7, r19
     498:	84 2a       	or	r8, r20
     49a:	95 2a       	or	r9, r21
     49c:	ad a4       	ldd	r10, Y+45	; 0x2d
     49e:	be a4       	ldd	r11, Y+46	; 0x2e
     4a0:	cf a4       	ldd	r12, Y+47	; 0x2f
     4a2:	d8 a8       	ldd	r13, Y+48	; 0x30
     4a4:	04 c0       	rjmp	.+8      	; 0x4ae <__udivdi3+0x186>
     4a6:	aa 0c       	add	r10, r10
     4a8:	bb 1c       	adc	r11, r11
     4aa:	cc 1c       	adc	r12, r12
     4ac:	dd 1c       	adc	r13, r13
     4ae:	ea 94       	dec	r14
     4b0:	d2 f7       	brpl	.-12     	; 0x4a6 <__udivdi3+0x17e>
     4b2:	ad a6       	std	Y+45, r10	; 0x2d
     4b4:	be a6       	std	Y+46, r11	; 0x2e
     4b6:	cf a6       	std	Y+47, r12	; 0x2f
     4b8:	d8 aa       	std	Y+48, r13	; 0x30
     4ba:	62 01       	movw	r12, r4
     4bc:	ee 24       	eor	r14, r14
     4be:	ff 24       	eor	r15, r15
     4c0:	cd aa       	std	Y+53, r12	; 0x35
     4c2:	de aa       	std	Y+54, r13	; 0x36
     4c4:	ef aa       	std	Y+55, r14	; 0x37
     4c6:	f8 ae       	std	Y+56, r15	; 0x38
     4c8:	92 01       	movw	r18, r4
     4ca:	81 01       	movw	r16, r2
     4cc:	20 70       	andi	r18, 0x00	; 0
     4ce:	30 70       	andi	r19, 0x00	; 0
     4d0:	09 af       	std	Y+57, r16	; 0x39
     4d2:	1a af       	std	Y+58, r17	; 0x3a
     4d4:	2b af       	std	Y+59, r18	; 0x3b
     4d6:	3c af       	std	Y+60, r19	; 0x3c
     4d8:	c4 01       	movw	r24, r8
     4da:	b3 01       	movw	r22, r6
     4dc:	a7 01       	movw	r20, r14
     4de:	96 01       	movw	r18, r12
     4e0:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     4e4:	7b 01       	movw	r14, r22
     4e6:	8c 01       	movw	r16, r24
     4e8:	c4 01       	movw	r24, r8
     4ea:	b3 01       	movw	r22, r6
     4ec:	2d a9       	ldd	r18, Y+53	; 0x35
     4ee:	3e a9       	ldd	r19, Y+54	; 0x36
     4f0:	4f a9       	ldd	r20, Y+55	; 0x37
     4f2:	58 ad       	ldd	r21, Y+56	; 0x38
     4f4:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     4f8:	c9 01       	movw	r24, r18
     4fa:	da 01       	movw	r26, r20
     4fc:	3c 01       	movw	r6, r24
     4fe:	4d 01       	movw	r8, r26
     500:	c4 01       	movw	r24, r8
     502:	b3 01       	movw	r22, r6
     504:	29 ad       	ldd	r18, Y+57	; 0x39
     506:	3a ad       	ldd	r19, Y+58	; 0x3a
     508:	4b ad       	ldd	r20, Y+59	; 0x3b
     50a:	5c ad       	ldd	r21, Y+60	; 0x3c
     50c:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     510:	9b 01       	movw	r18, r22
     512:	ac 01       	movw	r20, r24
     514:	87 01       	movw	r16, r14
     516:	ff 24       	eor	r15, r15
     518:	ee 24       	eor	r14, r14
     51a:	ad a4       	ldd	r10, Y+45	; 0x2d
     51c:	be a4       	ldd	r11, Y+46	; 0x2e
     51e:	cf a4       	ldd	r12, Y+47	; 0x2f
     520:	d8 a8       	ldd	r13, Y+48	; 0x30
     522:	c6 01       	movw	r24, r12
     524:	aa 27       	eor	r26, r26
     526:	bb 27       	eor	r27, r27
     528:	57 01       	movw	r10, r14
     52a:	68 01       	movw	r12, r16
     52c:	a8 2a       	or	r10, r24
     52e:	b9 2a       	or	r11, r25
     530:	ca 2a       	or	r12, r26
     532:	db 2a       	or	r13, r27
     534:	a2 16       	cp	r10, r18
     536:	b3 06       	cpc	r11, r19
     538:	c4 06       	cpc	r12, r20
     53a:	d5 06       	cpc	r13, r21
     53c:	e0 f4       	brcc	.+56     	; 0x576 <__udivdi3+0x24e>
     53e:	08 94       	sec
     540:	61 08       	sbc	r6, r1
     542:	71 08       	sbc	r7, r1
     544:	81 08       	sbc	r8, r1
     546:	91 08       	sbc	r9, r1
     548:	a2 0c       	add	r10, r2
     54a:	b3 1c       	adc	r11, r3
     54c:	c4 1c       	adc	r12, r4
     54e:	d5 1c       	adc	r13, r5
     550:	a2 14       	cp	r10, r2
     552:	b3 04       	cpc	r11, r3
     554:	c4 04       	cpc	r12, r4
     556:	d5 04       	cpc	r13, r5
     558:	70 f0       	brcs	.+28     	; 0x576 <__udivdi3+0x24e>
     55a:	a2 16       	cp	r10, r18
     55c:	b3 06       	cpc	r11, r19
     55e:	c4 06       	cpc	r12, r20
     560:	d5 06       	cpc	r13, r21
     562:	48 f4       	brcc	.+18     	; 0x576 <__udivdi3+0x24e>
     564:	08 94       	sec
     566:	61 08       	sbc	r6, r1
     568:	71 08       	sbc	r7, r1
     56a:	81 08       	sbc	r8, r1
     56c:	91 08       	sbc	r9, r1
     56e:	a2 0c       	add	r10, r2
     570:	b3 1c       	adc	r11, r3
     572:	c4 1c       	adc	r12, r4
     574:	d5 1c       	adc	r13, r5
     576:	a2 1a       	sub	r10, r18
     578:	b3 0a       	sbc	r11, r19
     57a:	c4 0a       	sbc	r12, r20
     57c:	d5 0a       	sbc	r13, r21
     57e:	c6 01       	movw	r24, r12
     580:	b5 01       	movw	r22, r10
     582:	2d a9       	ldd	r18, Y+53	; 0x35
     584:	3e a9       	ldd	r19, Y+54	; 0x36
     586:	4f a9       	ldd	r20, Y+55	; 0x37
     588:	58 ad       	ldd	r21, Y+56	; 0x38
     58a:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     58e:	7b 01       	movw	r14, r22
     590:	8c 01       	movw	r16, r24
     592:	c6 01       	movw	r24, r12
     594:	b5 01       	movw	r22, r10
     596:	2d a9       	ldd	r18, Y+53	; 0x35
     598:	3e a9       	ldd	r19, Y+54	; 0x36
     59a:	4f a9       	ldd	r20, Y+55	; 0x37
     59c:	58 ad       	ldd	r21, Y+56	; 0x38
     59e:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     5a2:	c9 01       	movw	r24, r18
     5a4:	da 01       	movw	r26, r20
     5a6:	5c 01       	movw	r10, r24
     5a8:	6d 01       	movw	r12, r26
     5aa:	c6 01       	movw	r24, r12
     5ac:	b5 01       	movw	r22, r10
     5ae:	29 ad       	ldd	r18, Y+57	; 0x39
     5b0:	3a ad       	ldd	r19, Y+58	; 0x3a
     5b2:	4b ad       	ldd	r20, Y+59	; 0x3b
     5b4:	5c ad       	ldd	r21, Y+60	; 0x3c
     5b6:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     5ba:	9b 01       	movw	r18, r22
     5bc:	ac 01       	movw	r20, r24
     5be:	87 01       	movw	r16, r14
     5c0:	ff 24       	eor	r15, r15
     5c2:	ee 24       	eor	r14, r14
     5c4:	8d a5       	ldd	r24, Y+45	; 0x2d
     5c6:	9e a5       	ldd	r25, Y+46	; 0x2e
     5c8:	af a5       	ldd	r26, Y+47	; 0x2f
     5ca:	b8 a9       	ldd	r27, Y+48	; 0x30
     5cc:	a0 70       	andi	r26, 0x00	; 0
     5ce:	b0 70       	andi	r27, 0x00	; 0
     5d0:	e8 2a       	or	r14, r24
     5d2:	f9 2a       	or	r15, r25
     5d4:	0a 2b       	or	r16, r26
     5d6:	1b 2b       	or	r17, r27
     5d8:	e2 16       	cp	r14, r18
     5da:	f3 06       	cpc	r15, r19
     5dc:	04 07       	cpc	r16, r20
     5de:	15 07       	cpc	r17, r21
     5e0:	c0 f4       	brcc	.+48     	; 0x612 <__udivdi3+0x2ea>
     5e2:	08 94       	sec
     5e4:	a1 08       	sbc	r10, r1
     5e6:	b1 08       	sbc	r11, r1
     5e8:	c1 08       	sbc	r12, r1
     5ea:	d1 08       	sbc	r13, r1
     5ec:	e2 0c       	add	r14, r2
     5ee:	f3 1c       	adc	r15, r3
     5f0:	04 1d       	adc	r16, r4
     5f2:	15 1d       	adc	r17, r5
     5f4:	e2 14       	cp	r14, r2
     5f6:	f3 04       	cpc	r15, r3
     5f8:	04 05       	cpc	r16, r4
     5fa:	15 05       	cpc	r17, r5
     5fc:	50 f0       	brcs	.+20     	; 0x612 <__udivdi3+0x2ea>
     5fe:	e2 16       	cp	r14, r18
     600:	f3 06       	cpc	r15, r19
     602:	04 07       	cpc	r16, r20
     604:	15 07       	cpc	r17, r21
     606:	28 f4       	brcc	.+10     	; 0x612 <__udivdi3+0x2ea>
     608:	08 94       	sec
     60a:	a1 08       	sbc	r10, r1
     60c:	b1 08       	sbc	r11, r1
     60e:	c1 08       	sbc	r12, r1
     610:	d1 08       	sbc	r13, r1
     612:	d3 01       	movw	r26, r6
     614:	99 27       	eor	r25, r25
     616:	88 27       	eor	r24, r24
     618:	86 01       	movw	r16, r12
     61a:	75 01       	movw	r14, r10
     61c:	e8 2a       	or	r14, r24
     61e:	f9 2a       	or	r15, r25
     620:	0a 2b       	or	r16, r26
     622:	1b 2b       	or	r17, r27
     624:	e9 aa       	std	Y+49, r14	; 0x31
     626:	fa aa       	std	Y+50, r15	; 0x32
     628:	0b ab       	std	Y+51, r16	; 0x33
     62a:	1c ab       	std	Y+52, r17	; 0x34
     62c:	cf c4       	rjmp	.+2462   	; 0xfcc <__stack+0x76d>
     62e:	21 14       	cp	r2, r1
     630:	31 04       	cpc	r3, r1
     632:	41 04       	cpc	r4, r1
     634:	51 04       	cpc	r5, r1
     636:	71 f4       	brne	.+28     	; 0x654 <__udivdi3+0x32c>
     638:	61 e0       	ldi	r22, 0x01	; 1
     63a:	70 e0       	ldi	r23, 0x00	; 0
     63c:	80 e0       	ldi	r24, 0x00	; 0
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	20 e0       	ldi	r18, 0x00	; 0
     642:	30 e0       	ldi	r19, 0x00	; 0
     644:	40 e0       	ldi	r20, 0x00	; 0
     646:	50 e0       	ldi	r21, 0x00	; 0
     648:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     64c:	c9 01       	movw	r24, r18
     64e:	da 01       	movw	r26, r20
     650:	1c 01       	movw	r2, r24
     652:	2d 01       	movw	r4, r26
     654:	00 e0       	ldi	r16, 0x00	; 0
     656:	20 16       	cp	r2, r16
     658:	00 e0       	ldi	r16, 0x00	; 0
     65a:	30 06       	cpc	r3, r16
     65c:	01 e0       	ldi	r16, 0x01	; 1
     65e:	40 06       	cpc	r4, r16
     660:	00 e0       	ldi	r16, 0x00	; 0
     662:	50 06       	cpc	r5, r16
     664:	88 f4       	brcc	.+34     	; 0x688 <__udivdi3+0x360>
     666:	1f ef       	ldi	r17, 0xFF	; 255
     668:	21 16       	cp	r2, r17
     66a:	31 04       	cpc	r3, r1
     66c:	41 04       	cpc	r4, r1
     66e:	51 04       	cpc	r5, r1
     670:	31 f0       	breq	.+12     	; 0x67e <__udivdi3+0x356>
     672:	28 f0       	brcs	.+10     	; 0x67e <__udivdi3+0x356>
     674:	48 e0       	ldi	r20, 0x08	; 8
     676:	50 e0       	ldi	r21, 0x00	; 0
     678:	60 e0       	ldi	r22, 0x00	; 0
     67a:	70 e0       	ldi	r23, 0x00	; 0
     67c:	17 c0       	rjmp	.+46     	; 0x6ac <__udivdi3+0x384>
     67e:	40 e0       	ldi	r20, 0x00	; 0
     680:	50 e0       	ldi	r21, 0x00	; 0
     682:	60 e0       	ldi	r22, 0x00	; 0
     684:	70 e0       	ldi	r23, 0x00	; 0
     686:	12 c0       	rjmp	.+36     	; 0x6ac <__udivdi3+0x384>
     688:	20 e0       	ldi	r18, 0x00	; 0
     68a:	22 16       	cp	r2, r18
     68c:	20 e0       	ldi	r18, 0x00	; 0
     68e:	32 06       	cpc	r3, r18
     690:	20 e0       	ldi	r18, 0x00	; 0
     692:	42 06       	cpc	r4, r18
     694:	21 e0       	ldi	r18, 0x01	; 1
     696:	52 06       	cpc	r5, r18
     698:	28 f0       	brcs	.+10     	; 0x6a4 <__udivdi3+0x37c>
     69a:	48 e1       	ldi	r20, 0x18	; 24
     69c:	50 e0       	ldi	r21, 0x00	; 0
     69e:	60 e0       	ldi	r22, 0x00	; 0
     6a0:	70 e0       	ldi	r23, 0x00	; 0
     6a2:	04 c0       	rjmp	.+8      	; 0x6ac <__udivdi3+0x384>
     6a4:	40 e1       	ldi	r20, 0x10	; 16
     6a6:	50 e0       	ldi	r21, 0x00	; 0
     6a8:	60 e0       	ldi	r22, 0x00	; 0
     6aa:	70 e0       	ldi	r23, 0x00	; 0
     6ac:	d2 01       	movw	r26, r4
     6ae:	c1 01       	movw	r24, r2
     6b0:	04 2e       	mov	r0, r20
     6b2:	04 c0       	rjmp	.+8      	; 0x6bc <__udivdi3+0x394>
     6b4:	b6 95       	lsr	r27
     6b6:	a7 95       	ror	r26
     6b8:	97 95       	ror	r25
     6ba:	87 95       	ror	r24
     6bc:	0a 94       	dec	r0
     6be:	d2 f7       	brpl	.-12     	; 0x6b4 <__udivdi3+0x38c>
     6c0:	87 56       	subi	r24, 0x67	; 103
     6c2:	9f 4f       	sbci	r25, 0xFF	; 255
     6c4:	dc 01       	movw	r26, r24
     6c6:	2c 91       	ld	r18, X
     6c8:	e0 e2       	ldi	r30, 0x20	; 32
     6ca:	ee 2e       	mov	r14, r30
     6cc:	f1 2c       	mov	r15, r1
     6ce:	01 2d       	mov	r16, r1
     6d0:	11 2d       	mov	r17, r1
     6d2:	d8 01       	movw	r26, r16
     6d4:	c7 01       	movw	r24, r14
     6d6:	84 1b       	sub	r24, r20
     6d8:	95 0b       	sbc	r25, r21
     6da:	a6 0b       	sbc	r26, r22
     6dc:	b7 0b       	sbc	r27, r23
     6de:	82 1b       	sub	r24, r18
     6e0:	91 09       	sbc	r25, r1
     6e2:	a1 09       	sbc	r26, r1
     6e4:	b1 09       	sbc	r27, r1
     6e6:	00 97       	sbiw	r24, 0x00	; 0
     6e8:	a1 05       	cpc	r26, r1
     6ea:	b1 05       	cpc	r27, r1
     6ec:	61 f4       	brne	.+24     	; 0x706 <__udivdi3+0x3de>
     6ee:	64 01       	movw	r12, r8
     6f0:	53 01       	movw	r10, r6
     6f2:	a2 18       	sub	r10, r2
     6f4:	b3 08       	sbc	r11, r3
     6f6:	c4 08       	sbc	r12, r4
     6f8:	d5 08       	sbc	r13, r5
     6fa:	31 e0       	ldi	r19, 0x01	; 1
     6fc:	63 2e       	mov	r6, r19
     6fe:	71 2c       	mov	r7, r1
     700:	81 2c       	mov	r8, r1
     702:	91 2c       	mov	r9, r1
     704:	1e c1       	rjmp	.+572    	; 0x942 <__stack+0xe3>
     706:	6f 96       	adiw	r28, 0x1f	; 31
     708:	8f af       	std	Y+63, r24	; 0x3f
     70a:	6f 97       	sbiw	r28, 0x1f	; 31
     70c:	08 2e       	mov	r0, r24
     70e:	04 c0       	rjmp	.+8      	; 0x718 <__udivdi3+0x3f0>
     710:	22 0c       	add	r2, r2
     712:	33 1c       	adc	r3, r3
     714:	44 1c       	adc	r4, r4
     716:	55 1c       	adc	r5, r5
     718:	0a 94       	dec	r0
     71a:	d2 f7       	brpl	.-12     	; 0x710 <__udivdi3+0x3e8>
     71c:	ee 2d       	mov	r30, r14
     71e:	e8 1b       	sub	r30, r24
     720:	64 01       	movw	r12, r8
     722:	53 01       	movw	r10, r6
     724:	0e 2e       	mov	r0, r30
     726:	04 c0       	rjmp	.+8      	; 0x730 <__udivdi3+0x408>
     728:	d6 94       	lsr	r13
     72a:	c7 94       	ror	r12
     72c:	b7 94       	ror	r11
     72e:	a7 94       	ror	r10
     730:	0a 94       	dec	r0
     732:	d2 f7       	brpl	.-12     	; 0x728 <__udivdi3+0x400>
     734:	a4 01       	movw	r20, r8
     736:	93 01       	movw	r18, r6
     738:	6f 96       	adiw	r28, 0x1f	; 31
     73a:	0f ac       	ldd	r0, Y+63	; 0x3f
     73c:	6f 97       	sbiw	r28, 0x1f	; 31
     73e:	04 c0       	rjmp	.+8      	; 0x748 <__udivdi3+0x420>
     740:	22 0f       	add	r18, r18
     742:	33 1f       	adc	r19, r19
     744:	44 1f       	adc	r20, r20
     746:	55 1f       	adc	r21, r21
     748:	0a 94       	dec	r0
     74a:	d2 f7       	brpl	.-12     	; 0x740 <__udivdi3+0x418>
     74c:	6d a4       	ldd	r6, Y+45	; 0x2d
     74e:	7e a4       	ldd	r7, Y+46	; 0x2e
     750:	8f a4       	ldd	r8, Y+47	; 0x2f
     752:	98 a8       	ldd	r9, Y+48	; 0x30
     754:	0e 2e       	mov	r0, r30
     756:	04 c0       	rjmp	.+8      	; 0x760 <__udivdi3+0x438>
     758:	96 94       	lsr	r9
     75a:	87 94       	ror	r8
     75c:	77 94       	ror	r7
     75e:	67 94       	ror	r6
     760:	0a 94       	dec	r0
     762:	d2 f7       	brpl	.-12     	; 0x758 <__udivdi3+0x430>
     764:	84 01       	movw	r16, r8
     766:	73 01       	movw	r14, r6
     768:	e2 2a       	or	r14, r18
     76a:	f3 2a       	or	r15, r19
     76c:	04 2b       	or	r16, r20
     76e:	15 2b       	or	r17, r21
     770:	e9 a6       	std	Y+41, r14	; 0x29
     772:	fa a6       	std	Y+42, r15	; 0x2a
     774:	0b a7       	std	Y+43, r16	; 0x2b
     776:	1c a7       	std	Y+44, r17	; 0x2c
     778:	32 01       	movw	r6, r4
     77a:	88 24       	eor	r8, r8
     77c:	99 24       	eor	r9, r9
     77e:	92 01       	movw	r18, r4
     780:	81 01       	movw	r16, r2
     782:	20 70       	andi	r18, 0x00	; 0
     784:	30 70       	andi	r19, 0x00	; 0
     786:	21 96       	adiw	r28, 0x01	; 1
     788:	0c af       	std	Y+60, r16	; 0x3c
     78a:	1d af       	std	Y+61, r17	; 0x3d
     78c:	2e af       	std	Y+62, r18	; 0x3e
     78e:	3f af       	std	Y+63, r19	; 0x3f
     790:	21 97       	sbiw	r28, 0x01	; 1
     792:	c6 01       	movw	r24, r12
     794:	b5 01       	movw	r22, r10
     796:	a4 01       	movw	r20, r8
     798:	93 01       	movw	r18, r6
     79a:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     79e:	7b 01       	movw	r14, r22
     7a0:	8c 01       	movw	r16, r24
     7a2:	c6 01       	movw	r24, r12
     7a4:	b5 01       	movw	r22, r10
     7a6:	a4 01       	movw	r20, r8
     7a8:	93 01       	movw	r18, r6
     7aa:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     7ae:	c9 01       	movw	r24, r18
     7b0:	da 01       	movw	r26, r20
     7b2:	25 96       	adiw	r28, 0x05	; 5
     7b4:	8c af       	std	Y+60, r24	; 0x3c
     7b6:	9d af       	std	Y+61, r25	; 0x3d
     7b8:	ae af       	std	Y+62, r26	; 0x3e
     7ba:	bf af       	std	Y+63, r27	; 0x3f
     7bc:	25 97       	sbiw	r28, 0x05	; 5
     7be:	bc 01       	movw	r22, r24
     7c0:	cd 01       	movw	r24, r26
     7c2:	21 96       	adiw	r28, 0x01	; 1
     7c4:	2c ad       	ldd	r18, Y+60	; 0x3c
     7c6:	3d ad       	ldd	r19, Y+61	; 0x3d
     7c8:	4e ad       	ldd	r20, Y+62	; 0x3e
     7ca:	5f ad       	ldd	r21, Y+63	; 0x3f
     7cc:	21 97       	sbiw	r28, 0x01	; 1
     7ce:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     7d2:	9b 01       	movw	r18, r22
     7d4:	ac 01       	movw	r20, r24
     7d6:	87 01       	movw	r16, r14
     7d8:	ff 24       	eor	r15, r15
     7da:	ee 24       	eor	r14, r14
     7dc:	a9 a4       	ldd	r10, Y+41	; 0x29
     7de:	ba a4       	ldd	r11, Y+42	; 0x2a
     7e0:	cb a4       	ldd	r12, Y+43	; 0x2b
     7e2:	dc a4       	ldd	r13, Y+44	; 0x2c
     7e4:	c6 01       	movw	r24, r12
     7e6:	aa 27       	eor	r26, r26
     7e8:	bb 27       	eor	r27, r27
     7ea:	5c 01       	movw	r10, r24
     7ec:	6d 01       	movw	r12, r26
     7ee:	ae 28       	or	r10, r14
     7f0:	bf 28       	or	r11, r15
     7f2:	c0 2a       	or	r12, r16
     7f4:	d1 2a       	or	r13, r17
     7f6:	a2 16       	cp	r10, r18
     7f8:	b3 06       	cpc	r11, r19
     7fa:	c4 06       	cpc	r12, r20
     7fc:	d5 06       	cpc	r13, r21
     7fe:	60 f5       	brcc	.+88     	; 0x858 <__udivdi3+0x530>
     800:	25 96       	adiw	r28, 0x05	; 5
     802:	6c ad       	ldd	r22, Y+60	; 0x3c
     804:	7d ad       	ldd	r23, Y+61	; 0x3d
     806:	8e ad       	ldd	r24, Y+62	; 0x3e
     808:	9f ad       	ldd	r25, Y+63	; 0x3f
     80a:	25 97       	sbiw	r28, 0x05	; 5
     80c:	61 50       	subi	r22, 0x01	; 1
     80e:	70 40       	sbci	r23, 0x00	; 0
     810:	80 40       	sbci	r24, 0x00	; 0
     812:	90 40       	sbci	r25, 0x00	; 0
     814:	25 96       	adiw	r28, 0x05	; 5
     816:	6c af       	std	Y+60, r22	; 0x3c
     818:	7d af       	std	Y+61, r23	; 0x3d
     81a:	8e af       	std	Y+62, r24	; 0x3e
     81c:	9f af       	std	Y+63, r25	; 0x3f
     81e:	25 97       	sbiw	r28, 0x05	; 5
     820:	a2 0c       	add	r10, r2
     822:	b3 1c       	adc	r11, r3
     824:	c4 1c       	adc	r12, r4
     826:	d5 1c       	adc	r13, r5
     828:	a2 14       	cp	r10, r2
     82a:	b3 04       	cpc	r11, r3
     82c:	c4 04       	cpc	r12, r4
     82e:	d5 04       	cpc	r13, r5
     830:	98 f0       	brcs	.+38     	; 0x858 <__udivdi3+0x530>
     832:	a2 16       	cp	r10, r18
     834:	b3 06       	cpc	r11, r19
     836:	c4 06       	cpc	r12, r20
     838:	d5 06       	cpc	r13, r21
     83a:	70 f4       	brcc	.+28     	; 0x858 <__udivdi3+0x530>
     83c:	61 50       	subi	r22, 0x01	; 1
     83e:	70 40       	sbci	r23, 0x00	; 0
     840:	80 40       	sbci	r24, 0x00	; 0
     842:	90 40       	sbci	r25, 0x00	; 0
     844:	25 96       	adiw	r28, 0x05	; 5
     846:	6c af       	std	Y+60, r22	; 0x3c
     848:	7d af       	std	Y+61, r23	; 0x3d
     84a:	8e af       	std	Y+62, r24	; 0x3e
     84c:	9f af       	std	Y+63, r25	; 0x3f
     84e:	25 97       	sbiw	r28, 0x05	; 5
     850:	a2 0c       	add	r10, r2
     852:	b3 1c       	adc	r11, r3
     854:	c4 1c       	adc	r12, r4
     856:	d5 1c       	adc	r13, r5
     858:	a2 1a       	sub	r10, r18
     85a:	b3 0a       	sbc	r11, r19
     85c:	c4 0a       	sbc	r12, r20
     85e:	d5 0a       	sbc	r13, r21
     860:	c6 01       	movw	r24, r12
     862:	b5 01       	movw	r22, r10
     864:	a4 01       	movw	r20, r8
     866:	93 01       	movw	r18, r6
     868:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     86c:	7b 01       	movw	r14, r22
     86e:	8c 01       	movw	r16, r24
     870:	c6 01       	movw	r24, r12
     872:	b5 01       	movw	r22, r10
     874:	a4 01       	movw	r20, r8
     876:	93 01       	movw	r18, r6
     878:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     87c:	c9 01       	movw	r24, r18
     87e:	da 01       	movw	r26, r20
     880:	3c 01       	movw	r6, r24
     882:	4d 01       	movw	r8, r26
     884:	c4 01       	movw	r24, r8
     886:	b3 01       	movw	r22, r6
     888:	21 96       	adiw	r28, 0x01	; 1
     88a:	2c ad       	ldd	r18, Y+60	; 0x3c
     88c:	3d ad       	ldd	r19, Y+61	; 0x3d
     88e:	4e ad       	ldd	r20, Y+62	; 0x3e
     890:	5f ad       	ldd	r21, Y+63	; 0x3f
     892:	21 97       	sbiw	r28, 0x01	; 1
     894:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     898:	9b 01       	movw	r18, r22
     89a:	ac 01       	movw	r20, r24
     89c:	87 01       	movw	r16, r14
     89e:	ff 24       	eor	r15, r15
     8a0:	ee 24       	eor	r14, r14
     8a2:	89 a5       	ldd	r24, Y+41	; 0x29
     8a4:	9a a5       	ldd	r25, Y+42	; 0x2a
     8a6:	ab a5       	ldd	r26, Y+43	; 0x2b
     8a8:	bc a5       	ldd	r27, Y+44	; 0x2c
     8aa:	a0 70       	andi	r26, 0x00	; 0
     8ac:	b0 70       	andi	r27, 0x00	; 0
     8ae:	57 01       	movw	r10, r14
     8b0:	68 01       	movw	r12, r16
     8b2:	a8 2a       	or	r10, r24
     8b4:	b9 2a       	or	r11, r25
     8b6:	ca 2a       	or	r12, r26
     8b8:	db 2a       	or	r13, r27
     8ba:	a2 16       	cp	r10, r18
     8bc:	b3 06       	cpc	r11, r19
     8be:	c4 06       	cpc	r12, r20
     8c0:	d5 06       	cpc	r13, r21
     8c2:	e0 f4       	brcc	.+56     	; 0x8fc <__stack+0x9d>
     8c4:	08 94       	sec
     8c6:	61 08       	sbc	r6, r1
     8c8:	71 08       	sbc	r7, r1
     8ca:	81 08       	sbc	r8, r1
     8cc:	91 08       	sbc	r9, r1
     8ce:	a2 0c       	add	r10, r2
     8d0:	b3 1c       	adc	r11, r3
     8d2:	c4 1c       	adc	r12, r4
     8d4:	d5 1c       	adc	r13, r5
     8d6:	a2 14       	cp	r10, r2
     8d8:	b3 04       	cpc	r11, r3
     8da:	c4 04       	cpc	r12, r4
     8dc:	d5 04       	cpc	r13, r5
     8de:	70 f0       	brcs	.+28     	; 0x8fc <__stack+0x9d>
     8e0:	a2 16       	cp	r10, r18
     8e2:	b3 06       	cpc	r11, r19
     8e4:	c4 06       	cpc	r12, r20
     8e6:	d5 06       	cpc	r13, r21
     8e8:	48 f4       	brcc	.+18     	; 0x8fc <__stack+0x9d>
     8ea:	08 94       	sec
     8ec:	61 08       	sbc	r6, r1
     8ee:	71 08       	sbc	r7, r1
     8f0:	81 08       	sbc	r8, r1
     8f2:	91 08       	sbc	r9, r1
     8f4:	a2 0c       	add	r10, r2
     8f6:	b3 1c       	adc	r11, r3
     8f8:	c4 1c       	adc	r12, r4
     8fa:	d5 1c       	adc	r13, r5
     8fc:	8d a5       	ldd	r24, Y+45	; 0x2d
     8fe:	9e a5       	ldd	r25, Y+46	; 0x2e
     900:	af a5       	ldd	r26, Y+47	; 0x2f
     902:	b8 a9       	ldd	r27, Y+48	; 0x30
     904:	6f 96       	adiw	r28, 0x1f	; 31
     906:	0f ac       	ldd	r0, Y+63	; 0x3f
     908:	6f 97       	sbiw	r28, 0x1f	; 31
     90a:	04 c0       	rjmp	.+8      	; 0x914 <__stack+0xb5>
     90c:	88 0f       	add	r24, r24
     90e:	99 1f       	adc	r25, r25
     910:	aa 1f       	adc	r26, r26
     912:	bb 1f       	adc	r27, r27
     914:	0a 94       	dec	r0
     916:	d2 f7       	brpl	.-12     	; 0x90c <__stack+0xad>
     918:	8d a7       	std	Y+45, r24	; 0x2d
     91a:	9e a7       	std	Y+46, r25	; 0x2e
     91c:	af a7       	std	Y+47, r26	; 0x2f
     91e:	b8 ab       	std	Y+48, r27	; 0x30
     920:	a2 1a       	sub	r10, r18
     922:	b3 0a       	sbc	r11, r19
     924:	c4 0a       	sbc	r12, r20
     926:	d5 0a       	sbc	r13, r21
     928:	25 96       	adiw	r28, 0x05	; 5
     92a:	ec ac       	ldd	r14, Y+60	; 0x3c
     92c:	fd ac       	ldd	r15, Y+61	; 0x3d
     92e:	0e ad       	ldd	r16, Y+62	; 0x3e
     930:	1f ad       	ldd	r17, Y+63	; 0x3f
     932:	25 97       	sbiw	r28, 0x05	; 5
     934:	d7 01       	movw	r26, r14
     936:	99 27       	eor	r25, r25
     938:	88 27       	eor	r24, r24
     93a:	68 2a       	or	r6, r24
     93c:	79 2a       	or	r7, r25
     93e:	8a 2a       	or	r8, r26
     940:	9b 2a       	or	r9, r27
     942:	82 01       	movw	r16, r4
     944:	22 27       	eor	r18, r18
     946:	33 27       	eor	r19, r19
     948:	29 96       	adiw	r28, 0x09	; 9
     94a:	0c af       	std	Y+60, r16	; 0x3c
     94c:	1d af       	std	Y+61, r17	; 0x3d
     94e:	2e af       	std	Y+62, r18	; 0x3e
     950:	3f af       	std	Y+63, r19	; 0x3f
     952:	29 97       	sbiw	r28, 0x09	; 9
     954:	a2 01       	movw	r20, r4
     956:	91 01       	movw	r18, r2
     958:	40 70       	andi	r20, 0x00	; 0
     95a:	50 70       	andi	r21, 0x00	; 0
     95c:	2d 96       	adiw	r28, 0x0d	; 13
     95e:	2c af       	std	Y+60, r18	; 0x3c
     960:	3d af       	std	Y+61, r19	; 0x3d
     962:	4e af       	std	Y+62, r20	; 0x3e
     964:	5f af       	std	Y+63, r21	; 0x3f
     966:	2d 97       	sbiw	r28, 0x0d	; 13
     968:	c6 01       	movw	r24, r12
     96a:	b5 01       	movw	r22, r10
     96c:	29 96       	adiw	r28, 0x09	; 9
     96e:	2c ad       	ldd	r18, Y+60	; 0x3c
     970:	3d ad       	ldd	r19, Y+61	; 0x3d
     972:	4e ad       	ldd	r20, Y+62	; 0x3e
     974:	5f ad       	ldd	r21, Y+63	; 0x3f
     976:	29 97       	sbiw	r28, 0x09	; 9
     978:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     97c:	7b 01       	movw	r14, r22
     97e:	8c 01       	movw	r16, r24
     980:	c6 01       	movw	r24, r12
     982:	b5 01       	movw	r22, r10
     984:	29 96       	adiw	r28, 0x09	; 9
     986:	2c ad       	ldd	r18, Y+60	; 0x3c
     988:	3d ad       	ldd	r19, Y+61	; 0x3d
     98a:	4e ad       	ldd	r20, Y+62	; 0x3e
     98c:	5f ad       	ldd	r21, Y+63	; 0x3f
     98e:	29 97       	sbiw	r28, 0x09	; 9
     990:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     994:	c9 01       	movw	r24, r18
     996:	da 01       	movw	r26, r20
     998:	61 96       	adiw	r28, 0x11	; 17
     99a:	8c af       	std	Y+60, r24	; 0x3c
     99c:	9d af       	std	Y+61, r25	; 0x3d
     99e:	ae af       	std	Y+62, r26	; 0x3e
     9a0:	bf af       	std	Y+63, r27	; 0x3f
     9a2:	61 97       	sbiw	r28, 0x11	; 17
     9a4:	bc 01       	movw	r22, r24
     9a6:	cd 01       	movw	r24, r26
     9a8:	2d 96       	adiw	r28, 0x0d	; 13
     9aa:	2c ad       	ldd	r18, Y+60	; 0x3c
     9ac:	3d ad       	ldd	r19, Y+61	; 0x3d
     9ae:	4e ad       	ldd	r20, Y+62	; 0x3e
     9b0:	5f ad       	ldd	r21, Y+63	; 0x3f
     9b2:	2d 97       	sbiw	r28, 0x0d	; 13
     9b4:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     9b8:	9b 01       	movw	r18, r22
     9ba:	ac 01       	movw	r20, r24
     9bc:	87 01       	movw	r16, r14
     9be:	ff 24       	eor	r15, r15
     9c0:	ee 24       	eor	r14, r14
     9c2:	ad a4       	ldd	r10, Y+45	; 0x2d
     9c4:	be a4       	ldd	r11, Y+46	; 0x2e
     9c6:	cf a4       	ldd	r12, Y+47	; 0x2f
     9c8:	d8 a8       	ldd	r13, Y+48	; 0x30
     9ca:	c6 01       	movw	r24, r12
     9cc:	aa 27       	eor	r26, r26
     9ce:	bb 27       	eor	r27, r27
     9d0:	57 01       	movw	r10, r14
     9d2:	68 01       	movw	r12, r16
     9d4:	a8 2a       	or	r10, r24
     9d6:	b9 2a       	or	r11, r25
     9d8:	ca 2a       	or	r12, r26
     9da:	db 2a       	or	r13, r27
     9dc:	a2 16       	cp	r10, r18
     9de:	b3 06       	cpc	r11, r19
     9e0:	c4 06       	cpc	r12, r20
     9e2:	d5 06       	cpc	r13, r21
     9e4:	60 f5       	brcc	.+88     	; 0xa3e <__stack+0x1df>
     9e6:	61 96       	adiw	r28, 0x11	; 17
     9e8:	6c ad       	ldd	r22, Y+60	; 0x3c
     9ea:	7d ad       	ldd	r23, Y+61	; 0x3d
     9ec:	8e ad       	ldd	r24, Y+62	; 0x3e
     9ee:	9f ad       	ldd	r25, Y+63	; 0x3f
     9f0:	61 97       	sbiw	r28, 0x11	; 17
     9f2:	61 50       	subi	r22, 0x01	; 1
     9f4:	70 40       	sbci	r23, 0x00	; 0
     9f6:	80 40       	sbci	r24, 0x00	; 0
     9f8:	90 40       	sbci	r25, 0x00	; 0
     9fa:	61 96       	adiw	r28, 0x11	; 17
     9fc:	6c af       	std	Y+60, r22	; 0x3c
     9fe:	7d af       	std	Y+61, r23	; 0x3d
     a00:	8e af       	std	Y+62, r24	; 0x3e
     a02:	9f af       	std	Y+63, r25	; 0x3f
     a04:	61 97       	sbiw	r28, 0x11	; 17
     a06:	a2 0c       	add	r10, r2
     a08:	b3 1c       	adc	r11, r3
     a0a:	c4 1c       	adc	r12, r4
     a0c:	d5 1c       	adc	r13, r5
     a0e:	a2 14       	cp	r10, r2
     a10:	b3 04       	cpc	r11, r3
     a12:	c4 04       	cpc	r12, r4
     a14:	d5 04       	cpc	r13, r5
     a16:	98 f0       	brcs	.+38     	; 0xa3e <__stack+0x1df>
     a18:	a2 16       	cp	r10, r18
     a1a:	b3 06       	cpc	r11, r19
     a1c:	c4 06       	cpc	r12, r20
     a1e:	d5 06       	cpc	r13, r21
     a20:	70 f4       	brcc	.+28     	; 0xa3e <__stack+0x1df>
     a22:	61 50       	subi	r22, 0x01	; 1
     a24:	70 40       	sbci	r23, 0x00	; 0
     a26:	80 40       	sbci	r24, 0x00	; 0
     a28:	90 40       	sbci	r25, 0x00	; 0
     a2a:	61 96       	adiw	r28, 0x11	; 17
     a2c:	6c af       	std	Y+60, r22	; 0x3c
     a2e:	7d af       	std	Y+61, r23	; 0x3d
     a30:	8e af       	std	Y+62, r24	; 0x3e
     a32:	9f af       	std	Y+63, r25	; 0x3f
     a34:	61 97       	sbiw	r28, 0x11	; 17
     a36:	a2 0c       	add	r10, r2
     a38:	b3 1c       	adc	r11, r3
     a3a:	c4 1c       	adc	r12, r4
     a3c:	d5 1c       	adc	r13, r5
     a3e:	a2 1a       	sub	r10, r18
     a40:	b3 0a       	sbc	r11, r19
     a42:	c4 0a       	sbc	r12, r20
     a44:	d5 0a       	sbc	r13, r21
     a46:	c6 01       	movw	r24, r12
     a48:	b5 01       	movw	r22, r10
     a4a:	29 96       	adiw	r28, 0x09	; 9
     a4c:	2c ad       	ldd	r18, Y+60	; 0x3c
     a4e:	3d ad       	ldd	r19, Y+61	; 0x3d
     a50:	4e ad       	ldd	r20, Y+62	; 0x3e
     a52:	5f ad       	ldd	r21, Y+63	; 0x3f
     a54:	29 97       	sbiw	r28, 0x09	; 9
     a56:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     a5a:	7b 01       	movw	r14, r22
     a5c:	8c 01       	movw	r16, r24
     a5e:	c6 01       	movw	r24, r12
     a60:	b5 01       	movw	r22, r10
     a62:	29 96       	adiw	r28, 0x09	; 9
     a64:	2c ad       	ldd	r18, Y+60	; 0x3c
     a66:	3d ad       	ldd	r19, Y+61	; 0x3d
     a68:	4e ad       	ldd	r20, Y+62	; 0x3e
     a6a:	5f ad       	ldd	r21, Y+63	; 0x3f
     a6c:	29 97       	sbiw	r28, 0x09	; 9
     a6e:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     a72:	c9 01       	movw	r24, r18
     a74:	da 01       	movw	r26, r20
     a76:	5c 01       	movw	r10, r24
     a78:	6d 01       	movw	r12, r26
     a7a:	c6 01       	movw	r24, r12
     a7c:	b5 01       	movw	r22, r10
     a7e:	2d 96       	adiw	r28, 0x0d	; 13
     a80:	2c ad       	ldd	r18, Y+60	; 0x3c
     a82:	3d ad       	ldd	r19, Y+61	; 0x3d
     a84:	4e ad       	ldd	r20, Y+62	; 0x3e
     a86:	5f ad       	ldd	r21, Y+63	; 0x3f
     a88:	2d 97       	sbiw	r28, 0x0d	; 13
     a8a:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     a8e:	9b 01       	movw	r18, r22
     a90:	ac 01       	movw	r20, r24
     a92:	87 01       	movw	r16, r14
     a94:	ff 24       	eor	r15, r15
     a96:	ee 24       	eor	r14, r14
     a98:	8d a5       	ldd	r24, Y+45	; 0x2d
     a9a:	9e a5       	ldd	r25, Y+46	; 0x2e
     a9c:	af a5       	ldd	r26, Y+47	; 0x2f
     a9e:	b8 a9       	ldd	r27, Y+48	; 0x30
     aa0:	a0 70       	andi	r26, 0x00	; 0
     aa2:	b0 70       	andi	r27, 0x00	; 0
     aa4:	e8 2a       	or	r14, r24
     aa6:	f9 2a       	or	r15, r25
     aa8:	0a 2b       	or	r16, r26
     aaa:	1b 2b       	or	r17, r27
     aac:	e2 16       	cp	r14, r18
     aae:	f3 06       	cpc	r15, r19
     ab0:	04 07       	cpc	r16, r20
     ab2:	15 07       	cpc	r17, r21
     ab4:	c0 f4       	brcc	.+48     	; 0xae6 <__stack+0x287>
     ab6:	08 94       	sec
     ab8:	a1 08       	sbc	r10, r1
     aba:	b1 08       	sbc	r11, r1
     abc:	c1 08       	sbc	r12, r1
     abe:	d1 08       	sbc	r13, r1
     ac0:	e2 0c       	add	r14, r2
     ac2:	f3 1c       	adc	r15, r3
     ac4:	04 1d       	adc	r16, r4
     ac6:	15 1d       	adc	r17, r5
     ac8:	e2 14       	cp	r14, r2
     aca:	f3 04       	cpc	r15, r3
     acc:	04 05       	cpc	r16, r4
     ace:	15 05       	cpc	r17, r5
     ad0:	50 f0       	brcs	.+20     	; 0xae6 <__stack+0x287>
     ad2:	e2 16       	cp	r14, r18
     ad4:	f3 06       	cpc	r15, r19
     ad6:	04 07       	cpc	r16, r20
     ad8:	15 07       	cpc	r17, r21
     ada:	28 f4       	brcc	.+10     	; 0xae6 <__stack+0x287>
     adc:	08 94       	sec
     ade:	a1 08       	sbc	r10, r1
     ae0:	b1 08       	sbc	r11, r1
     ae2:	c1 08       	sbc	r12, r1
     ae4:	d1 08       	sbc	r13, r1
     ae6:	61 96       	adiw	r28, 0x11	; 17
     ae8:	ec ac       	ldd	r14, Y+60	; 0x3c
     aea:	fd ac       	ldd	r15, Y+61	; 0x3d
     aec:	0e ad       	ldd	r16, Y+62	; 0x3e
     aee:	1f ad       	ldd	r17, Y+63	; 0x3f
     af0:	61 97       	sbiw	r28, 0x11	; 17
     af2:	d7 01       	movw	r26, r14
     af4:	99 27       	eor	r25, r25
     af6:	88 27       	eor	r24, r24
     af8:	96 01       	movw	r18, r12
     afa:	85 01       	movw	r16, r10
     afc:	08 2b       	or	r16, r24
     afe:	19 2b       	or	r17, r25
     b00:	2a 2b       	or	r18, r26
     b02:	3b 2b       	or	r19, r27
     b04:	09 ab       	std	Y+49, r16	; 0x31
     b06:	1a ab       	std	Y+50, r17	; 0x32
     b08:	2b ab       	std	Y+51, r18	; 0x33
     b0a:	3c ab       	std	Y+52, r19	; 0x34
     b0c:	62 c2       	rjmp	.+1220   	; 0xfd2 <__stack+0x773>
     b0e:	6e 14       	cp	r6, r14
     b10:	7f 04       	cpc	r7, r15
     b12:	80 06       	cpc	r8, r16
     b14:	91 06       	cpc	r9, r17
     b16:	08 f4       	brcc	.+2      	; 0xb1a <__stack+0x2bb>
     b18:	51 c2       	rjmp	.+1186   	; 0xfbc <__stack+0x75d>
     b1a:	20 e0       	ldi	r18, 0x00	; 0
     b1c:	e2 16       	cp	r14, r18
     b1e:	20 e0       	ldi	r18, 0x00	; 0
     b20:	f2 06       	cpc	r15, r18
     b22:	21 e0       	ldi	r18, 0x01	; 1
     b24:	02 07       	cpc	r16, r18
     b26:	20 e0       	ldi	r18, 0x00	; 0
     b28:	12 07       	cpc	r17, r18
     b2a:	88 f4       	brcc	.+34     	; 0xb4e <__stack+0x2ef>
     b2c:	3f ef       	ldi	r19, 0xFF	; 255
     b2e:	e3 16       	cp	r14, r19
     b30:	f1 04       	cpc	r15, r1
     b32:	01 05       	cpc	r16, r1
     b34:	11 05       	cpc	r17, r1
     b36:	31 f0       	breq	.+12     	; 0xb44 <__stack+0x2e5>
     b38:	28 f0       	brcs	.+10     	; 0xb44 <__stack+0x2e5>
     b3a:	48 e0       	ldi	r20, 0x08	; 8
     b3c:	50 e0       	ldi	r21, 0x00	; 0
     b3e:	60 e0       	ldi	r22, 0x00	; 0
     b40:	70 e0       	ldi	r23, 0x00	; 0
     b42:	17 c0       	rjmp	.+46     	; 0xb72 <__stack+0x313>
     b44:	40 e0       	ldi	r20, 0x00	; 0
     b46:	50 e0       	ldi	r21, 0x00	; 0
     b48:	60 e0       	ldi	r22, 0x00	; 0
     b4a:	70 e0       	ldi	r23, 0x00	; 0
     b4c:	12 c0       	rjmp	.+36     	; 0xb72 <__stack+0x313>
     b4e:	40 e0       	ldi	r20, 0x00	; 0
     b50:	e4 16       	cp	r14, r20
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	f4 06       	cpc	r15, r20
     b56:	40 e0       	ldi	r20, 0x00	; 0
     b58:	04 07       	cpc	r16, r20
     b5a:	41 e0       	ldi	r20, 0x01	; 1
     b5c:	14 07       	cpc	r17, r20
     b5e:	28 f0       	brcs	.+10     	; 0xb6a <__stack+0x30b>
     b60:	48 e1       	ldi	r20, 0x18	; 24
     b62:	50 e0       	ldi	r21, 0x00	; 0
     b64:	60 e0       	ldi	r22, 0x00	; 0
     b66:	70 e0       	ldi	r23, 0x00	; 0
     b68:	04 c0       	rjmp	.+8      	; 0xb72 <__stack+0x313>
     b6a:	40 e1       	ldi	r20, 0x10	; 16
     b6c:	50 e0       	ldi	r21, 0x00	; 0
     b6e:	60 e0       	ldi	r22, 0x00	; 0
     b70:	70 e0       	ldi	r23, 0x00	; 0
     b72:	d8 01       	movw	r26, r16
     b74:	c7 01       	movw	r24, r14
     b76:	04 2e       	mov	r0, r20
     b78:	04 c0       	rjmp	.+8      	; 0xb82 <__stack+0x323>
     b7a:	b6 95       	lsr	r27
     b7c:	a7 95       	ror	r26
     b7e:	97 95       	ror	r25
     b80:	87 95       	ror	r24
     b82:	0a 94       	dec	r0
     b84:	d2 f7       	brpl	.-12     	; 0xb7a <__stack+0x31b>
     b86:	87 56       	subi	r24, 0x67	; 103
     b88:	9f 4f       	sbci	r25, 0xFF	; 255
     b8a:	dc 01       	movw	r26, r24
     b8c:	2c 91       	ld	r18, X
     b8e:	30 e2       	ldi	r19, 0x20	; 32
     b90:	a3 2e       	mov	r10, r19
     b92:	b1 2c       	mov	r11, r1
     b94:	c1 2c       	mov	r12, r1
     b96:	d1 2c       	mov	r13, r1
     b98:	d6 01       	movw	r26, r12
     b9a:	c5 01       	movw	r24, r10
     b9c:	84 1b       	sub	r24, r20
     b9e:	95 0b       	sbc	r25, r21
     ba0:	a6 0b       	sbc	r26, r22
     ba2:	b7 0b       	sbc	r27, r23
     ba4:	82 1b       	sub	r24, r18
     ba6:	91 09       	sbc	r25, r1
     ba8:	a1 09       	sbc	r26, r1
     baa:	b1 09       	sbc	r27, r1
     bac:	00 97       	sbiw	r24, 0x00	; 0
     bae:	a1 05       	cpc	r26, r1
     bb0:	b1 05       	cpc	r27, r1
     bb2:	89 f4       	brne	.+34     	; 0xbd6 <__stack+0x377>
     bb4:	e6 14       	cp	r14, r6
     bb6:	f7 04       	cpc	r15, r7
     bb8:	08 05       	cpc	r16, r8
     bba:	19 05       	cpc	r17, r9
     bbc:	08 f4       	brcc	.+2      	; 0xbc0 <__stack+0x361>
     bbe:	f2 c1       	rjmp	.+996    	; 0xfa4 <__stack+0x745>
     bc0:	6d a4       	ldd	r6, Y+45	; 0x2d
     bc2:	7e a4       	ldd	r7, Y+46	; 0x2e
     bc4:	8f a4       	ldd	r8, Y+47	; 0x2f
     bc6:	98 a8       	ldd	r9, Y+48	; 0x30
     bc8:	62 14       	cp	r6, r2
     bca:	73 04       	cpc	r7, r3
     bcc:	84 04       	cpc	r8, r4
     bce:	95 04       	cpc	r9, r5
     bd0:	08 f0       	brcs	.+2      	; 0xbd4 <__stack+0x375>
     bd2:	e8 c1       	rjmp	.+976    	; 0xfa4 <__stack+0x745>
     bd4:	f3 c1       	rjmp	.+998    	; 0xfbc <__stack+0x75d>
     bd6:	6e 96       	adiw	r28, 0x1e	; 30
     bd8:	8f af       	std	Y+63, r24	; 0x3f
     bda:	6e 97       	sbiw	r28, 0x1e	; 30
     bdc:	08 2e       	mov	r0, r24
     bde:	04 c0       	rjmp	.+8      	; 0xbe8 <__stack+0x389>
     be0:	ee 0c       	add	r14, r14
     be2:	ff 1c       	adc	r15, r15
     be4:	00 1f       	adc	r16, r16
     be6:	11 1f       	adc	r17, r17
     be8:	0a 94       	dec	r0
     bea:	d2 f7       	brpl	.-12     	; 0xbe0 <__stack+0x381>
     bec:	6a 2d       	mov	r22, r10
     bee:	68 1b       	sub	r22, r24
     bf0:	d2 01       	movw	r26, r4
     bf2:	c1 01       	movw	r24, r2
     bf4:	06 2e       	mov	r0, r22
     bf6:	04 c0       	rjmp	.+8      	; 0xc00 <__stack+0x3a1>
     bf8:	b6 95       	lsr	r27
     bfa:	a7 95       	ror	r26
     bfc:	97 95       	ror	r25
     bfe:	87 95       	ror	r24
     c00:	0a 94       	dec	r0
     c02:	d2 f7       	brpl	.-12     	; 0xbf8 <__stack+0x399>
     c04:	5c 01       	movw	r10, r24
     c06:	6d 01       	movw	r12, r26
     c08:	ae 28       	or	r10, r14
     c0a:	bf 28       	or	r11, r15
     c0c:	c0 2a       	or	r12, r16
     c0e:	d1 2a       	or	r13, r17
     c10:	ad a2       	std	Y+37, r10	; 0x25
     c12:	be a2       	std	Y+38, r11	; 0x26
     c14:	cf a2       	std	Y+39, r12	; 0x27
     c16:	d8 a6       	std	Y+40, r13	; 0x28
     c18:	72 01       	movw	r14, r4
     c1a:	61 01       	movw	r12, r2
     c1c:	6e 96       	adiw	r28, 0x1e	; 30
     c1e:	0f ac       	ldd	r0, Y+63	; 0x3f
     c20:	6e 97       	sbiw	r28, 0x1e	; 30
     c22:	04 c0       	rjmp	.+8      	; 0xc2c <__stack+0x3cd>
     c24:	cc 0c       	add	r12, r12
     c26:	dd 1c       	adc	r13, r13
     c28:	ee 1c       	adc	r14, r14
     c2a:	ff 1c       	adc	r15, r15
     c2c:	0a 94       	dec	r0
     c2e:	d2 f7       	brpl	.-12     	; 0xc24 <__stack+0x3c5>
     c30:	c9 a2       	std	Y+33, r12	; 0x21
     c32:	da a2       	std	Y+34, r13	; 0x22
     c34:	eb a2       	std	Y+35, r14	; 0x23
     c36:	fc a2       	std	Y+36, r15	; 0x24
     c38:	64 01       	movw	r12, r8
     c3a:	53 01       	movw	r10, r6
     c3c:	06 2e       	mov	r0, r22
     c3e:	04 c0       	rjmp	.+8      	; 0xc48 <__stack+0x3e9>
     c40:	d6 94       	lsr	r13
     c42:	c7 94       	ror	r12
     c44:	b7 94       	ror	r11
     c46:	a7 94       	ror	r10
     c48:	0a 94       	dec	r0
     c4a:	d2 f7       	brpl	.-12     	; 0xc40 <__stack+0x3e1>
     c4c:	d4 01       	movw	r26, r8
     c4e:	c3 01       	movw	r24, r6
     c50:	6e 96       	adiw	r28, 0x1e	; 30
     c52:	0f ac       	ldd	r0, Y+63	; 0x3f
     c54:	6e 97       	sbiw	r28, 0x1e	; 30
     c56:	04 c0       	rjmp	.+8      	; 0xc60 <__stack+0x401>
     c58:	88 0f       	add	r24, r24
     c5a:	99 1f       	adc	r25, r25
     c5c:	aa 1f       	adc	r26, r26
     c5e:	bb 1f       	adc	r27, r27
     c60:	0a 94       	dec	r0
     c62:	d2 f7       	brpl	.-12     	; 0xc58 <__stack+0x3f9>
     c64:	ed a4       	ldd	r14, Y+45	; 0x2d
     c66:	fe a4       	ldd	r15, Y+46	; 0x2e
     c68:	0f a5       	ldd	r16, Y+47	; 0x2f
     c6a:	18 a9       	ldd	r17, Y+48	; 0x30
     c6c:	04 c0       	rjmp	.+8      	; 0xc76 <__stack+0x417>
     c6e:	16 95       	lsr	r17
     c70:	07 95       	ror	r16
     c72:	f7 94       	ror	r15
     c74:	e7 94       	ror	r14
     c76:	6a 95       	dec	r22
     c78:	d2 f7       	brpl	.-12     	; 0xc6e <__stack+0x40f>
     c7a:	37 01       	movw	r6, r14
     c7c:	48 01       	movw	r8, r16
     c7e:	68 2a       	or	r6, r24
     c80:	79 2a       	or	r7, r25
     c82:	8a 2a       	or	r8, r26
     c84:	9b 2a       	or	r9, r27
     c86:	6d 8e       	std	Y+29, r6	; 0x1d
     c88:	7e 8e       	std	Y+30, r7	; 0x1e
     c8a:	8f 8e       	std	Y+31, r8	; 0x1f
     c8c:	98 a2       	std	Y+32, r9	; 0x20
     c8e:	ed a0       	ldd	r14, Y+37	; 0x25
     c90:	fe a0       	ldd	r15, Y+38	; 0x26
     c92:	0f a1       	ldd	r16, Y+39	; 0x27
     c94:	18 a5       	ldd	r17, Y+40	; 0x28
     c96:	38 01       	movw	r6, r16
     c98:	88 24       	eor	r8, r8
     c9a:	99 24       	eor	r9, r9
     c9c:	98 01       	movw	r18, r16
     c9e:	87 01       	movw	r16, r14
     ca0:	20 70       	andi	r18, 0x00	; 0
     ca2:	30 70       	andi	r19, 0x00	; 0
     ca4:	65 96       	adiw	r28, 0x15	; 21
     ca6:	0c af       	std	Y+60, r16	; 0x3c
     ca8:	1d af       	std	Y+61, r17	; 0x3d
     caa:	2e af       	std	Y+62, r18	; 0x3e
     cac:	3f af       	std	Y+63, r19	; 0x3f
     cae:	65 97       	sbiw	r28, 0x15	; 21
     cb0:	c6 01       	movw	r24, r12
     cb2:	b5 01       	movw	r22, r10
     cb4:	a4 01       	movw	r20, r8
     cb6:	93 01       	movw	r18, r6
     cb8:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     cbc:	7b 01       	movw	r14, r22
     cbe:	8c 01       	movw	r16, r24
     cc0:	c6 01       	movw	r24, r12
     cc2:	b5 01       	movw	r22, r10
     cc4:	a4 01       	movw	r20, r8
     cc6:	93 01       	movw	r18, r6
     cc8:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     ccc:	c9 01       	movw	r24, r18
     cce:	da 01       	movw	r26, r20
     cd0:	1c 01       	movw	r2, r24
     cd2:	2d 01       	movw	r4, r26
     cd4:	c2 01       	movw	r24, r4
     cd6:	b1 01       	movw	r22, r2
     cd8:	65 96       	adiw	r28, 0x15	; 21
     cda:	2c ad       	ldd	r18, Y+60	; 0x3c
     cdc:	3d ad       	ldd	r19, Y+61	; 0x3d
     cde:	4e ad       	ldd	r20, Y+62	; 0x3e
     ce0:	5f ad       	ldd	r21, Y+63	; 0x3f
     ce2:	65 97       	sbiw	r28, 0x15	; 21
     ce4:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     ce8:	9b 01       	movw	r18, r22
     cea:	ac 01       	movw	r20, r24
     cec:	87 01       	movw	r16, r14
     cee:	ff 24       	eor	r15, r15
     cf0:	ee 24       	eor	r14, r14
     cf2:	ad 8c       	ldd	r10, Y+29	; 0x1d
     cf4:	be 8c       	ldd	r11, Y+30	; 0x1e
     cf6:	cf 8c       	ldd	r12, Y+31	; 0x1f
     cf8:	d8 a0       	ldd	r13, Y+32	; 0x20
     cfa:	c6 01       	movw	r24, r12
     cfc:	aa 27       	eor	r26, r26
     cfe:	bb 27       	eor	r27, r27
     d00:	57 01       	movw	r10, r14
     d02:	68 01       	movw	r12, r16
     d04:	a8 2a       	or	r10, r24
     d06:	b9 2a       	or	r11, r25
     d08:	ca 2a       	or	r12, r26
     d0a:	db 2a       	or	r13, r27
     d0c:	a2 16       	cp	r10, r18
     d0e:	b3 06       	cpc	r11, r19
     d10:	c4 06       	cpc	r12, r20
     d12:	d5 06       	cpc	r13, r21
     d14:	00 f5       	brcc	.+64     	; 0xd56 <__stack+0x4f7>
     d16:	08 94       	sec
     d18:	21 08       	sbc	r2, r1
     d1a:	31 08       	sbc	r3, r1
     d1c:	41 08       	sbc	r4, r1
     d1e:	51 08       	sbc	r5, r1
     d20:	ed a0       	ldd	r14, Y+37	; 0x25
     d22:	fe a0       	ldd	r15, Y+38	; 0x26
     d24:	0f a1       	ldd	r16, Y+39	; 0x27
     d26:	18 a5       	ldd	r17, Y+40	; 0x28
     d28:	ae 0c       	add	r10, r14
     d2a:	bf 1c       	adc	r11, r15
     d2c:	c0 1e       	adc	r12, r16
     d2e:	d1 1e       	adc	r13, r17
     d30:	ae 14       	cp	r10, r14
     d32:	bf 04       	cpc	r11, r15
     d34:	c0 06       	cpc	r12, r16
     d36:	d1 06       	cpc	r13, r17
     d38:	70 f0       	brcs	.+28     	; 0xd56 <__stack+0x4f7>
     d3a:	a2 16       	cp	r10, r18
     d3c:	b3 06       	cpc	r11, r19
     d3e:	c4 06       	cpc	r12, r20
     d40:	d5 06       	cpc	r13, r21
     d42:	48 f4       	brcc	.+18     	; 0xd56 <__stack+0x4f7>
     d44:	08 94       	sec
     d46:	21 08       	sbc	r2, r1
     d48:	31 08       	sbc	r3, r1
     d4a:	41 08       	sbc	r4, r1
     d4c:	51 08       	sbc	r5, r1
     d4e:	ae 0c       	add	r10, r14
     d50:	bf 1c       	adc	r11, r15
     d52:	c0 1e       	adc	r12, r16
     d54:	d1 1e       	adc	r13, r17
     d56:	a2 1a       	sub	r10, r18
     d58:	b3 0a       	sbc	r11, r19
     d5a:	c4 0a       	sbc	r12, r20
     d5c:	d5 0a       	sbc	r13, r21
     d5e:	c6 01       	movw	r24, r12
     d60:	b5 01       	movw	r22, r10
     d62:	a4 01       	movw	r20, r8
     d64:	93 01       	movw	r18, r6
     d66:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     d6a:	7b 01       	movw	r14, r22
     d6c:	8c 01       	movw	r16, r24
     d6e:	c6 01       	movw	r24, r12
     d70:	b5 01       	movw	r22, r10
     d72:	a4 01       	movw	r20, r8
     d74:	93 01       	movw	r18, r6
     d76:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
     d7a:	c9 01       	movw	r24, r18
     d7c:	da 01       	movw	r26, r20
     d7e:	3c 01       	movw	r6, r24
     d80:	4d 01       	movw	r8, r26
     d82:	c4 01       	movw	r24, r8
     d84:	b3 01       	movw	r22, r6
     d86:	65 96       	adiw	r28, 0x15	; 21
     d88:	2c ad       	ldd	r18, Y+60	; 0x3c
     d8a:	3d ad       	ldd	r19, Y+61	; 0x3d
     d8c:	4e ad       	ldd	r20, Y+62	; 0x3e
     d8e:	5f ad       	ldd	r21, Y+63	; 0x3f
     d90:	65 97       	sbiw	r28, 0x15	; 21
     d92:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     d96:	9b 01       	movw	r18, r22
     d98:	ac 01       	movw	r20, r24
     d9a:	87 01       	movw	r16, r14
     d9c:	ff 24       	eor	r15, r15
     d9e:	ee 24       	eor	r14, r14
     da0:	8d 8d       	ldd	r24, Y+29	; 0x1d
     da2:	9e 8d       	ldd	r25, Y+30	; 0x1e
     da4:	af 8d       	ldd	r26, Y+31	; 0x1f
     da6:	b8 a1       	ldd	r27, Y+32	; 0x20
     da8:	a0 70       	andi	r26, 0x00	; 0
     daa:	b0 70       	andi	r27, 0x00	; 0
     dac:	57 01       	movw	r10, r14
     dae:	68 01       	movw	r12, r16
     db0:	a8 2a       	or	r10, r24
     db2:	b9 2a       	or	r11, r25
     db4:	ca 2a       	or	r12, r26
     db6:	db 2a       	or	r13, r27
     db8:	a2 16       	cp	r10, r18
     dba:	b3 06       	cpc	r11, r19
     dbc:	c4 06       	cpc	r12, r20
     dbe:	d5 06       	cpc	r13, r21
     dc0:	00 f5       	brcc	.+64     	; 0xe02 <__stack+0x5a3>
     dc2:	08 94       	sec
     dc4:	61 08       	sbc	r6, r1
     dc6:	71 08       	sbc	r7, r1
     dc8:	81 08       	sbc	r8, r1
     dca:	91 08       	sbc	r9, r1
     dcc:	6d a1       	ldd	r22, Y+37	; 0x25
     dce:	7e a1       	ldd	r23, Y+38	; 0x26
     dd0:	8f a1       	ldd	r24, Y+39	; 0x27
     dd2:	98 a5       	ldd	r25, Y+40	; 0x28
     dd4:	a6 0e       	add	r10, r22
     dd6:	b7 1e       	adc	r11, r23
     dd8:	c8 1e       	adc	r12, r24
     dda:	d9 1e       	adc	r13, r25
     ddc:	a6 16       	cp	r10, r22
     dde:	b7 06       	cpc	r11, r23
     de0:	c8 06       	cpc	r12, r24
     de2:	d9 06       	cpc	r13, r25
     de4:	70 f0       	brcs	.+28     	; 0xe02 <__stack+0x5a3>
     de6:	a2 16       	cp	r10, r18
     de8:	b3 06       	cpc	r11, r19
     dea:	c4 06       	cpc	r12, r20
     dec:	d5 06       	cpc	r13, r21
     dee:	48 f4       	brcc	.+18     	; 0xe02 <__stack+0x5a3>
     df0:	08 94       	sec
     df2:	61 08       	sbc	r6, r1
     df4:	71 08       	sbc	r7, r1
     df6:	81 08       	sbc	r8, r1
     df8:	91 08       	sbc	r9, r1
     dfa:	a6 0e       	add	r10, r22
     dfc:	b7 1e       	adc	r11, r23
     dfe:	c8 1e       	adc	r12, r24
     e00:	d9 1e       	adc	r13, r25
     e02:	d6 01       	movw	r26, r12
     e04:	c5 01       	movw	r24, r10
     e06:	82 1b       	sub	r24, r18
     e08:	93 0b       	sbc	r25, r19
     e0a:	a4 0b       	sbc	r26, r20
     e0c:	b5 0b       	sbc	r27, r21
     e0e:	89 8f       	std	Y+25, r24	; 0x19
     e10:	9a 8f       	std	Y+26, r25	; 0x1a
     e12:	ab 8f       	std	Y+27, r26	; 0x1b
     e14:	bc 8f       	std	Y+28, r27	; 0x1c
     e16:	d1 01       	movw	r26, r2
     e18:	99 27       	eor	r25, r25
     e1a:	88 27       	eor	r24, r24
     e1c:	64 01       	movw	r12, r8
     e1e:	53 01       	movw	r10, r6
     e20:	a8 2a       	or	r10, r24
     e22:	b9 2a       	or	r11, r25
     e24:	ca 2a       	or	r12, r26
     e26:	db 2a       	or	r13, r27
     e28:	a9 aa       	std	Y+49, r10	; 0x31
     e2a:	ba aa       	std	Y+50, r11	; 0x32
     e2c:	cb aa       	std	Y+51, r12	; 0x33
     e2e:	dc aa       	std	Y+52, r13	; 0x34
     e30:	86 01       	movw	r16, r12
     e32:	75 01       	movw	r14, r10
     e34:	2f ef       	ldi	r18, 0xFF	; 255
     e36:	3f ef       	ldi	r19, 0xFF	; 255
     e38:	40 e0       	ldi	r20, 0x00	; 0
     e3a:	50 e0       	ldi	r21, 0x00	; 0
     e3c:	e2 22       	and	r14, r18
     e3e:	f3 22       	and	r15, r19
     e40:	04 23       	and	r16, r20
     e42:	15 23       	and	r17, r21
     e44:	a6 01       	movw	r20, r12
     e46:	66 27       	eor	r22, r22
     e48:	77 27       	eor	r23, r23
     e4a:	6d 96       	adiw	r28, 0x1d	; 29
     e4c:	4c af       	std	Y+60, r20	; 0x3c
     e4e:	5d af       	std	Y+61, r21	; 0x3d
     e50:	6e af       	std	Y+62, r22	; 0x3e
     e52:	7f af       	std	Y+63, r23	; 0x3f
     e54:	6d 97       	sbiw	r28, 0x1d	; 29
     e56:	a9 a0       	ldd	r10, Y+33	; 0x21
     e58:	ba a0       	ldd	r11, Y+34	; 0x22
     e5a:	cb a0       	ldd	r12, Y+35	; 0x23
     e5c:	dc a0       	ldd	r13, Y+36	; 0x24
     e5e:	6f ef       	ldi	r22, 0xFF	; 255
     e60:	7f ef       	ldi	r23, 0xFF	; 255
     e62:	80 e0       	ldi	r24, 0x00	; 0
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	a6 22       	and	r10, r22
     e68:	b7 22       	and	r11, r23
     e6a:	c8 22       	and	r12, r24
     e6c:	d9 22       	and	r13, r25
     e6e:	89 a1       	ldd	r24, Y+33	; 0x21
     e70:	9a a1       	ldd	r25, Y+34	; 0x22
     e72:	ab a1       	ldd	r26, Y+35	; 0x23
     e74:	bc a1       	ldd	r27, Y+36	; 0x24
     e76:	1d 01       	movw	r2, r26
     e78:	44 24       	eor	r4, r4
     e7a:	55 24       	eor	r5, r5
     e7c:	c8 01       	movw	r24, r16
     e7e:	b7 01       	movw	r22, r14
     e80:	a6 01       	movw	r20, r12
     e82:	95 01       	movw	r18, r10
     e84:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     e88:	69 96       	adiw	r28, 0x19	; 25
     e8a:	6c af       	std	Y+60, r22	; 0x3c
     e8c:	7d af       	std	Y+61, r23	; 0x3d
     e8e:	8e af       	std	Y+62, r24	; 0x3e
     e90:	9f af       	std	Y+63, r25	; 0x3f
     e92:	69 97       	sbiw	r28, 0x19	; 25
     e94:	c8 01       	movw	r24, r16
     e96:	b7 01       	movw	r22, r14
     e98:	a2 01       	movw	r20, r4
     e9a:	91 01       	movw	r18, r2
     e9c:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     ea0:	3b 01       	movw	r6, r22
     ea2:	4c 01       	movw	r8, r24
     ea4:	6d 96       	adiw	r28, 0x1d	; 29
     ea6:	6c ad       	ldd	r22, Y+60	; 0x3c
     ea8:	7d ad       	ldd	r23, Y+61	; 0x3d
     eaa:	8e ad       	ldd	r24, Y+62	; 0x3e
     eac:	9f ad       	ldd	r25, Y+63	; 0x3f
     eae:	6d 97       	sbiw	r28, 0x1d	; 29
     eb0:	a6 01       	movw	r20, r12
     eb2:	95 01       	movw	r18, r10
     eb4:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     eb8:	7b 01       	movw	r14, r22
     eba:	8c 01       	movw	r16, r24
     ebc:	6d 96       	adiw	r28, 0x1d	; 29
     ebe:	6c ad       	ldd	r22, Y+60	; 0x3c
     ec0:	7d ad       	ldd	r23, Y+61	; 0x3d
     ec2:	8e ad       	ldd	r24, Y+62	; 0x3e
     ec4:	9f ad       	ldd	r25, Y+63	; 0x3f
     ec6:	6d 97       	sbiw	r28, 0x1d	; 29
     ec8:	a2 01       	movw	r20, r4
     eca:	91 01       	movw	r18, r2
     ecc:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
     ed0:	5b 01       	movw	r10, r22
     ed2:	6c 01       	movw	r12, r24
     ed4:	a8 01       	movw	r20, r16
     ed6:	97 01       	movw	r18, r14
     ed8:	26 0d       	add	r18, r6
     eda:	37 1d       	adc	r19, r7
     edc:	48 1d       	adc	r20, r8
     ede:	59 1d       	adc	r21, r9
     ee0:	69 96       	adiw	r28, 0x19	; 25
     ee2:	6c ac       	ldd	r6, Y+60	; 0x3c
     ee4:	7d ac       	ldd	r7, Y+61	; 0x3d
     ee6:	8e ac       	ldd	r8, Y+62	; 0x3e
     ee8:	9f ac       	ldd	r9, Y+63	; 0x3f
     eea:	69 97       	sbiw	r28, 0x19	; 25
     eec:	c4 01       	movw	r24, r8
     eee:	aa 27       	eor	r26, r26
     ef0:	bb 27       	eor	r27, r27
     ef2:	28 0f       	add	r18, r24
     ef4:	39 1f       	adc	r19, r25
     ef6:	4a 1f       	adc	r20, r26
     ef8:	5b 1f       	adc	r21, r27
     efa:	2e 15       	cp	r18, r14
     efc:	3f 05       	cpc	r19, r15
     efe:	40 07       	cpc	r20, r16
     f00:	51 07       	cpc	r21, r17
     f02:	48 f4       	brcc	.+18     	; 0xf16 <__stack+0x6b7>
     f04:	e1 2c       	mov	r14, r1
     f06:	f1 2c       	mov	r15, r1
     f08:	61 e0       	ldi	r22, 0x01	; 1
     f0a:	06 2f       	mov	r16, r22
     f0c:	11 2d       	mov	r17, r1
     f0e:	ae 0c       	add	r10, r14
     f10:	bf 1c       	adc	r11, r15
     f12:	c0 1e       	adc	r12, r16
     f14:	d1 1e       	adc	r13, r17
     f16:	ca 01       	movw	r24, r20
     f18:	aa 27       	eor	r26, r26
     f1a:	bb 27       	eor	r27, r27
     f1c:	bc 01       	movw	r22, r24
     f1e:	cd 01       	movw	r24, r26
     f20:	6a 0d       	add	r22, r10
     f22:	7b 1d       	adc	r23, r11
     f24:	8c 1d       	adc	r24, r12
     f26:	9d 1d       	adc	r25, r13
     f28:	69 8c       	ldd	r6, Y+25	; 0x19
     f2a:	7a 8c       	ldd	r7, Y+26	; 0x1a
     f2c:	8b 8c       	ldd	r8, Y+27	; 0x1b
     f2e:	9c 8c       	ldd	r9, Y+28	; 0x1c
     f30:	66 16       	cp	r6, r22
     f32:	77 06       	cpc	r7, r23
     f34:	88 06       	cpc	r8, r24
     f36:	99 06       	cpc	r9, r25
     f38:	40 f1       	brcs	.+80     	; 0xf8a <__stack+0x72b>
     f3a:	66 15       	cp	r22, r6
     f3c:	77 05       	cpc	r23, r7
     f3e:	88 05       	cpc	r24, r8
     f40:	99 05       	cpc	r25, r9
     f42:	09 f0       	breq	.+2      	; 0xf46 <__stack+0x6e7>
     f44:	43 c0       	rjmp	.+134    	; 0xfcc <__stack+0x76d>
     f46:	d9 01       	movw	r26, r18
     f48:	99 27       	eor	r25, r25
     f4a:	88 27       	eor	r24, r24
     f4c:	69 96       	adiw	r28, 0x19	; 25
     f4e:	2c ad       	ldd	r18, Y+60	; 0x3c
     f50:	3d ad       	ldd	r19, Y+61	; 0x3d
     f52:	4e ad       	ldd	r20, Y+62	; 0x3e
     f54:	5f ad       	ldd	r21, Y+63	; 0x3f
     f56:	69 97       	sbiw	r28, 0x19	; 25
     f58:	40 70       	andi	r20, 0x00	; 0
     f5a:	50 70       	andi	r21, 0x00	; 0
     f5c:	82 0f       	add	r24, r18
     f5e:	93 1f       	adc	r25, r19
     f60:	a4 1f       	adc	r26, r20
     f62:	b5 1f       	adc	r27, r21
     f64:	2d a5       	ldd	r18, Y+45	; 0x2d
     f66:	3e a5       	ldd	r19, Y+46	; 0x2e
     f68:	4f a5       	ldd	r20, Y+47	; 0x2f
     f6a:	58 a9       	ldd	r21, Y+48	; 0x30
     f6c:	6e 96       	adiw	r28, 0x1e	; 30
     f6e:	0f ac       	ldd	r0, Y+63	; 0x3f
     f70:	6e 97       	sbiw	r28, 0x1e	; 30
     f72:	04 c0       	rjmp	.+8      	; 0xf7c <__stack+0x71d>
     f74:	22 0f       	add	r18, r18
     f76:	33 1f       	adc	r19, r19
     f78:	44 1f       	adc	r20, r20
     f7a:	55 1f       	adc	r21, r21
     f7c:	0a 94       	dec	r0
     f7e:	d2 f7       	brpl	.-12     	; 0xf74 <__stack+0x715>
     f80:	28 17       	cp	r18, r24
     f82:	39 07       	cpc	r19, r25
     f84:	4a 07       	cpc	r20, r26
     f86:	5b 07       	cpc	r21, r27
     f88:	08 f5       	brcc	.+66     	; 0xfcc <__stack+0x76d>
     f8a:	09 a9       	ldd	r16, Y+49	; 0x31
     f8c:	1a a9       	ldd	r17, Y+50	; 0x32
     f8e:	2b a9       	ldd	r18, Y+51	; 0x33
     f90:	3c a9       	ldd	r19, Y+52	; 0x34
     f92:	01 50       	subi	r16, 0x01	; 1
     f94:	10 40       	sbci	r17, 0x00	; 0
     f96:	20 40       	sbci	r18, 0x00	; 0
     f98:	30 40       	sbci	r19, 0x00	; 0
     f9a:	09 ab       	std	Y+49, r16	; 0x31
     f9c:	1a ab       	std	Y+50, r17	; 0x32
     f9e:	2b ab       	std	Y+51, r18	; 0x33
     fa0:	3c ab       	std	Y+52, r19	; 0x34
     fa2:	14 c0       	rjmp	.+40     	; 0xfcc <__stack+0x76d>
     fa4:	66 24       	eor	r6, r6
     fa6:	77 24       	eor	r7, r7
     fa8:	43 01       	movw	r8, r6
     faa:	21 e0       	ldi	r18, 0x01	; 1
     fac:	30 e0       	ldi	r19, 0x00	; 0
     fae:	40 e0       	ldi	r20, 0x00	; 0
     fb0:	50 e0       	ldi	r21, 0x00	; 0
     fb2:	29 ab       	std	Y+49, r18	; 0x31
     fb4:	3a ab       	std	Y+50, r19	; 0x32
     fb6:	4b ab       	std	Y+51, r20	; 0x33
     fb8:	5c ab       	std	Y+52, r21	; 0x34
     fba:	0b c0       	rjmp	.+22     	; 0xfd2 <__stack+0x773>
     fbc:	66 24       	eor	r6, r6
     fbe:	77 24       	eor	r7, r7
     fc0:	43 01       	movw	r8, r6
     fc2:	19 aa       	std	Y+49, r1	; 0x31
     fc4:	1a aa       	std	Y+50, r1	; 0x32
     fc6:	1b aa       	std	Y+51, r1	; 0x33
     fc8:	1c aa       	std	Y+52, r1	; 0x34
     fca:	03 c0       	rjmp	.+6      	; 0xfd2 <__stack+0x773>
     fcc:	66 24       	eor	r6, r6
     fce:	77 24       	eor	r7, r7
     fd0:	43 01       	movw	r8, r6
     fd2:	fe 01       	movw	r30, r28
     fd4:	71 96       	adiw	r30, 0x11	; 17
     fd6:	88 e0       	ldi	r24, 0x08	; 8
     fd8:	df 01       	movw	r26, r30
     fda:	1d 92       	st	X+, r1
     fdc:	8a 95       	dec	r24
     fde:	e9 f7       	brne	.-6      	; 0xfda <__stack+0x77b>
     fe0:	a9 a8       	ldd	r10, Y+49	; 0x31
     fe2:	ba a8       	ldd	r11, Y+50	; 0x32
     fe4:	cb a8       	ldd	r12, Y+51	; 0x33
     fe6:	dc a8       	ldd	r13, Y+52	; 0x34
     fe8:	a9 8a       	std	Y+17, r10	; 0x11
     fea:	ba 8a       	std	Y+18, r11	; 0x12
     fec:	cb 8a       	std	Y+19, r12	; 0x13
     fee:	dc 8a       	std	Y+20, r13	; 0x14
     ff0:	6d 8a       	std	Y+21, r6	; 0x15
     ff2:	7e 8a       	std	Y+22, r7	; 0x16
     ff4:	8f 8a       	std	Y+23, r8	; 0x17
     ff6:	98 8e       	std	Y+24, r9	; 0x18
     ff8:	29 a9       	ldd	r18, Y+49	; 0x31
     ffa:	3a 89       	ldd	r19, Y+18	; 0x12
     ffc:	4b 89       	ldd	r20, Y+19	; 0x13
     ffe:	5c 89       	ldd	r21, Y+20	; 0x14
    1000:	66 2d       	mov	r22, r6
    1002:	7e 89       	ldd	r23, Y+22	; 0x16
    1004:	8f 89       	ldd	r24, Y+23	; 0x17
    1006:	98 8d       	ldd	r25, Y+24	; 0x18
    1008:	c2 5a       	subi	r28, 0xA2	; 162
    100a:	df 4f       	sbci	r29, 0xFF	; 255
    100c:	e2 e1       	ldi	r30, 0x12	; 18
    100e:	0c 94 5d 2e 	jmp	0x5cba	; 0x5cba <__epilogue_restores__>

00001012 <__umoddi3>:
    1012:	ab e5       	ldi	r26, 0x5B	; 91
    1014:	b0 e0       	ldi	r27, 0x00	; 0
    1016:	ef e0       	ldi	r30, 0x0F	; 15
    1018:	f8 e0       	ldi	r31, 0x08	; 8
    101a:	0c 94 41 2e 	jmp	0x5c82	; 0x5c82 <__prologue_saves__>
    101e:	a8 e0       	ldi	r26, 0x08	; 8
    1020:	4e 01       	movw	r8, r28
    1022:	08 94       	sec
    1024:	81 1c       	adc	r8, r1
    1026:	91 1c       	adc	r9, r1
    1028:	f4 01       	movw	r30, r8
    102a:	6a 2e       	mov	r6, r26
    102c:	11 92       	st	Z+, r1
    102e:	6a 94       	dec	r6
    1030:	e9 f7       	brne	.-6      	; 0x102c <__umoddi3+0x1a>
    1032:	29 83       	std	Y+1, r18	; 0x01
    1034:	3a 83       	std	Y+2, r19	; 0x02
    1036:	4b 83       	std	Y+3, r20	; 0x03
    1038:	5c 83       	std	Y+4, r21	; 0x04
    103a:	6d 83       	std	Y+5, r22	; 0x05
    103c:	7e 83       	std	Y+6, r23	; 0x06
    103e:	8f 83       	std	Y+7, r24	; 0x07
    1040:	98 87       	std	Y+8, r25	; 0x08
    1042:	ce 01       	movw	r24, r28
    1044:	09 96       	adiw	r24, 0x09	; 9
    1046:	fc 01       	movw	r30, r24
    1048:	11 92       	st	Z+, r1
    104a:	aa 95       	dec	r26
    104c:	e9 f7       	brne	.-6      	; 0x1048 <__umoddi3+0x36>
    104e:	a9 86       	std	Y+9, r10	; 0x09
    1050:	ba 86       	std	Y+10, r11	; 0x0a
    1052:	cb 86       	std	Y+11, r12	; 0x0b
    1054:	dc 86       	std	Y+12, r13	; 0x0c
    1056:	ed 86       	std	Y+13, r14	; 0x0d
    1058:	fe 86       	std	Y+14, r15	; 0x0e
    105a:	0f 87       	std	Y+15, r16	; 0x0f
    105c:	18 8b       	std	Y+16, r17	; 0x10
    105e:	29 84       	ldd	r2, Y+9	; 0x09
    1060:	3a 84       	ldd	r3, Y+10	; 0x0a
    1062:	4b 84       	ldd	r4, Y+11	; 0x0b
    1064:	5c 84       	ldd	r5, Y+12	; 0x0c
    1066:	ad 84       	ldd	r10, Y+13	; 0x0d
    1068:	be 84       	ldd	r11, Y+14	; 0x0e
    106a:	cf 84       	ldd	r12, Y+15	; 0x0f
    106c:	d8 88       	ldd	r13, Y+16	; 0x10
    106e:	29 81       	ldd	r18, Y+1	; 0x01
    1070:	3a 81       	ldd	r19, Y+2	; 0x02
    1072:	4b 81       	ldd	r20, Y+3	; 0x03
    1074:	5c 81       	ldd	r21, Y+4	; 0x04
    1076:	69 96       	adiw	r28, 0x19	; 25
    1078:	2f af       	std	Y+63, r18	; 0x3f
    107a:	69 97       	sbiw	r28, 0x19	; 25
    107c:	6a 96       	adiw	r28, 0x1a	; 26
    107e:	3f af       	std	Y+63, r19	; 0x3f
    1080:	6a 97       	sbiw	r28, 0x1a	; 26
    1082:	6b 96       	adiw	r28, 0x1b	; 27
    1084:	4f af       	std	Y+63, r20	; 0x3f
    1086:	6b 97       	sbiw	r28, 0x1b	; 27
    1088:	6c 96       	adiw	r28, 0x1c	; 28
    108a:	5f af       	std	Y+63, r21	; 0x3f
    108c:	6c 97       	sbiw	r28, 0x1c	; 28
    108e:	6c 96       	adiw	r28, 0x1c	; 28
    1090:	6c ac       	ldd	r6, Y+60	; 0x3c
    1092:	7d ac       	ldd	r7, Y+61	; 0x3d
    1094:	8e ac       	ldd	r8, Y+62	; 0x3e
    1096:	9f ac       	ldd	r9, Y+63	; 0x3f
    1098:	6c 97       	sbiw	r28, 0x1c	; 28
    109a:	69 aa       	std	Y+49, r6	; 0x31
    109c:	7a aa       	std	Y+50, r7	; 0x32
    109e:	8b aa       	std	Y+51, r8	; 0x33
    10a0:	9c aa       	std	Y+52, r9	; 0x34
    10a2:	6d 81       	ldd	r22, Y+5	; 0x05
    10a4:	7e 81       	ldd	r23, Y+6	; 0x06
    10a6:	8f 81       	ldd	r24, Y+7	; 0x07
    10a8:	98 85       	ldd	r25, Y+8	; 0x08
    10aa:	3b 01       	movw	r6, r22
    10ac:	4c 01       	movw	r8, r24
    10ae:	6d aa       	std	Y+53, r6	; 0x35
    10b0:	7e aa       	std	Y+54, r7	; 0x36
    10b2:	8f aa       	std	Y+55, r8	; 0x37
    10b4:	98 ae       	std	Y+56, r9	; 0x38
    10b6:	a1 14       	cp	r10, r1
    10b8:	b1 04       	cpc	r11, r1
    10ba:	c1 04       	cpc	r12, r1
    10bc:	d1 04       	cpc	r13, r1
    10be:	09 f0       	breq	.+2      	; 0x10c2 <__umoddi3+0xb0>
    10c0:	04 c3       	rjmp	.+1544   	; 0x16ca <__umoddi3+0x6b8>
    10c2:	62 14       	cp	r6, r2
    10c4:	73 04       	cpc	r7, r3
    10c6:	84 04       	cpc	r8, r4
    10c8:	95 04       	cpc	r9, r5
    10ca:	08 f0       	brcs	.+2      	; 0x10ce <__umoddi3+0xbc>
    10cc:	00 c1       	rjmp	.+512    	; 0x12ce <__umoddi3+0x2bc>
    10ce:	00 e0       	ldi	r16, 0x00	; 0
    10d0:	20 16       	cp	r2, r16
    10d2:	00 e0       	ldi	r16, 0x00	; 0
    10d4:	30 06       	cpc	r3, r16
    10d6:	01 e0       	ldi	r16, 0x01	; 1
    10d8:	40 06       	cpc	r4, r16
    10da:	00 e0       	ldi	r16, 0x00	; 0
    10dc:	50 06       	cpc	r5, r16
    10de:	88 f4       	brcc	.+34     	; 0x1102 <__umoddi3+0xf0>
    10e0:	1f ef       	ldi	r17, 0xFF	; 255
    10e2:	21 16       	cp	r2, r17
    10e4:	31 04       	cpc	r3, r1
    10e6:	41 04       	cpc	r4, r1
    10e8:	51 04       	cpc	r5, r1
    10ea:	39 f0       	breq	.+14     	; 0x10fa <__umoddi3+0xe8>
    10ec:	30 f0       	brcs	.+12     	; 0x10fa <__umoddi3+0xe8>
    10ee:	88 e0       	ldi	r24, 0x08	; 8
    10f0:	e8 2e       	mov	r14, r24
    10f2:	f1 2c       	mov	r15, r1
    10f4:	01 2d       	mov	r16, r1
    10f6:	11 2d       	mov	r17, r1
    10f8:	18 c0       	rjmp	.+48     	; 0x112a <__umoddi3+0x118>
    10fa:	ee 24       	eor	r14, r14
    10fc:	ff 24       	eor	r15, r15
    10fe:	87 01       	movw	r16, r14
    1100:	14 c0       	rjmp	.+40     	; 0x112a <__umoddi3+0x118>
    1102:	40 e0       	ldi	r20, 0x00	; 0
    1104:	24 16       	cp	r2, r20
    1106:	40 e0       	ldi	r20, 0x00	; 0
    1108:	34 06       	cpc	r3, r20
    110a:	40 e0       	ldi	r20, 0x00	; 0
    110c:	44 06       	cpc	r4, r20
    110e:	41 e0       	ldi	r20, 0x01	; 1
    1110:	54 06       	cpc	r5, r20
    1112:	30 f0       	brcs	.+12     	; 0x1120 <__umoddi3+0x10e>
    1114:	b8 e1       	ldi	r27, 0x18	; 24
    1116:	eb 2e       	mov	r14, r27
    1118:	f1 2c       	mov	r15, r1
    111a:	01 2d       	mov	r16, r1
    111c:	11 2d       	mov	r17, r1
    111e:	05 c0       	rjmp	.+10     	; 0x112a <__umoddi3+0x118>
    1120:	a0 e1       	ldi	r26, 0x10	; 16
    1122:	ea 2e       	mov	r14, r26
    1124:	f1 2c       	mov	r15, r1
    1126:	01 2d       	mov	r16, r1
    1128:	11 2d       	mov	r17, r1
    112a:	d2 01       	movw	r26, r4
    112c:	c1 01       	movw	r24, r2
    112e:	0e 2c       	mov	r0, r14
    1130:	04 c0       	rjmp	.+8      	; 0x113a <__umoddi3+0x128>
    1132:	b6 95       	lsr	r27
    1134:	a7 95       	ror	r26
    1136:	97 95       	ror	r25
    1138:	87 95       	ror	r24
    113a:	0a 94       	dec	r0
    113c:	d2 f7       	brpl	.-12     	; 0x1132 <__umoddi3+0x120>
    113e:	87 56       	subi	r24, 0x67	; 103
    1140:	9f 4f       	sbci	r25, 0xFF	; 255
    1142:	dc 01       	movw	r26, r24
    1144:	2c 91       	ld	r18, X
    1146:	80 e2       	ldi	r24, 0x20	; 32
    1148:	90 e0       	ldi	r25, 0x00	; 0
    114a:	a0 e0       	ldi	r26, 0x00	; 0
    114c:	b0 e0       	ldi	r27, 0x00	; 0
    114e:	8e 19       	sub	r24, r14
    1150:	9f 09       	sbc	r25, r15
    1152:	a0 0b       	sbc	r26, r16
    1154:	b1 0b       	sbc	r27, r17
    1156:	5c 01       	movw	r10, r24
    1158:	6d 01       	movw	r12, r26
    115a:	a2 1a       	sub	r10, r18
    115c:	b1 08       	sbc	r11, r1
    115e:	c1 08       	sbc	r12, r1
    1160:	d1 08       	sbc	r13, r1
    1162:	a9 ae       	std	Y+57, r10	; 0x39
    1164:	ba ae       	std	Y+58, r11	; 0x3a
    1166:	cb ae       	std	Y+59, r12	; 0x3b
    1168:	dc ae       	std	Y+60, r13	; 0x3c
    116a:	a1 14       	cp	r10, r1
    116c:	b1 04       	cpc	r11, r1
    116e:	c1 04       	cpc	r12, r1
    1170:	d1 04       	cpc	r13, r1
    1172:	09 f4       	brne	.+2      	; 0x1176 <__umoddi3+0x164>
    1174:	3f c0       	rjmp	.+126    	; 0x11f4 <__umoddi3+0x1e2>
    1176:	69 ad       	ldd	r22, Y+57	; 0x39
    1178:	06 2e       	mov	r0, r22
    117a:	04 c0       	rjmp	.+8      	; 0x1184 <__umoddi3+0x172>
    117c:	22 0c       	add	r2, r2
    117e:	33 1c       	adc	r3, r3
    1180:	44 1c       	adc	r4, r4
    1182:	55 1c       	adc	r5, r5
    1184:	0a 94       	dec	r0
    1186:	d2 f7       	brpl	.-12     	; 0x117c <__umoddi3+0x16a>
    1188:	a4 01       	movw	r20, r8
    118a:	93 01       	movw	r18, r6
    118c:	06 2e       	mov	r0, r22
    118e:	04 c0       	rjmp	.+8      	; 0x1198 <__umoddi3+0x186>
    1190:	22 0f       	add	r18, r18
    1192:	33 1f       	adc	r19, r19
    1194:	44 1f       	adc	r20, r20
    1196:	55 1f       	adc	r21, r21
    1198:	0a 94       	dec	r0
    119a:	d2 f7       	brpl	.-12     	; 0x1190 <__umoddi3+0x17e>
    119c:	80 e2       	ldi	r24, 0x20	; 32
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	8a 19       	sub	r24, r10
    11a2:	9b 09       	sbc	r25, r11
    11a4:	6c 96       	adiw	r28, 0x1c	; 28
    11a6:	cc ac       	ldd	r12, Y+60	; 0x3c
    11a8:	dd ac       	ldd	r13, Y+61	; 0x3d
    11aa:	ee ac       	ldd	r14, Y+62	; 0x3e
    11ac:	ff ac       	ldd	r15, Y+63	; 0x3f
    11ae:	6c 97       	sbiw	r28, 0x1c	; 28
    11b0:	04 c0       	rjmp	.+8      	; 0x11ba <__umoddi3+0x1a8>
    11b2:	f6 94       	lsr	r15
    11b4:	e7 94       	ror	r14
    11b6:	d7 94       	ror	r13
    11b8:	c7 94       	ror	r12
    11ba:	8a 95       	dec	r24
    11bc:	d2 f7       	brpl	.-12     	; 0x11b2 <__umoddi3+0x1a0>
    11be:	87 01       	movw	r16, r14
    11c0:	76 01       	movw	r14, r12
    11c2:	e2 2a       	or	r14, r18
    11c4:	f3 2a       	or	r15, r19
    11c6:	04 2b       	or	r16, r20
    11c8:	15 2b       	or	r17, r21
    11ca:	ed aa       	std	Y+53, r14	; 0x35
    11cc:	fe aa       	std	Y+54, r15	; 0x36
    11ce:	0f ab       	std	Y+55, r16	; 0x37
    11d0:	18 af       	std	Y+56, r17	; 0x38
    11d2:	6c 96       	adiw	r28, 0x1c	; 28
    11d4:	8c ad       	ldd	r24, Y+60	; 0x3c
    11d6:	9d ad       	ldd	r25, Y+61	; 0x3d
    11d8:	ae ad       	ldd	r26, Y+62	; 0x3e
    11da:	bf ad       	ldd	r27, Y+63	; 0x3f
    11dc:	6c 97       	sbiw	r28, 0x1c	; 28
    11de:	04 c0       	rjmp	.+8      	; 0x11e8 <__umoddi3+0x1d6>
    11e0:	88 0f       	add	r24, r24
    11e2:	99 1f       	adc	r25, r25
    11e4:	aa 1f       	adc	r26, r26
    11e6:	bb 1f       	adc	r27, r27
    11e8:	6a 95       	dec	r22
    11ea:	d2 f7       	brpl	.-12     	; 0x11e0 <__umoddi3+0x1ce>
    11ec:	89 ab       	std	Y+49, r24	; 0x31
    11ee:	9a ab       	std	Y+50, r25	; 0x32
    11f0:	ab ab       	std	Y+51, r26	; 0x33
    11f2:	bc ab       	std	Y+52, r27	; 0x34
    11f4:	32 01       	movw	r6, r4
    11f6:	88 24       	eor	r8, r8
    11f8:	99 24       	eor	r9, r9
    11fa:	b2 01       	movw	r22, r4
    11fc:	a1 01       	movw	r20, r2
    11fe:	60 70       	andi	r22, 0x00	; 0
    1200:	70 70       	andi	r23, 0x00	; 0
    1202:	21 96       	adiw	r28, 0x01	; 1
    1204:	4c af       	std	Y+60, r20	; 0x3c
    1206:	5d af       	std	Y+61, r21	; 0x3d
    1208:	6e af       	std	Y+62, r22	; 0x3e
    120a:	7f af       	std	Y+63, r23	; 0x3f
    120c:	21 97       	sbiw	r28, 0x01	; 1
    120e:	6d a9       	ldd	r22, Y+53	; 0x35
    1210:	7e a9       	ldd	r23, Y+54	; 0x36
    1212:	8f a9       	ldd	r24, Y+55	; 0x37
    1214:	98 ad       	ldd	r25, Y+56	; 0x38
    1216:	a4 01       	movw	r20, r8
    1218:	93 01       	movw	r18, r6
    121a:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    121e:	7b 01       	movw	r14, r22
    1220:	8c 01       	movw	r16, r24
    1222:	6d a9       	ldd	r22, Y+53	; 0x35
    1224:	7e a9       	ldd	r23, Y+54	; 0x36
    1226:	8f a9       	ldd	r24, Y+55	; 0x37
    1228:	98 ad       	ldd	r25, Y+56	; 0x38
    122a:	a4 01       	movw	r20, r8
    122c:	93 01       	movw	r18, r6
    122e:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    1232:	ca 01       	movw	r24, r20
    1234:	b9 01       	movw	r22, r18
    1236:	21 96       	adiw	r28, 0x01	; 1
    1238:	2c ad       	ldd	r18, Y+60	; 0x3c
    123a:	3d ad       	ldd	r19, Y+61	; 0x3d
    123c:	4e ad       	ldd	r20, Y+62	; 0x3e
    123e:	5f ad       	ldd	r21, Y+63	; 0x3f
    1240:	21 97       	sbiw	r28, 0x01	; 1
    1242:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
    1246:	9b 01       	movw	r18, r22
    1248:	ac 01       	movw	r20, r24
    124a:	87 01       	movw	r16, r14
    124c:	ff 24       	eor	r15, r15
    124e:	ee 24       	eor	r14, r14
    1250:	a9 a8       	ldd	r10, Y+49	; 0x31
    1252:	ba a8       	ldd	r11, Y+50	; 0x32
    1254:	cb a8       	ldd	r12, Y+51	; 0x33
    1256:	dc a8       	ldd	r13, Y+52	; 0x34
    1258:	c6 01       	movw	r24, r12
    125a:	aa 27       	eor	r26, r26
    125c:	bb 27       	eor	r27, r27
    125e:	57 01       	movw	r10, r14
    1260:	68 01       	movw	r12, r16
    1262:	a8 2a       	or	r10, r24
    1264:	b9 2a       	or	r11, r25
    1266:	ca 2a       	or	r12, r26
    1268:	db 2a       	or	r13, r27
    126a:	a2 16       	cp	r10, r18
    126c:	b3 06       	cpc	r11, r19
    126e:	c4 06       	cpc	r12, r20
    1270:	d5 06       	cpc	r13, r21
    1272:	90 f4       	brcc	.+36     	; 0x1298 <__umoddi3+0x286>
    1274:	a2 0c       	add	r10, r2
    1276:	b3 1c       	adc	r11, r3
    1278:	c4 1c       	adc	r12, r4
    127a:	d5 1c       	adc	r13, r5
    127c:	a2 14       	cp	r10, r2
    127e:	b3 04       	cpc	r11, r3
    1280:	c4 04       	cpc	r12, r4
    1282:	d5 04       	cpc	r13, r5
    1284:	48 f0       	brcs	.+18     	; 0x1298 <__umoddi3+0x286>
    1286:	a2 16       	cp	r10, r18
    1288:	b3 06       	cpc	r11, r19
    128a:	c4 06       	cpc	r12, r20
    128c:	d5 06       	cpc	r13, r21
    128e:	20 f4       	brcc	.+8      	; 0x1298 <__umoddi3+0x286>
    1290:	a2 0c       	add	r10, r2
    1292:	b3 1c       	adc	r11, r3
    1294:	c4 1c       	adc	r12, r4
    1296:	d5 1c       	adc	r13, r5
    1298:	a2 1a       	sub	r10, r18
    129a:	b3 0a       	sbc	r11, r19
    129c:	c4 0a       	sbc	r12, r20
    129e:	d5 0a       	sbc	r13, r21
    12a0:	c6 01       	movw	r24, r12
    12a2:	b5 01       	movw	r22, r10
    12a4:	a4 01       	movw	r20, r8
    12a6:	93 01       	movw	r18, r6
    12a8:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    12ac:	7b 01       	movw	r14, r22
    12ae:	8c 01       	movw	r16, r24
    12b0:	c6 01       	movw	r24, r12
    12b2:	b5 01       	movw	r22, r10
    12b4:	a4 01       	movw	r20, r8
    12b6:	93 01       	movw	r18, r6
    12b8:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    12bc:	ca 01       	movw	r24, r20
    12be:	b9 01       	movw	r22, r18
    12c0:	21 96       	adiw	r28, 0x01	; 1
    12c2:	2c ad       	ldd	r18, Y+60	; 0x3c
    12c4:	3d ad       	ldd	r19, Y+61	; 0x3d
    12c6:	4e ad       	ldd	r20, Y+62	; 0x3e
    12c8:	5f ad       	ldd	r21, Y+63	; 0x3f
    12ca:	21 97       	sbiw	r28, 0x01	; 1
    12cc:	ba c1       	rjmp	.+884    	; 0x1642 <__umoddi3+0x630>
    12ce:	21 14       	cp	r2, r1
    12d0:	31 04       	cpc	r3, r1
    12d2:	41 04       	cpc	r4, r1
    12d4:	51 04       	cpc	r5, r1
    12d6:	71 f4       	brne	.+28     	; 0x12f4 <__umoddi3+0x2e2>
    12d8:	61 e0       	ldi	r22, 0x01	; 1
    12da:	70 e0       	ldi	r23, 0x00	; 0
    12dc:	80 e0       	ldi	r24, 0x00	; 0
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	20 e0       	ldi	r18, 0x00	; 0
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	40 e0       	ldi	r20, 0x00	; 0
    12e6:	50 e0       	ldi	r21, 0x00	; 0
    12e8:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    12ec:	c9 01       	movw	r24, r18
    12ee:	da 01       	movw	r26, r20
    12f0:	1c 01       	movw	r2, r24
    12f2:	2d 01       	movw	r4, r26
    12f4:	00 e0       	ldi	r16, 0x00	; 0
    12f6:	20 16       	cp	r2, r16
    12f8:	00 e0       	ldi	r16, 0x00	; 0
    12fa:	30 06       	cpc	r3, r16
    12fc:	01 e0       	ldi	r16, 0x01	; 1
    12fe:	40 06       	cpc	r4, r16
    1300:	00 e0       	ldi	r16, 0x00	; 0
    1302:	50 06       	cpc	r5, r16
    1304:	88 f4       	brcc	.+34     	; 0x1328 <__umoddi3+0x316>
    1306:	1f ef       	ldi	r17, 0xFF	; 255
    1308:	21 16       	cp	r2, r17
    130a:	31 04       	cpc	r3, r1
    130c:	41 04       	cpc	r4, r1
    130e:	51 04       	cpc	r5, r1
    1310:	39 f0       	breq	.+14     	; 0x1320 <__umoddi3+0x30e>
    1312:	30 f0       	brcs	.+12     	; 0x1320 <__umoddi3+0x30e>
    1314:	68 e0       	ldi	r22, 0x08	; 8
    1316:	e6 2e       	mov	r14, r22
    1318:	f1 2c       	mov	r15, r1
    131a:	01 2d       	mov	r16, r1
    131c:	11 2d       	mov	r17, r1
    131e:	18 c0       	rjmp	.+48     	; 0x1350 <__umoddi3+0x33e>
    1320:	ee 24       	eor	r14, r14
    1322:	ff 24       	eor	r15, r15
    1324:	87 01       	movw	r16, r14
    1326:	14 c0       	rjmp	.+40     	; 0x1350 <__umoddi3+0x33e>
    1328:	40 e0       	ldi	r20, 0x00	; 0
    132a:	24 16       	cp	r2, r20
    132c:	40 e0       	ldi	r20, 0x00	; 0
    132e:	34 06       	cpc	r3, r20
    1330:	40 e0       	ldi	r20, 0x00	; 0
    1332:	44 06       	cpc	r4, r20
    1334:	41 e0       	ldi	r20, 0x01	; 1
    1336:	54 06       	cpc	r5, r20
    1338:	30 f0       	brcs	.+12     	; 0x1346 <__umoddi3+0x334>
    133a:	58 e1       	ldi	r21, 0x18	; 24
    133c:	e5 2e       	mov	r14, r21
    133e:	f1 2c       	mov	r15, r1
    1340:	01 2d       	mov	r16, r1
    1342:	11 2d       	mov	r17, r1
    1344:	05 c0       	rjmp	.+10     	; 0x1350 <__umoddi3+0x33e>
    1346:	40 e1       	ldi	r20, 0x10	; 16
    1348:	e4 2e       	mov	r14, r20
    134a:	f1 2c       	mov	r15, r1
    134c:	01 2d       	mov	r16, r1
    134e:	11 2d       	mov	r17, r1
    1350:	d2 01       	movw	r26, r4
    1352:	c1 01       	movw	r24, r2
    1354:	0e 2c       	mov	r0, r14
    1356:	04 c0       	rjmp	.+8      	; 0x1360 <__umoddi3+0x34e>
    1358:	b6 95       	lsr	r27
    135a:	a7 95       	ror	r26
    135c:	97 95       	ror	r25
    135e:	87 95       	ror	r24
    1360:	0a 94       	dec	r0
    1362:	d2 f7       	brpl	.-12     	; 0x1358 <__umoddi3+0x346>
    1364:	87 56       	subi	r24, 0x67	; 103
    1366:	9f 4f       	sbci	r25, 0xFF	; 255
    1368:	dc 01       	movw	r26, r24
    136a:	2c 91       	ld	r18, X
    136c:	30 e2       	ldi	r19, 0x20	; 32
    136e:	a3 2e       	mov	r10, r19
    1370:	b1 2c       	mov	r11, r1
    1372:	c1 2c       	mov	r12, r1
    1374:	d1 2c       	mov	r13, r1
    1376:	d6 01       	movw	r26, r12
    1378:	c5 01       	movw	r24, r10
    137a:	8e 19       	sub	r24, r14
    137c:	9f 09       	sbc	r25, r15
    137e:	a0 0b       	sbc	r26, r16
    1380:	b1 0b       	sbc	r27, r17
    1382:	7c 01       	movw	r14, r24
    1384:	8d 01       	movw	r16, r26
    1386:	e2 1a       	sub	r14, r18
    1388:	f1 08       	sbc	r15, r1
    138a:	01 09       	sbc	r16, r1
    138c:	11 09       	sbc	r17, r1
    138e:	e9 ae       	std	Y+57, r14	; 0x39
    1390:	fa ae       	std	Y+58, r15	; 0x3a
    1392:	0b af       	std	Y+59, r16	; 0x3b
    1394:	1c af       	std	Y+60, r17	; 0x3c
    1396:	e1 14       	cp	r14, r1
    1398:	f1 04       	cpc	r15, r1
    139a:	01 05       	cpc	r16, r1
    139c:	11 05       	cpc	r17, r1
    139e:	39 f4       	brne	.+14     	; 0x13ae <__umoddi3+0x39c>
    13a0:	64 01       	movw	r12, r8
    13a2:	53 01       	movw	r10, r6
    13a4:	a2 18       	sub	r10, r2
    13a6:	b3 08       	sbc	r11, r3
    13a8:	c4 08       	sbc	r12, r4
    13aa:	d5 08       	sbc	r13, r5
    13ac:	e2 c0       	rjmp	.+452    	; 0x1572 <__umoddi3+0x560>
    13ae:	f9 ac       	ldd	r15, Y+57	; 0x39
    13b0:	68 96       	adiw	r28, 0x18	; 24
    13b2:	ff ae       	std	Y+63, r15	; 0x3f
    13b4:	68 97       	sbiw	r28, 0x18	; 24
    13b6:	0f 2c       	mov	r0, r15
    13b8:	04 c0       	rjmp	.+8      	; 0x13c2 <__umoddi3+0x3b0>
    13ba:	22 0c       	add	r2, r2
    13bc:	33 1c       	adc	r3, r3
    13be:	44 1c       	adc	r4, r4
    13c0:	55 1c       	adc	r5, r5
    13c2:	0a 94       	dec	r0
    13c4:	d2 f7       	brpl	.-12     	; 0x13ba <__umoddi3+0x3a8>
    13c6:	8a 2d       	mov	r24, r10
    13c8:	8f 19       	sub	r24, r15
    13ca:	64 01       	movw	r12, r8
    13cc:	53 01       	movw	r10, r6
    13ce:	08 2e       	mov	r0, r24
    13d0:	04 c0       	rjmp	.+8      	; 0x13da <__umoddi3+0x3c8>
    13d2:	d6 94       	lsr	r13
    13d4:	c7 94       	ror	r12
    13d6:	b7 94       	ror	r11
    13d8:	a7 94       	ror	r10
    13da:	0a 94       	dec	r0
    13dc:	d2 f7       	brpl	.-12     	; 0x13d2 <__umoddi3+0x3c0>
    13de:	a4 01       	movw	r20, r8
    13e0:	93 01       	movw	r18, r6
    13e2:	04 c0       	rjmp	.+8      	; 0x13ec <__umoddi3+0x3da>
    13e4:	22 0f       	add	r18, r18
    13e6:	33 1f       	adc	r19, r19
    13e8:	44 1f       	adc	r20, r20
    13ea:	55 1f       	adc	r21, r21
    13ec:	fa 94       	dec	r15
    13ee:	d2 f7       	brpl	.-12     	; 0x13e4 <__umoddi3+0x3d2>
    13f0:	6c 96       	adiw	r28, 0x1c	; 28
    13f2:	6c ac       	ldd	r6, Y+60	; 0x3c
    13f4:	7d ac       	ldd	r7, Y+61	; 0x3d
    13f6:	8e ac       	ldd	r8, Y+62	; 0x3e
    13f8:	9f ac       	ldd	r9, Y+63	; 0x3f
    13fa:	6c 97       	sbiw	r28, 0x1c	; 28
    13fc:	04 c0       	rjmp	.+8      	; 0x1406 <__umoddi3+0x3f4>
    13fe:	96 94       	lsr	r9
    1400:	87 94       	ror	r8
    1402:	77 94       	ror	r7
    1404:	67 94       	ror	r6
    1406:	8a 95       	dec	r24
    1408:	d2 f7       	brpl	.-12     	; 0x13fe <__umoddi3+0x3ec>
    140a:	84 01       	movw	r16, r8
    140c:	73 01       	movw	r14, r6
    140e:	e2 2a       	or	r14, r18
    1410:	f3 2a       	or	r15, r19
    1412:	04 2b       	or	r16, r20
    1414:	15 2b       	or	r17, r21
    1416:	ed a6       	std	Y+45, r14	; 0x2d
    1418:	fe a6       	std	Y+46, r15	; 0x2e
    141a:	0f a7       	std	Y+47, r16	; 0x2f
    141c:	18 ab       	std	Y+48, r17	; 0x30
    141e:	32 01       	movw	r6, r4
    1420:	88 24       	eor	r8, r8
    1422:	99 24       	eor	r9, r9
    1424:	b2 01       	movw	r22, r4
    1426:	a1 01       	movw	r20, r2
    1428:	60 70       	andi	r22, 0x00	; 0
    142a:	70 70       	andi	r23, 0x00	; 0
    142c:	25 96       	adiw	r28, 0x05	; 5
    142e:	4c af       	std	Y+60, r20	; 0x3c
    1430:	5d af       	std	Y+61, r21	; 0x3d
    1432:	6e af       	std	Y+62, r22	; 0x3e
    1434:	7f af       	std	Y+63, r23	; 0x3f
    1436:	25 97       	sbiw	r28, 0x05	; 5
    1438:	c6 01       	movw	r24, r12
    143a:	b5 01       	movw	r22, r10
    143c:	a4 01       	movw	r20, r8
    143e:	93 01       	movw	r18, r6
    1440:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    1444:	7b 01       	movw	r14, r22
    1446:	8c 01       	movw	r16, r24
    1448:	c6 01       	movw	r24, r12
    144a:	b5 01       	movw	r22, r10
    144c:	a4 01       	movw	r20, r8
    144e:	93 01       	movw	r18, r6
    1450:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    1454:	ca 01       	movw	r24, r20
    1456:	b9 01       	movw	r22, r18
    1458:	25 96       	adiw	r28, 0x05	; 5
    145a:	2c ad       	ldd	r18, Y+60	; 0x3c
    145c:	3d ad       	ldd	r19, Y+61	; 0x3d
    145e:	4e ad       	ldd	r20, Y+62	; 0x3e
    1460:	5f ad       	ldd	r21, Y+63	; 0x3f
    1462:	25 97       	sbiw	r28, 0x05	; 5
    1464:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
    1468:	9b 01       	movw	r18, r22
    146a:	ac 01       	movw	r20, r24
    146c:	87 01       	movw	r16, r14
    146e:	ff 24       	eor	r15, r15
    1470:	ee 24       	eor	r14, r14
    1472:	ad a4       	ldd	r10, Y+45	; 0x2d
    1474:	be a4       	ldd	r11, Y+46	; 0x2e
    1476:	cf a4       	ldd	r12, Y+47	; 0x2f
    1478:	d8 a8       	ldd	r13, Y+48	; 0x30
    147a:	c6 01       	movw	r24, r12
    147c:	aa 27       	eor	r26, r26
    147e:	bb 27       	eor	r27, r27
    1480:	5c 01       	movw	r10, r24
    1482:	6d 01       	movw	r12, r26
    1484:	ae 28       	or	r10, r14
    1486:	bf 28       	or	r11, r15
    1488:	c0 2a       	or	r12, r16
    148a:	d1 2a       	or	r13, r17
    148c:	a2 16       	cp	r10, r18
    148e:	b3 06       	cpc	r11, r19
    1490:	c4 06       	cpc	r12, r20
    1492:	d5 06       	cpc	r13, r21
    1494:	90 f4       	brcc	.+36     	; 0x14ba <__umoddi3+0x4a8>
    1496:	a2 0c       	add	r10, r2
    1498:	b3 1c       	adc	r11, r3
    149a:	c4 1c       	adc	r12, r4
    149c:	d5 1c       	adc	r13, r5
    149e:	a2 14       	cp	r10, r2
    14a0:	b3 04       	cpc	r11, r3
    14a2:	c4 04       	cpc	r12, r4
    14a4:	d5 04       	cpc	r13, r5
    14a6:	48 f0       	brcs	.+18     	; 0x14ba <__umoddi3+0x4a8>
    14a8:	a2 16       	cp	r10, r18
    14aa:	b3 06       	cpc	r11, r19
    14ac:	c4 06       	cpc	r12, r20
    14ae:	d5 06       	cpc	r13, r21
    14b0:	20 f4       	brcc	.+8      	; 0x14ba <__umoddi3+0x4a8>
    14b2:	a2 0c       	add	r10, r2
    14b4:	b3 1c       	adc	r11, r3
    14b6:	c4 1c       	adc	r12, r4
    14b8:	d5 1c       	adc	r13, r5
    14ba:	a2 1a       	sub	r10, r18
    14bc:	b3 0a       	sbc	r11, r19
    14be:	c4 0a       	sbc	r12, r20
    14c0:	d5 0a       	sbc	r13, r21
    14c2:	c6 01       	movw	r24, r12
    14c4:	b5 01       	movw	r22, r10
    14c6:	a4 01       	movw	r20, r8
    14c8:	93 01       	movw	r18, r6
    14ca:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    14ce:	7b 01       	movw	r14, r22
    14d0:	8c 01       	movw	r16, r24
    14d2:	c6 01       	movw	r24, r12
    14d4:	b5 01       	movw	r22, r10
    14d6:	a4 01       	movw	r20, r8
    14d8:	93 01       	movw	r18, r6
    14da:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    14de:	ca 01       	movw	r24, r20
    14e0:	b9 01       	movw	r22, r18
    14e2:	25 96       	adiw	r28, 0x05	; 5
    14e4:	2c ad       	ldd	r18, Y+60	; 0x3c
    14e6:	3d ad       	ldd	r19, Y+61	; 0x3d
    14e8:	4e ad       	ldd	r20, Y+62	; 0x3e
    14ea:	5f ad       	ldd	r21, Y+63	; 0x3f
    14ec:	25 97       	sbiw	r28, 0x05	; 5
    14ee:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
    14f2:	9b 01       	movw	r18, r22
    14f4:	ac 01       	movw	r20, r24
    14f6:	87 01       	movw	r16, r14
    14f8:	ff 24       	eor	r15, r15
    14fa:	ee 24       	eor	r14, r14
    14fc:	8d a5       	ldd	r24, Y+45	; 0x2d
    14fe:	9e a5       	ldd	r25, Y+46	; 0x2e
    1500:	af a5       	ldd	r26, Y+47	; 0x2f
    1502:	b8 a9       	ldd	r27, Y+48	; 0x30
    1504:	a0 70       	andi	r26, 0x00	; 0
    1506:	b0 70       	andi	r27, 0x00	; 0
    1508:	57 01       	movw	r10, r14
    150a:	68 01       	movw	r12, r16
    150c:	a8 2a       	or	r10, r24
    150e:	b9 2a       	or	r11, r25
    1510:	ca 2a       	or	r12, r26
    1512:	db 2a       	or	r13, r27
    1514:	a2 16       	cp	r10, r18
    1516:	b3 06       	cpc	r11, r19
    1518:	c4 06       	cpc	r12, r20
    151a:	d5 06       	cpc	r13, r21
    151c:	90 f4       	brcc	.+36     	; 0x1542 <__umoddi3+0x530>
    151e:	a2 0c       	add	r10, r2
    1520:	b3 1c       	adc	r11, r3
    1522:	c4 1c       	adc	r12, r4
    1524:	d5 1c       	adc	r13, r5
    1526:	a2 14       	cp	r10, r2
    1528:	b3 04       	cpc	r11, r3
    152a:	c4 04       	cpc	r12, r4
    152c:	d5 04       	cpc	r13, r5
    152e:	48 f0       	brcs	.+18     	; 0x1542 <__umoddi3+0x530>
    1530:	a2 16       	cp	r10, r18
    1532:	b3 06       	cpc	r11, r19
    1534:	c4 06       	cpc	r12, r20
    1536:	d5 06       	cpc	r13, r21
    1538:	20 f4       	brcc	.+8      	; 0x1542 <__umoddi3+0x530>
    153a:	a2 0c       	add	r10, r2
    153c:	b3 1c       	adc	r11, r3
    153e:	c4 1c       	adc	r12, r4
    1540:	d5 1c       	adc	r13, r5
    1542:	6c 96       	adiw	r28, 0x1c	; 28
    1544:	ec ac       	ldd	r14, Y+60	; 0x3c
    1546:	fd ac       	ldd	r15, Y+61	; 0x3d
    1548:	0e ad       	ldd	r16, Y+62	; 0x3e
    154a:	1f ad       	ldd	r17, Y+63	; 0x3f
    154c:	6c 97       	sbiw	r28, 0x1c	; 28
    154e:	68 96       	adiw	r28, 0x18	; 24
    1550:	0f ac       	ldd	r0, Y+63	; 0x3f
    1552:	68 97       	sbiw	r28, 0x18	; 24
    1554:	04 c0       	rjmp	.+8      	; 0x155e <__umoddi3+0x54c>
    1556:	ee 0c       	add	r14, r14
    1558:	ff 1c       	adc	r15, r15
    155a:	00 1f       	adc	r16, r16
    155c:	11 1f       	adc	r17, r17
    155e:	0a 94       	dec	r0
    1560:	d2 f7       	brpl	.-12     	; 0x1556 <__umoddi3+0x544>
    1562:	e9 aa       	std	Y+49, r14	; 0x31
    1564:	fa aa       	std	Y+50, r15	; 0x32
    1566:	0b ab       	std	Y+51, r16	; 0x33
    1568:	1c ab       	std	Y+52, r17	; 0x34
    156a:	a2 1a       	sub	r10, r18
    156c:	b3 0a       	sbc	r11, r19
    156e:	c4 0a       	sbc	r12, r20
    1570:	d5 0a       	sbc	r13, r21
    1572:	32 01       	movw	r6, r4
    1574:	88 24       	eor	r8, r8
    1576:	99 24       	eor	r9, r9
    1578:	b2 01       	movw	r22, r4
    157a:	a1 01       	movw	r20, r2
    157c:	60 70       	andi	r22, 0x00	; 0
    157e:	70 70       	andi	r23, 0x00	; 0
    1580:	29 96       	adiw	r28, 0x09	; 9
    1582:	4c af       	std	Y+60, r20	; 0x3c
    1584:	5d af       	std	Y+61, r21	; 0x3d
    1586:	6e af       	std	Y+62, r22	; 0x3e
    1588:	7f af       	std	Y+63, r23	; 0x3f
    158a:	29 97       	sbiw	r28, 0x09	; 9
    158c:	c6 01       	movw	r24, r12
    158e:	b5 01       	movw	r22, r10
    1590:	a4 01       	movw	r20, r8
    1592:	93 01       	movw	r18, r6
    1594:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    1598:	7b 01       	movw	r14, r22
    159a:	8c 01       	movw	r16, r24
    159c:	c6 01       	movw	r24, r12
    159e:	b5 01       	movw	r22, r10
    15a0:	a4 01       	movw	r20, r8
    15a2:	93 01       	movw	r18, r6
    15a4:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    15a8:	ca 01       	movw	r24, r20
    15aa:	b9 01       	movw	r22, r18
    15ac:	29 96       	adiw	r28, 0x09	; 9
    15ae:	2c ad       	ldd	r18, Y+60	; 0x3c
    15b0:	3d ad       	ldd	r19, Y+61	; 0x3d
    15b2:	4e ad       	ldd	r20, Y+62	; 0x3e
    15b4:	5f ad       	ldd	r21, Y+63	; 0x3f
    15b6:	29 97       	sbiw	r28, 0x09	; 9
    15b8:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
    15bc:	9b 01       	movw	r18, r22
    15be:	ac 01       	movw	r20, r24
    15c0:	87 01       	movw	r16, r14
    15c2:	ff 24       	eor	r15, r15
    15c4:	ee 24       	eor	r14, r14
    15c6:	a9 a8       	ldd	r10, Y+49	; 0x31
    15c8:	ba a8       	ldd	r11, Y+50	; 0x32
    15ca:	cb a8       	ldd	r12, Y+51	; 0x33
    15cc:	dc a8       	ldd	r13, Y+52	; 0x34
    15ce:	c6 01       	movw	r24, r12
    15d0:	aa 27       	eor	r26, r26
    15d2:	bb 27       	eor	r27, r27
    15d4:	57 01       	movw	r10, r14
    15d6:	68 01       	movw	r12, r16
    15d8:	a8 2a       	or	r10, r24
    15da:	b9 2a       	or	r11, r25
    15dc:	ca 2a       	or	r12, r26
    15de:	db 2a       	or	r13, r27
    15e0:	a2 16       	cp	r10, r18
    15e2:	b3 06       	cpc	r11, r19
    15e4:	c4 06       	cpc	r12, r20
    15e6:	d5 06       	cpc	r13, r21
    15e8:	90 f4       	brcc	.+36     	; 0x160e <__umoddi3+0x5fc>
    15ea:	a2 0c       	add	r10, r2
    15ec:	b3 1c       	adc	r11, r3
    15ee:	c4 1c       	adc	r12, r4
    15f0:	d5 1c       	adc	r13, r5
    15f2:	a2 14       	cp	r10, r2
    15f4:	b3 04       	cpc	r11, r3
    15f6:	c4 04       	cpc	r12, r4
    15f8:	d5 04       	cpc	r13, r5
    15fa:	48 f0       	brcs	.+18     	; 0x160e <__umoddi3+0x5fc>
    15fc:	a2 16       	cp	r10, r18
    15fe:	b3 06       	cpc	r11, r19
    1600:	c4 06       	cpc	r12, r20
    1602:	d5 06       	cpc	r13, r21
    1604:	20 f4       	brcc	.+8      	; 0x160e <__umoddi3+0x5fc>
    1606:	a2 0c       	add	r10, r2
    1608:	b3 1c       	adc	r11, r3
    160a:	c4 1c       	adc	r12, r4
    160c:	d5 1c       	adc	r13, r5
    160e:	a2 1a       	sub	r10, r18
    1610:	b3 0a       	sbc	r11, r19
    1612:	c4 0a       	sbc	r12, r20
    1614:	d5 0a       	sbc	r13, r21
    1616:	c6 01       	movw	r24, r12
    1618:	b5 01       	movw	r22, r10
    161a:	a4 01       	movw	r20, r8
    161c:	93 01       	movw	r18, r6
    161e:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    1622:	7b 01       	movw	r14, r22
    1624:	8c 01       	movw	r16, r24
    1626:	c6 01       	movw	r24, r12
    1628:	b5 01       	movw	r22, r10
    162a:	a4 01       	movw	r20, r8
    162c:	93 01       	movw	r18, r6
    162e:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    1632:	ca 01       	movw	r24, r20
    1634:	b9 01       	movw	r22, r18
    1636:	29 96       	adiw	r28, 0x09	; 9
    1638:	2c ad       	ldd	r18, Y+60	; 0x3c
    163a:	3d ad       	ldd	r19, Y+61	; 0x3d
    163c:	4e ad       	ldd	r20, Y+62	; 0x3e
    163e:	5f ad       	ldd	r21, Y+63	; 0x3f
    1640:	29 97       	sbiw	r28, 0x09	; 9
    1642:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
    1646:	9b 01       	movw	r18, r22
    1648:	ac 01       	movw	r20, r24
    164a:	87 01       	movw	r16, r14
    164c:	ff 24       	eor	r15, r15
    164e:	ee 24       	eor	r14, r14
    1650:	89 a9       	ldd	r24, Y+49	; 0x31
    1652:	9a a9       	ldd	r25, Y+50	; 0x32
    1654:	ab a9       	ldd	r26, Y+51	; 0x33
    1656:	bc a9       	ldd	r27, Y+52	; 0x34
    1658:	a0 70       	andi	r26, 0x00	; 0
    165a:	b0 70       	andi	r27, 0x00	; 0
    165c:	e8 2a       	or	r14, r24
    165e:	f9 2a       	or	r15, r25
    1660:	0a 2b       	or	r16, r26
    1662:	1b 2b       	or	r17, r27
    1664:	e2 16       	cp	r14, r18
    1666:	f3 06       	cpc	r15, r19
    1668:	04 07       	cpc	r16, r20
    166a:	15 07       	cpc	r17, r21
    166c:	90 f4       	brcc	.+36     	; 0x1692 <__umoddi3+0x680>
    166e:	e2 0c       	add	r14, r2
    1670:	f3 1c       	adc	r15, r3
    1672:	04 1d       	adc	r16, r4
    1674:	15 1d       	adc	r17, r5
    1676:	e2 14       	cp	r14, r2
    1678:	f3 04       	cpc	r15, r3
    167a:	04 05       	cpc	r16, r4
    167c:	15 05       	cpc	r17, r5
    167e:	48 f0       	brcs	.+18     	; 0x1692 <__umoddi3+0x680>
    1680:	e2 16       	cp	r14, r18
    1682:	f3 06       	cpc	r15, r19
    1684:	04 07       	cpc	r16, r20
    1686:	15 07       	cpc	r17, r21
    1688:	20 f4       	brcc	.+8      	; 0x1692 <__umoddi3+0x680>
    168a:	e2 0c       	add	r14, r2
    168c:	f3 1c       	adc	r15, r3
    168e:	04 1d       	adc	r16, r4
    1690:	15 1d       	adc	r17, r5
    1692:	e2 1a       	sub	r14, r18
    1694:	f3 0a       	sbc	r15, r19
    1696:	04 0b       	sbc	r16, r20
    1698:	15 0b       	sbc	r17, r21
    169a:	d8 01       	movw	r26, r16
    169c:	c7 01       	movw	r24, r14
    169e:	09 ac       	ldd	r0, Y+57	; 0x39
    16a0:	04 c0       	rjmp	.+8      	; 0x16aa <__umoddi3+0x698>
    16a2:	b6 95       	lsr	r27
    16a4:	a7 95       	ror	r26
    16a6:	97 95       	ror	r25
    16a8:	87 95       	ror	r24
    16aa:	0a 94       	dec	r0
    16ac:	d2 f7       	brpl	.-12     	; 0x16a2 <__umoddi3+0x690>
    16ae:	89 8b       	std	Y+17, r24	; 0x11
    16b0:	9a 8b       	std	Y+18, r25	; 0x12
    16b2:	ab 8b       	std	Y+19, r26	; 0x13
    16b4:	bc 8b       	std	Y+20, r27	; 0x14
    16b6:	1d 8a       	std	Y+21, r1	; 0x15
    16b8:	1e 8a       	std	Y+22, r1	; 0x16
    16ba:	1f 8a       	std	Y+23, r1	; 0x17
    16bc:	18 8e       	std	Y+24, r1	; 0x18
    16be:	28 2f       	mov	r18, r24
    16c0:	3a 89       	ldd	r19, Y+18	; 0x12
    16c2:	4b 89       	ldd	r20, Y+19	; 0x13
    16c4:	5c 89       	ldd	r21, Y+20	; 0x14
    16c6:	6d 89       	ldd	r22, Y+21	; 0x15
    16c8:	0c c3       	rjmp	.+1560   	; 0x1ce2 <__umoddi3+0xcd0>
    16ca:	6a 14       	cp	r6, r10
    16cc:	7b 04       	cpc	r7, r11
    16ce:	8c 04       	cpc	r8, r12
    16d0:	9d 04       	cpc	r9, r13
    16d2:	08 f4       	brcc	.+2      	; 0x16d6 <__umoddi3+0x6c4>
    16d4:	09 c3       	rjmp	.+1554   	; 0x1ce8 <__umoddi3+0xcd6>
    16d6:	00 e0       	ldi	r16, 0x00	; 0
    16d8:	a0 16       	cp	r10, r16
    16da:	00 e0       	ldi	r16, 0x00	; 0
    16dc:	b0 06       	cpc	r11, r16
    16de:	01 e0       	ldi	r16, 0x01	; 1
    16e0:	c0 06       	cpc	r12, r16
    16e2:	00 e0       	ldi	r16, 0x00	; 0
    16e4:	d0 06       	cpc	r13, r16
    16e6:	88 f4       	brcc	.+34     	; 0x170a <__umoddi3+0x6f8>
    16e8:	1f ef       	ldi	r17, 0xFF	; 255
    16ea:	a1 16       	cp	r10, r17
    16ec:	b1 04       	cpc	r11, r1
    16ee:	c1 04       	cpc	r12, r1
    16f0:	d1 04       	cpc	r13, r1
    16f2:	39 f0       	breq	.+14     	; 0x1702 <__umoddi3+0x6f0>
    16f4:	30 f0       	brcs	.+12     	; 0x1702 <__umoddi3+0x6f0>
    16f6:	28 e0       	ldi	r18, 0x08	; 8
    16f8:	e2 2e       	mov	r14, r18
    16fa:	f1 2c       	mov	r15, r1
    16fc:	01 2d       	mov	r16, r1
    16fe:	11 2d       	mov	r17, r1
    1700:	18 c0       	rjmp	.+48     	; 0x1732 <__umoddi3+0x720>
    1702:	ee 24       	eor	r14, r14
    1704:	ff 24       	eor	r15, r15
    1706:	87 01       	movw	r16, r14
    1708:	14 c0       	rjmp	.+40     	; 0x1732 <__umoddi3+0x720>
    170a:	40 e0       	ldi	r20, 0x00	; 0
    170c:	a4 16       	cp	r10, r20
    170e:	40 e0       	ldi	r20, 0x00	; 0
    1710:	b4 06       	cpc	r11, r20
    1712:	40 e0       	ldi	r20, 0x00	; 0
    1714:	c4 06       	cpc	r12, r20
    1716:	41 e0       	ldi	r20, 0x01	; 1
    1718:	d4 06       	cpc	r13, r20
    171a:	30 f0       	brcs	.+12     	; 0x1728 <__umoddi3+0x716>
    171c:	98 e1       	ldi	r25, 0x18	; 24
    171e:	e9 2e       	mov	r14, r25
    1720:	f1 2c       	mov	r15, r1
    1722:	01 2d       	mov	r16, r1
    1724:	11 2d       	mov	r17, r1
    1726:	05 c0       	rjmp	.+10     	; 0x1732 <__umoddi3+0x720>
    1728:	80 e1       	ldi	r24, 0x10	; 16
    172a:	e8 2e       	mov	r14, r24
    172c:	f1 2c       	mov	r15, r1
    172e:	01 2d       	mov	r16, r1
    1730:	11 2d       	mov	r17, r1
    1732:	d6 01       	movw	r26, r12
    1734:	c5 01       	movw	r24, r10
    1736:	0e 2c       	mov	r0, r14
    1738:	04 c0       	rjmp	.+8      	; 0x1742 <__umoddi3+0x730>
    173a:	b6 95       	lsr	r27
    173c:	a7 95       	ror	r26
    173e:	97 95       	ror	r25
    1740:	87 95       	ror	r24
    1742:	0a 94       	dec	r0
    1744:	d2 f7       	brpl	.-12     	; 0x173a <__umoddi3+0x728>
    1746:	87 56       	subi	r24, 0x67	; 103
    1748:	9f 4f       	sbci	r25, 0xFF	; 255
    174a:	dc 01       	movw	r26, r24
    174c:	2c 91       	ld	r18, X
    174e:	80 e2       	ldi	r24, 0x20	; 32
    1750:	90 e0       	ldi	r25, 0x00	; 0
    1752:	a0 e0       	ldi	r26, 0x00	; 0
    1754:	b0 e0       	ldi	r27, 0x00	; 0
    1756:	8e 19       	sub	r24, r14
    1758:	9f 09       	sbc	r25, r15
    175a:	a0 0b       	sbc	r26, r16
    175c:	b1 0b       	sbc	r27, r17
    175e:	82 1b       	sub	r24, r18
    1760:	91 09       	sbc	r25, r1
    1762:	a1 09       	sbc	r26, r1
    1764:	b1 09       	sbc	r27, r1
    1766:	00 97       	sbiw	r24, 0x00	; 0
    1768:	a1 05       	cpc	r26, r1
    176a:	b1 05       	cpc	r27, r1
    176c:	09 f0       	breq	.+2      	; 0x1770 <__umoddi3+0x75e>
    176e:	4f c0       	rjmp	.+158    	; 0x180e <__umoddi3+0x7fc>
    1770:	a6 14       	cp	r10, r6
    1772:	b7 04       	cpc	r11, r7
    1774:	c8 04       	cpc	r12, r8
    1776:	d9 04       	cpc	r13, r9
    1778:	58 f0       	brcs	.+22     	; 0x1790 <__umoddi3+0x77e>
    177a:	6c 96       	adiw	r28, 0x1c	; 28
    177c:	ec ac       	ldd	r14, Y+60	; 0x3c
    177e:	fd ac       	ldd	r15, Y+61	; 0x3d
    1780:	0e ad       	ldd	r16, Y+62	; 0x3e
    1782:	1f ad       	ldd	r17, Y+63	; 0x3f
    1784:	6c 97       	sbiw	r28, 0x1c	; 28
    1786:	e2 14       	cp	r14, r2
    1788:	f3 04       	cpc	r15, r3
    178a:	04 05       	cpc	r16, r4
    178c:	15 05       	cpc	r17, r5
    178e:	68 f1       	brcs	.+90     	; 0x17ea <__umoddi3+0x7d8>
    1790:	6c 96       	adiw	r28, 0x1c	; 28
    1792:	ec ac       	ldd	r14, Y+60	; 0x3c
    1794:	fd ac       	ldd	r15, Y+61	; 0x3d
    1796:	0e ad       	ldd	r16, Y+62	; 0x3e
    1798:	1f ad       	ldd	r17, Y+63	; 0x3f
    179a:	6c 97       	sbiw	r28, 0x1c	; 28
    179c:	e2 18       	sub	r14, r2
    179e:	f3 08       	sbc	r15, r3
    17a0:	04 09       	sbc	r16, r4
    17a2:	15 09       	sbc	r17, r5
    17a4:	a4 01       	movw	r20, r8
    17a6:	93 01       	movw	r18, r6
    17a8:	2a 19       	sub	r18, r10
    17aa:	3b 09       	sbc	r19, r11
    17ac:	4c 09       	sbc	r20, r12
    17ae:	5d 09       	sbc	r21, r13
    17b0:	aa 24       	eor	r10, r10
    17b2:	bb 24       	eor	r11, r11
    17b4:	65 01       	movw	r12, r10
    17b6:	6c 96       	adiw	r28, 0x1c	; 28
    17b8:	6c ad       	ldd	r22, Y+60	; 0x3c
    17ba:	7d ad       	ldd	r23, Y+61	; 0x3d
    17bc:	8e ad       	ldd	r24, Y+62	; 0x3e
    17be:	9f ad       	ldd	r25, Y+63	; 0x3f
    17c0:	6c 97       	sbiw	r28, 0x1c	; 28
    17c2:	6e 15       	cp	r22, r14
    17c4:	7f 05       	cpc	r23, r15
    17c6:	80 07       	cpc	r24, r16
    17c8:	91 07       	cpc	r25, r17
    17ca:	28 f4       	brcc	.+10     	; 0x17d6 <__umoddi3+0x7c4>
    17cc:	b1 e0       	ldi	r27, 0x01	; 1
    17ce:	ab 2e       	mov	r10, r27
    17d0:	b1 2c       	mov	r11, r1
    17d2:	c1 2c       	mov	r12, r1
    17d4:	d1 2c       	mov	r13, r1
    17d6:	da 01       	movw	r26, r20
    17d8:	c9 01       	movw	r24, r18
    17da:	8a 19       	sub	r24, r10
    17dc:	9b 09       	sbc	r25, r11
    17de:	ac 09       	sbc	r26, r12
    17e0:	bd 09       	sbc	r27, r13
    17e2:	8d ab       	std	Y+53, r24	; 0x35
    17e4:	9e ab       	std	Y+54, r25	; 0x36
    17e6:	af ab       	std	Y+55, r26	; 0x37
    17e8:	b8 af       	std	Y+56, r27	; 0x38
    17ea:	e9 8a       	std	Y+17, r14	; 0x11
    17ec:	fa 8a       	std	Y+18, r15	; 0x12
    17ee:	0b 8b       	std	Y+19, r16	; 0x13
    17f0:	1c 8b       	std	Y+20, r17	; 0x14
    17f2:	6d a8       	ldd	r6, Y+53	; 0x35
    17f4:	7e a8       	ldd	r7, Y+54	; 0x36
    17f6:	8f a8       	ldd	r8, Y+55	; 0x37
    17f8:	98 ac       	ldd	r9, Y+56	; 0x38
    17fa:	6d 8a       	std	Y+21, r6	; 0x15
    17fc:	7e 8a       	std	Y+22, r7	; 0x16
    17fe:	8f 8a       	std	Y+23, r8	; 0x17
    1800:	98 8e       	std	Y+24, r9	; 0x18
    1802:	2e 2d       	mov	r18, r14
    1804:	3a 89       	ldd	r19, Y+18	; 0x12
    1806:	4b 89       	ldd	r20, Y+19	; 0x13
    1808:	5c 89       	ldd	r21, Y+20	; 0x14
    180a:	6d a9       	ldd	r22, Y+53	; 0x35
    180c:	6a c2       	rjmp	.+1236   	; 0x1ce2 <__umoddi3+0xcd0>
    180e:	67 96       	adiw	r28, 0x17	; 23
    1810:	8f af       	std	Y+63, r24	; 0x3f
    1812:	67 97       	sbiw	r28, 0x17	; 23
    1814:	a6 01       	movw	r20, r12
    1816:	95 01       	movw	r18, r10
    1818:	08 2e       	mov	r0, r24
    181a:	04 c0       	rjmp	.+8      	; 0x1824 <__umoddi3+0x812>
    181c:	22 0f       	add	r18, r18
    181e:	33 1f       	adc	r19, r19
    1820:	44 1f       	adc	r20, r20
    1822:	55 1f       	adc	r21, r21
    1824:	0a 94       	dec	r0
    1826:	d2 f7       	brpl	.-12     	; 0x181c <__umoddi3+0x80a>
    1828:	a0 e2       	ldi	r26, 0x20	; 32
    182a:	aa 2e       	mov	r10, r26
    182c:	a8 1a       	sub	r10, r24
    182e:	66 96       	adiw	r28, 0x16	; 22
    1830:	af ae       	std	Y+63, r10	; 0x3f
    1832:	66 97       	sbiw	r28, 0x16	; 22
    1834:	d2 01       	movw	r26, r4
    1836:	c1 01       	movw	r24, r2
    1838:	04 c0       	rjmp	.+8      	; 0x1842 <__umoddi3+0x830>
    183a:	b6 95       	lsr	r27
    183c:	a7 95       	ror	r26
    183e:	97 95       	ror	r25
    1840:	87 95       	ror	r24
    1842:	aa 94       	dec	r10
    1844:	d2 f7       	brpl	.-12     	; 0x183a <__umoddi3+0x828>
    1846:	6c 01       	movw	r12, r24
    1848:	7d 01       	movw	r14, r26
    184a:	c2 2a       	or	r12, r18
    184c:	d3 2a       	or	r13, r19
    184e:	e4 2a       	or	r14, r20
    1850:	f5 2a       	or	r15, r21
    1852:	c9 a6       	std	Y+41, r12	; 0x29
    1854:	da a6       	std	Y+42, r13	; 0x2a
    1856:	eb a6       	std	Y+43, r14	; 0x2b
    1858:	fc a6       	std	Y+44, r15	; 0x2c
    185a:	82 01       	movw	r16, r4
    185c:	71 01       	movw	r14, r2
    185e:	67 96       	adiw	r28, 0x17	; 23
    1860:	0f ac       	ldd	r0, Y+63	; 0x3f
    1862:	67 97       	sbiw	r28, 0x17	; 23
    1864:	04 c0       	rjmp	.+8      	; 0x186e <__umoddi3+0x85c>
    1866:	ee 0c       	add	r14, r14
    1868:	ff 1c       	adc	r15, r15
    186a:	00 1f       	adc	r16, r16
    186c:	11 1f       	adc	r17, r17
    186e:	0a 94       	dec	r0
    1870:	d2 f7       	brpl	.-12     	; 0x1866 <__umoddi3+0x854>
    1872:	ed a2       	std	Y+37, r14	; 0x25
    1874:	fe a2       	std	Y+38, r15	; 0x26
    1876:	0f a3       	std	Y+39, r16	; 0x27
    1878:	18 a7       	std	Y+40, r17	; 0x28
    187a:	64 01       	movw	r12, r8
    187c:	53 01       	movw	r10, r6
    187e:	66 96       	adiw	r28, 0x16	; 22
    1880:	0f ac       	ldd	r0, Y+63	; 0x3f
    1882:	66 97       	sbiw	r28, 0x16	; 22
    1884:	04 c0       	rjmp	.+8      	; 0x188e <__umoddi3+0x87c>
    1886:	d6 94       	lsr	r13
    1888:	c7 94       	ror	r12
    188a:	b7 94       	ror	r11
    188c:	a7 94       	ror	r10
    188e:	0a 94       	dec	r0
    1890:	d2 f7       	brpl	.-12     	; 0x1886 <__umoddi3+0x874>
    1892:	a4 01       	movw	r20, r8
    1894:	93 01       	movw	r18, r6
    1896:	67 96       	adiw	r28, 0x17	; 23
    1898:	0f ac       	ldd	r0, Y+63	; 0x3f
    189a:	67 97       	sbiw	r28, 0x17	; 23
    189c:	04 c0       	rjmp	.+8      	; 0x18a6 <__umoddi3+0x894>
    189e:	22 0f       	add	r18, r18
    18a0:	33 1f       	adc	r19, r19
    18a2:	44 1f       	adc	r20, r20
    18a4:	55 1f       	adc	r21, r21
    18a6:	0a 94       	dec	r0
    18a8:	d2 f7       	brpl	.-12     	; 0x189e <__umoddi3+0x88c>
    18aa:	6c 96       	adiw	r28, 0x1c	; 28
    18ac:	8c ad       	ldd	r24, Y+60	; 0x3c
    18ae:	9d ad       	ldd	r25, Y+61	; 0x3d
    18b0:	ae ad       	ldd	r26, Y+62	; 0x3e
    18b2:	bf ad       	ldd	r27, Y+63	; 0x3f
    18b4:	6c 97       	sbiw	r28, 0x1c	; 28
    18b6:	66 96       	adiw	r28, 0x16	; 22
    18b8:	0f ac       	ldd	r0, Y+63	; 0x3f
    18ba:	66 97       	sbiw	r28, 0x16	; 22
    18bc:	04 c0       	rjmp	.+8      	; 0x18c6 <__umoddi3+0x8b4>
    18be:	b6 95       	lsr	r27
    18c0:	a7 95       	ror	r26
    18c2:	97 95       	ror	r25
    18c4:	87 95       	ror	r24
    18c6:	0a 94       	dec	r0
    18c8:	d2 f7       	brpl	.-12     	; 0x18be <__umoddi3+0x8ac>
    18ca:	3c 01       	movw	r6, r24
    18cc:	4d 01       	movw	r8, r26
    18ce:	62 2a       	or	r6, r18
    18d0:	73 2a       	or	r7, r19
    18d2:	84 2a       	or	r8, r20
    18d4:	95 2a       	or	r9, r21
    18d6:	69 a2       	std	Y+33, r6	; 0x21
    18d8:	7a a2       	std	Y+34, r7	; 0x22
    18da:	8b a2       	std	Y+35, r8	; 0x23
    18dc:	9c a2       	std	Y+36, r9	; 0x24
    18de:	6c 96       	adiw	r28, 0x1c	; 28
    18e0:	ec ac       	ldd	r14, Y+60	; 0x3c
    18e2:	fd ac       	ldd	r15, Y+61	; 0x3d
    18e4:	0e ad       	ldd	r16, Y+62	; 0x3e
    18e6:	1f ad       	ldd	r17, Y+63	; 0x3f
    18e8:	6c 97       	sbiw	r28, 0x1c	; 28
    18ea:	67 96       	adiw	r28, 0x17	; 23
    18ec:	0f ac       	ldd	r0, Y+63	; 0x3f
    18ee:	67 97       	sbiw	r28, 0x17	; 23
    18f0:	04 c0       	rjmp	.+8      	; 0x18fa <__umoddi3+0x8e8>
    18f2:	ee 0c       	add	r14, r14
    18f4:	ff 1c       	adc	r15, r15
    18f6:	00 1f       	adc	r16, r16
    18f8:	11 1f       	adc	r17, r17
    18fa:	0a 94       	dec	r0
    18fc:	d2 f7       	brpl	.-12     	; 0x18f2 <__umoddi3+0x8e0>
    18fe:	ed 8e       	std	Y+29, r14	; 0x1d
    1900:	fe 8e       	std	Y+30, r15	; 0x1e
    1902:	0f 8f       	std	Y+31, r16	; 0x1f
    1904:	18 a3       	std	Y+32, r17	; 0x20
    1906:	49 a5       	ldd	r20, Y+41	; 0x29
    1908:	5a a5       	ldd	r21, Y+42	; 0x2a
    190a:	6b a5       	ldd	r22, Y+43	; 0x2b
    190c:	7c a5       	ldd	r23, Y+44	; 0x2c
    190e:	3b 01       	movw	r6, r22
    1910:	88 24       	eor	r8, r8
    1912:	99 24       	eor	r9, r9
    1914:	60 70       	andi	r22, 0x00	; 0
    1916:	70 70       	andi	r23, 0x00	; 0
    1918:	2d 96       	adiw	r28, 0x0d	; 13
    191a:	4c af       	std	Y+60, r20	; 0x3c
    191c:	5d af       	std	Y+61, r21	; 0x3d
    191e:	6e af       	std	Y+62, r22	; 0x3e
    1920:	7f af       	std	Y+63, r23	; 0x3f
    1922:	2d 97       	sbiw	r28, 0x0d	; 13
    1924:	c6 01       	movw	r24, r12
    1926:	b5 01       	movw	r22, r10
    1928:	a4 01       	movw	r20, r8
    192a:	93 01       	movw	r18, r6
    192c:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    1930:	7b 01       	movw	r14, r22
    1932:	8c 01       	movw	r16, r24
    1934:	c6 01       	movw	r24, r12
    1936:	b5 01       	movw	r22, r10
    1938:	a4 01       	movw	r20, r8
    193a:	93 01       	movw	r18, r6
    193c:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    1940:	c9 01       	movw	r24, r18
    1942:	da 01       	movw	r26, r20
    1944:	1c 01       	movw	r2, r24
    1946:	2d 01       	movw	r4, r26
    1948:	c2 01       	movw	r24, r4
    194a:	b1 01       	movw	r22, r2
    194c:	2d 96       	adiw	r28, 0x0d	; 13
    194e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1950:	3d ad       	ldd	r19, Y+61	; 0x3d
    1952:	4e ad       	ldd	r20, Y+62	; 0x3e
    1954:	5f ad       	ldd	r21, Y+63	; 0x3f
    1956:	2d 97       	sbiw	r28, 0x0d	; 13
    1958:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
    195c:	9b 01       	movw	r18, r22
    195e:	ac 01       	movw	r20, r24
    1960:	87 01       	movw	r16, r14
    1962:	ff 24       	eor	r15, r15
    1964:	ee 24       	eor	r14, r14
    1966:	a9 a0       	ldd	r10, Y+33	; 0x21
    1968:	ba a0       	ldd	r11, Y+34	; 0x22
    196a:	cb a0       	ldd	r12, Y+35	; 0x23
    196c:	dc a0       	ldd	r13, Y+36	; 0x24
    196e:	c6 01       	movw	r24, r12
    1970:	aa 27       	eor	r26, r26
    1972:	bb 27       	eor	r27, r27
    1974:	57 01       	movw	r10, r14
    1976:	68 01       	movw	r12, r16
    1978:	a8 2a       	or	r10, r24
    197a:	b9 2a       	or	r11, r25
    197c:	ca 2a       	or	r12, r26
    197e:	db 2a       	or	r13, r27
    1980:	a2 16       	cp	r10, r18
    1982:	b3 06       	cpc	r11, r19
    1984:	c4 06       	cpc	r12, r20
    1986:	d5 06       	cpc	r13, r21
    1988:	00 f5       	brcc	.+64     	; 0x19ca <__umoddi3+0x9b8>
    198a:	08 94       	sec
    198c:	21 08       	sbc	r2, r1
    198e:	31 08       	sbc	r3, r1
    1990:	41 08       	sbc	r4, r1
    1992:	51 08       	sbc	r5, r1
    1994:	e9 a4       	ldd	r14, Y+41	; 0x29
    1996:	fa a4       	ldd	r15, Y+42	; 0x2a
    1998:	0b a5       	ldd	r16, Y+43	; 0x2b
    199a:	1c a5       	ldd	r17, Y+44	; 0x2c
    199c:	ae 0c       	add	r10, r14
    199e:	bf 1c       	adc	r11, r15
    19a0:	c0 1e       	adc	r12, r16
    19a2:	d1 1e       	adc	r13, r17
    19a4:	ae 14       	cp	r10, r14
    19a6:	bf 04       	cpc	r11, r15
    19a8:	c0 06       	cpc	r12, r16
    19aa:	d1 06       	cpc	r13, r17
    19ac:	70 f0       	brcs	.+28     	; 0x19ca <__umoddi3+0x9b8>
    19ae:	a2 16       	cp	r10, r18
    19b0:	b3 06       	cpc	r11, r19
    19b2:	c4 06       	cpc	r12, r20
    19b4:	d5 06       	cpc	r13, r21
    19b6:	48 f4       	brcc	.+18     	; 0x19ca <__umoddi3+0x9b8>
    19b8:	08 94       	sec
    19ba:	21 08       	sbc	r2, r1
    19bc:	31 08       	sbc	r3, r1
    19be:	41 08       	sbc	r4, r1
    19c0:	51 08       	sbc	r5, r1
    19c2:	ae 0c       	add	r10, r14
    19c4:	bf 1c       	adc	r11, r15
    19c6:	c0 1e       	adc	r12, r16
    19c8:	d1 1e       	adc	r13, r17
    19ca:	a2 1a       	sub	r10, r18
    19cc:	b3 0a       	sbc	r11, r19
    19ce:	c4 0a       	sbc	r12, r20
    19d0:	d5 0a       	sbc	r13, r21
    19d2:	c6 01       	movw	r24, r12
    19d4:	b5 01       	movw	r22, r10
    19d6:	a4 01       	movw	r20, r8
    19d8:	93 01       	movw	r18, r6
    19da:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    19de:	7b 01       	movw	r14, r22
    19e0:	8c 01       	movw	r16, r24
    19e2:	c6 01       	movw	r24, r12
    19e4:	b5 01       	movw	r22, r10
    19e6:	a4 01       	movw	r20, r8
    19e8:	93 01       	movw	r18, r6
    19ea:	0e 94 1f 2e 	call	0x5c3e	; 0x5c3e <__udivmodsi4>
    19ee:	c9 01       	movw	r24, r18
    19f0:	da 01       	movw	r26, r20
    19f2:	3c 01       	movw	r6, r24
    19f4:	4d 01       	movw	r8, r26
    19f6:	c4 01       	movw	r24, r8
    19f8:	b3 01       	movw	r22, r6
    19fa:	2d 96       	adiw	r28, 0x0d	; 13
    19fc:	2c ad       	ldd	r18, Y+60	; 0x3c
    19fe:	3d ad       	ldd	r19, Y+61	; 0x3d
    1a00:	4e ad       	ldd	r20, Y+62	; 0x3e
    1a02:	5f ad       	ldd	r21, Y+63	; 0x3f
    1a04:	2d 97       	sbiw	r28, 0x0d	; 13
    1a06:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
    1a0a:	9b 01       	movw	r18, r22
    1a0c:	ac 01       	movw	r20, r24
    1a0e:	87 01       	movw	r16, r14
    1a10:	ff 24       	eor	r15, r15
    1a12:	ee 24       	eor	r14, r14
    1a14:	89 a1       	ldd	r24, Y+33	; 0x21
    1a16:	9a a1       	ldd	r25, Y+34	; 0x22
    1a18:	ab a1       	ldd	r26, Y+35	; 0x23
    1a1a:	bc a1       	ldd	r27, Y+36	; 0x24
    1a1c:	a0 70       	andi	r26, 0x00	; 0
    1a1e:	b0 70       	andi	r27, 0x00	; 0
    1a20:	57 01       	movw	r10, r14
    1a22:	68 01       	movw	r12, r16
    1a24:	a8 2a       	or	r10, r24
    1a26:	b9 2a       	or	r11, r25
    1a28:	ca 2a       	or	r12, r26
    1a2a:	db 2a       	or	r13, r27
    1a2c:	a2 16       	cp	r10, r18
    1a2e:	b3 06       	cpc	r11, r19
    1a30:	c4 06       	cpc	r12, r20
    1a32:	d5 06       	cpc	r13, r21
    1a34:	00 f5       	brcc	.+64     	; 0x1a76 <__umoddi3+0xa64>
    1a36:	08 94       	sec
    1a38:	61 08       	sbc	r6, r1
    1a3a:	71 08       	sbc	r7, r1
    1a3c:	81 08       	sbc	r8, r1
    1a3e:	91 08       	sbc	r9, r1
    1a40:	69 a5       	ldd	r22, Y+41	; 0x29
    1a42:	7a a5       	ldd	r23, Y+42	; 0x2a
    1a44:	8b a5       	ldd	r24, Y+43	; 0x2b
    1a46:	9c a5       	ldd	r25, Y+44	; 0x2c
    1a48:	a6 0e       	add	r10, r22
    1a4a:	b7 1e       	adc	r11, r23
    1a4c:	c8 1e       	adc	r12, r24
    1a4e:	d9 1e       	adc	r13, r25
    1a50:	a6 16       	cp	r10, r22
    1a52:	b7 06       	cpc	r11, r23
    1a54:	c8 06       	cpc	r12, r24
    1a56:	d9 06       	cpc	r13, r25
    1a58:	70 f0       	brcs	.+28     	; 0x1a76 <__umoddi3+0xa64>
    1a5a:	a2 16       	cp	r10, r18
    1a5c:	b3 06       	cpc	r11, r19
    1a5e:	c4 06       	cpc	r12, r20
    1a60:	d5 06       	cpc	r13, r21
    1a62:	48 f4       	brcc	.+18     	; 0x1a76 <__umoddi3+0xa64>
    1a64:	08 94       	sec
    1a66:	61 08       	sbc	r6, r1
    1a68:	71 08       	sbc	r7, r1
    1a6a:	81 08       	sbc	r8, r1
    1a6c:	91 08       	sbc	r9, r1
    1a6e:	a6 0e       	add	r10, r22
    1a70:	b7 1e       	adc	r11, r23
    1a72:	c8 1e       	adc	r12, r24
    1a74:	d9 1e       	adc	r13, r25
    1a76:	d6 01       	movw	r26, r12
    1a78:	c5 01       	movw	r24, r10
    1a7a:	82 1b       	sub	r24, r18
    1a7c:	93 0b       	sbc	r25, r19
    1a7e:	a4 0b       	sbc	r26, r20
    1a80:	b5 0b       	sbc	r27, r21
    1a82:	89 8f       	std	Y+25, r24	; 0x19
    1a84:	9a 8f       	std	Y+26, r25	; 0x1a
    1a86:	ab 8f       	std	Y+27, r26	; 0x1b
    1a88:	bc 8f       	std	Y+28, r27	; 0x1c
    1a8a:	d1 01       	movw	r26, r2
    1a8c:	99 27       	eor	r25, r25
    1a8e:	88 27       	eor	r24, r24
    1a90:	84 01       	movw	r16, r8
    1a92:	73 01       	movw	r14, r6
    1a94:	e8 2a       	or	r14, r24
    1a96:	f9 2a       	or	r15, r25
    1a98:	0a 2b       	or	r16, r26
    1a9a:	1b 2b       	or	r17, r27
    1a9c:	4f ef       	ldi	r20, 0xFF	; 255
    1a9e:	a4 2e       	mov	r10, r20
    1aa0:	4f ef       	ldi	r20, 0xFF	; 255
    1aa2:	b4 2e       	mov	r11, r20
    1aa4:	c1 2c       	mov	r12, r1
    1aa6:	d1 2c       	mov	r13, r1
    1aa8:	ae 20       	and	r10, r14
    1aaa:	bf 20       	and	r11, r15
    1aac:	c0 22       	and	r12, r16
    1aae:	d1 22       	and	r13, r17
    1ab0:	78 01       	movw	r14, r16
    1ab2:	00 27       	eor	r16, r16
    1ab4:	11 27       	eor	r17, r17
    1ab6:	6d a0       	ldd	r6, Y+37	; 0x25
    1ab8:	7e a0       	ldd	r7, Y+38	; 0x26
    1aba:	8f a0       	ldd	r8, Y+39	; 0x27
    1abc:	98 a4       	ldd	r9, Y+40	; 0x28
    1abe:	4f ef       	ldi	r20, 0xFF	; 255
    1ac0:	5f ef       	ldi	r21, 0xFF	; 255
    1ac2:	60 e0       	ldi	r22, 0x00	; 0
    1ac4:	70 e0       	ldi	r23, 0x00	; 0
    1ac6:	64 22       	and	r6, r20
    1ac8:	75 22       	and	r7, r21
    1aca:	86 22       	and	r8, r22
    1acc:	97 22       	and	r9, r23
    1ace:	8d a1       	ldd	r24, Y+37	; 0x25
    1ad0:	9e a1       	ldd	r25, Y+38	; 0x26
    1ad2:	af a1       	ldd	r26, Y+39	; 0x27
    1ad4:	b8 a5       	ldd	r27, Y+40	; 0x28
    1ad6:	bd 01       	movw	r22, r26
    1ad8:	88 27       	eor	r24, r24
    1ada:	99 27       	eor	r25, r25
    1adc:	65 96       	adiw	r28, 0x15	; 21
    1ade:	6c af       	std	Y+60, r22	; 0x3c
    1ae0:	7d af       	std	Y+61, r23	; 0x3d
    1ae2:	8e af       	std	Y+62, r24	; 0x3e
    1ae4:	9f af       	std	Y+63, r25	; 0x3f
    1ae6:	65 97       	sbiw	r28, 0x15	; 21
    1ae8:	c6 01       	movw	r24, r12
    1aea:	b5 01       	movw	r22, r10
    1aec:	a4 01       	movw	r20, r8
    1aee:	93 01       	movw	r18, r6
    1af0:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
    1af4:	61 96       	adiw	r28, 0x11	; 17
    1af6:	6c af       	std	Y+60, r22	; 0x3c
    1af8:	7d af       	std	Y+61, r23	; 0x3d
    1afa:	8e af       	std	Y+62, r24	; 0x3e
    1afc:	9f af       	std	Y+63, r25	; 0x3f
    1afe:	61 97       	sbiw	r28, 0x11	; 17
    1b00:	c6 01       	movw	r24, r12
    1b02:	b5 01       	movw	r22, r10
    1b04:	65 96       	adiw	r28, 0x15	; 21
    1b06:	2c ad       	ldd	r18, Y+60	; 0x3c
    1b08:	3d ad       	ldd	r19, Y+61	; 0x3d
    1b0a:	4e ad       	ldd	r20, Y+62	; 0x3e
    1b0c:	5f ad       	ldd	r21, Y+63	; 0x3f
    1b0e:	65 97       	sbiw	r28, 0x15	; 21
    1b10:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
    1b14:	1b 01       	movw	r2, r22
    1b16:	2c 01       	movw	r4, r24
    1b18:	c8 01       	movw	r24, r16
    1b1a:	b7 01       	movw	r22, r14
    1b1c:	a4 01       	movw	r20, r8
    1b1e:	93 01       	movw	r18, r6
    1b20:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
    1b24:	5b 01       	movw	r10, r22
    1b26:	6c 01       	movw	r12, r24
    1b28:	c8 01       	movw	r24, r16
    1b2a:	b7 01       	movw	r22, r14
    1b2c:	65 96       	adiw	r28, 0x15	; 21
    1b2e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1b30:	3d ad       	ldd	r19, Y+61	; 0x3d
    1b32:	4e ad       	ldd	r20, Y+62	; 0x3e
    1b34:	5f ad       	ldd	r21, Y+63	; 0x3f
    1b36:	65 97       	sbiw	r28, 0x15	; 21
    1b38:	0e 94 00 2e 	call	0x5c00	; 0x5c00 <__mulsi3>
    1b3c:	7b 01       	movw	r14, r22
    1b3e:	8c 01       	movw	r16, r24
    1b40:	a6 01       	movw	r20, r12
    1b42:	95 01       	movw	r18, r10
    1b44:	22 0d       	add	r18, r2
    1b46:	33 1d       	adc	r19, r3
    1b48:	44 1d       	adc	r20, r4
    1b4a:	55 1d       	adc	r21, r5
    1b4c:	61 96       	adiw	r28, 0x11	; 17
    1b4e:	6c ac       	ldd	r6, Y+60	; 0x3c
    1b50:	7d ac       	ldd	r7, Y+61	; 0x3d
    1b52:	8e ac       	ldd	r8, Y+62	; 0x3e
    1b54:	9f ac       	ldd	r9, Y+63	; 0x3f
    1b56:	61 97       	sbiw	r28, 0x11	; 17
    1b58:	c4 01       	movw	r24, r8
    1b5a:	aa 27       	eor	r26, r26
    1b5c:	bb 27       	eor	r27, r27
    1b5e:	28 0f       	add	r18, r24
    1b60:	39 1f       	adc	r19, r25
    1b62:	4a 1f       	adc	r20, r26
    1b64:	5b 1f       	adc	r21, r27
    1b66:	2a 15       	cp	r18, r10
    1b68:	3b 05       	cpc	r19, r11
    1b6a:	4c 05       	cpc	r20, r12
    1b6c:	5d 05       	cpc	r21, r13
    1b6e:	48 f4       	brcc	.+18     	; 0x1b82 <__umoddi3+0xb70>
    1b70:	81 2c       	mov	r8, r1
    1b72:	91 2c       	mov	r9, r1
    1b74:	e1 e0       	ldi	r30, 0x01	; 1
    1b76:	ae 2e       	mov	r10, r30
    1b78:	b1 2c       	mov	r11, r1
    1b7a:	e8 0c       	add	r14, r8
    1b7c:	f9 1c       	adc	r15, r9
    1b7e:	0a 1d       	adc	r16, r10
    1b80:	1b 1d       	adc	r17, r11
    1b82:	ca 01       	movw	r24, r20
    1b84:	aa 27       	eor	r26, r26
    1b86:	bb 27       	eor	r27, r27
    1b88:	57 01       	movw	r10, r14
    1b8a:	68 01       	movw	r12, r16
    1b8c:	a8 0e       	add	r10, r24
    1b8e:	b9 1e       	adc	r11, r25
    1b90:	ca 1e       	adc	r12, r26
    1b92:	db 1e       	adc	r13, r27
    1b94:	a9 01       	movw	r20, r18
    1b96:	33 27       	eor	r19, r19
    1b98:	22 27       	eor	r18, r18
    1b9a:	61 96       	adiw	r28, 0x11	; 17
    1b9c:	8c ad       	ldd	r24, Y+60	; 0x3c
    1b9e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1ba0:	ae ad       	ldd	r26, Y+62	; 0x3e
    1ba2:	bf ad       	ldd	r27, Y+63	; 0x3f
    1ba4:	61 97       	sbiw	r28, 0x11	; 17
    1ba6:	a0 70       	andi	r26, 0x00	; 0
    1ba8:	b0 70       	andi	r27, 0x00	; 0
    1baa:	28 0f       	add	r18, r24
    1bac:	39 1f       	adc	r19, r25
    1bae:	4a 1f       	adc	r20, r26
    1bb0:	5b 1f       	adc	r21, r27
    1bb2:	e9 8c       	ldd	r14, Y+25	; 0x19
    1bb4:	fa 8c       	ldd	r15, Y+26	; 0x1a
    1bb6:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1bb8:	1c 8d       	ldd	r17, Y+28	; 0x1c
    1bba:	ea 14       	cp	r14, r10
    1bbc:	fb 04       	cpc	r15, r11
    1bbe:	0c 05       	cpc	r16, r12
    1bc0:	1d 05       	cpc	r17, r13
    1bc2:	70 f0       	brcs	.+28     	; 0x1be0 <__umoddi3+0xbce>
    1bc4:	ae 14       	cp	r10, r14
    1bc6:	bf 04       	cpc	r11, r15
    1bc8:	c0 06       	cpc	r12, r16
    1bca:	d1 06       	cpc	r13, r17
    1bcc:	69 f5       	brne	.+90     	; 0x1c28 <__umoddi3+0xc16>
    1bce:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1bd0:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1bd2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1bd4:	98 a1       	ldd	r25, Y+32	; 0x20
    1bd6:	62 17       	cp	r22, r18
    1bd8:	73 07       	cpc	r23, r19
    1bda:	84 07       	cpc	r24, r20
    1bdc:	95 07       	cpc	r25, r21
    1bde:	20 f5       	brcc	.+72     	; 0x1c28 <__umoddi3+0xc16>
    1be0:	da 01       	movw	r26, r20
    1be2:	c9 01       	movw	r24, r18
    1be4:	6d a0       	ldd	r6, Y+37	; 0x25
    1be6:	7e a0       	ldd	r7, Y+38	; 0x26
    1be8:	8f a0       	ldd	r8, Y+39	; 0x27
    1bea:	98 a4       	ldd	r9, Y+40	; 0x28
    1bec:	86 19       	sub	r24, r6
    1bee:	97 09       	sbc	r25, r7
    1bf0:	a8 09       	sbc	r26, r8
    1bf2:	b9 09       	sbc	r27, r9
    1bf4:	e9 a4       	ldd	r14, Y+41	; 0x29
    1bf6:	fa a4       	ldd	r15, Y+42	; 0x2a
    1bf8:	0b a5       	ldd	r16, Y+43	; 0x2b
    1bfa:	1c a5       	ldd	r17, Y+44	; 0x2c
    1bfc:	ae 18       	sub	r10, r14
    1bfe:	bf 08       	sbc	r11, r15
    1c00:	c0 0a       	sbc	r12, r16
    1c02:	d1 0a       	sbc	r13, r17
    1c04:	ee 24       	eor	r14, r14
    1c06:	ff 24       	eor	r15, r15
    1c08:	87 01       	movw	r16, r14
    1c0a:	28 17       	cp	r18, r24
    1c0c:	39 07       	cpc	r19, r25
    1c0e:	4a 07       	cpc	r20, r26
    1c10:	5b 07       	cpc	r21, r27
    1c12:	28 f4       	brcc	.+10     	; 0x1c1e <__umoddi3+0xc0c>
    1c14:	21 e0       	ldi	r18, 0x01	; 1
    1c16:	e2 2e       	mov	r14, r18
    1c18:	f1 2c       	mov	r15, r1
    1c1a:	01 2d       	mov	r16, r1
    1c1c:	11 2d       	mov	r17, r1
    1c1e:	ae 18       	sub	r10, r14
    1c20:	bf 08       	sbc	r11, r15
    1c22:	c0 0a       	sbc	r12, r16
    1c24:	d1 0a       	sbc	r13, r17
    1c26:	02 c0       	rjmp	.+4      	; 0x1c2c <__umoddi3+0xc1a>
    1c28:	da 01       	movw	r26, r20
    1c2a:	c9 01       	movw	r24, r18
    1c2c:	6d 8c       	ldd	r6, Y+29	; 0x1d
    1c2e:	7e 8c       	ldd	r7, Y+30	; 0x1e
    1c30:	8f 8c       	ldd	r8, Y+31	; 0x1f
    1c32:	98 a0       	ldd	r9, Y+32	; 0x20
    1c34:	68 1a       	sub	r6, r24
    1c36:	79 0a       	sbc	r7, r25
    1c38:	8a 0a       	sbc	r8, r26
    1c3a:	9b 0a       	sbc	r9, r27
    1c3c:	49 8d       	ldd	r20, Y+25	; 0x19
    1c3e:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1c40:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1c42:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1c44:	4a 19       	sub	r20, r10
    1c46:	5b 09       	sbc	r21, r11
    1c48:	6c 09       	sbc	r22, r12
    1c4a:	7d 09       	sbc	r23, r13
    1c4c:	5a 01       	movw	r10, r20
    1c4e:	6b 01       	movw	r12, r22
    1c50:	22 24       	eor	r2, r2
    1c52:	33 24       	eor	r3, r3
    1c54:	21 01       	movw	r4, r2
    1c56:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1c58:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1c5a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1c5c:	98 a1       	ldd	r25, Y+32	; 0x20
    1c5e:	66 15       	cp	r22, r6
    1c60:	77 05       	cpc	r23, r7
    1c62:	88 05       	cpc	r24, r8
    1c64:	99 05       	cpc	r25, r9
    1c66:	28 f4       	brcc	.+10     	; 0x1c72 <__umoddi3+0xc60>
    1c68:	81 e0       	ldi	r24, 0x01	; 1
    1c6a:	28 2e       	mov	r2, r24
    1c6c:	31 2c       	mov	r3, r1
    1c6e:	41 2c       	mov	r4, r1
    1c70:	51 2c       	mov	r5, r1
    1c72:	86 01       	movw	r16, r12
    1c74:	75 01       	movw	r14, r10
    1c76:	e2 18       	sub	r14, r2
    1c78:	f3 08       	sbc	r15, r3
    1c7a:	04 09       	sbc	r16, r4
    1c7c:	15 09       	sbc	r17, r5
    1c7e:	a8 01       	movw	r20, r16
    1c80:	97 01       	movw	r18, r14
    1c82:	66 96       	adiw	r28, 0x16	; 22
    1c84:	0f ac       	ldd	r0, Y+63	; 0x3f
    1c86:	66 97       	sbiw	r28, 0x16	; 22
    1c88:	04 c0       	rjmp	.+8      	; 0x1c92 <__umoddi3+0xc80>
    1c8a:	22 0f       	add	r18, r18
    1c8c:	33 1f       	adc	r19, r19
    1c8e:	44 1f       	adc	r20, r20
    1c90:	55 1f       	adc	r21, r21
    1c92:	0a 94       	dec	r0
    1c94:	d2 f7       	brpl	.-12     	; 0x1c8a <__umoddi3+0xc78>
    1c96:	d4 01       	movw	r26, r8
    1c98:	c3 01       	movw	r24, r6
    1c9a:	67 96       	adiw	r28, 0x17	; 23
    1c9c:	0f ac       	ldd	r0, Y+63	; 0x3f
    1c9e:	67 97       	sbiw	r28, 0x17	; 23
    1ca0:	04 c0       	rjmp	.+8      	; 0x1caa <__umoddi3+0xc98>
    1ca2:	b6 95       	lsr	r27
    1ca4:	a7 95       	ror	r26
    1ca6:	97 95       	ror	r25
    1ca8:	87 95       	ror	r24
    1caa:	0a 94       	dec	r0
    1cac:	d2 f7       	brpl	.-12     	; 0x1ca2 <__umoddi3+0xc90>
    1cae:	28 2b       	or	r18, r24
    1cb0:	39 2b       	or	r19, r25
    1cb2:	4a 2b       	or	r20, r26
    1cb4:	5b 2b       	or	r21, r27
    1cb6:	29 8b       	std	Y+17, r18	; 0x11
    1cb8:	3a 8b       	std	Y+18, r19	; 0x12
    1cba:	4b 8b       	std	Y+19, r20	; 0x13
    1cbc:	5c 8b       	std	Y+20, r21	; 0x14
    1cbe:	67 96       	adiw	r28, 0x17	; 23
    1cc0:	0f ac       	ldd	r0, Y+63	; 0x3f
    1cc2:	67 97       	sbiw	r28, 0x17	; 23
    1cc4:	04 c0       	rjmp	.+8      	; 0x1cce <__umoddi3+0xcbc>
    1cc6:	16 95       	lsr	r17
    1cc8:	07 95       	ror	r16
    1cca:	f7 94       	ror	r15
    1ccc:	e7 94       	ror	r14
    1cce:	0a 94       	dec	r0
    1cd0:	d2 f7       	brpl	.-12     	; 0x1cc6 <__umoddi3+0xcb4>
    1cd2:	ed 8a       	std	Y+21, r14	; 0x15
    1cd4:	fe 8a       	std	Y+22, r15	; 0x16
    1cd6:	0f 8b       	std	Y+23, r16	; 0x17
    1cd8:	18 8f       	std	Y+24, r17	; 0x18
    1cda:	3a 89       	ldd	r19, Y+18	; 0x12
    1cdc:	4b 89       	ldd	r20, Y+19	; 0x13
    1cde:	5c 89       	ldd	r21, Y+20	; 0x14
    1ce0:	6e 2d       	mov	r22, r14
    1ce2:	7e 89       	ldd	r23, Y+22	; 0x16
    1ce4:	8f 89       	ldd	r24, Y+23	; 0x17
    1ce6:	98 8d       	ldd	r25, Y+24	; 0x18
    1ce8:	c5 5a       	subi	r28, 0xA5	; 165
    1cea:	df 4f       	sbci	r29, 0xFF	; 255
    1cec:	e2 e1       	ldi	r30, 0x12	; 18
    1cee:	0c 94 5d 2e 	jmp	0x5cba	; 0x5cba <__epilogue_restores__>

00001cf2 <_fpadd_parts>:
    1cf2:	a0 e0       	ldi	r26, 0x00	; 0
    1cf4:	b0 e0       	ldi	r27, 0x00	; 0
    1cf6:	ef e7       	ldi	r30, 0x7F	; 127
    1cf8:	fe e0       	ldi	r31, 0x0E	; 14
    1cfa:	0c 94 41 2e 	jmp	0x5c82	; 0x5c82 <__prologue_saves__>
    1cfe:	dc 01       	movw	r26, r24
    1d00:	2b 01       	movw	r4, r22
    1d02:	fa 01       	movw	r30, r20
    1d04:	9c 91       	ld	r25, X
    1d06:	92 30       	cpi	r25, 0x02	; 2
    1d08:	08 f4       	brcc	.+2      	; 0x1d0c <_fpadd_parts+0x1a>
    1d0a:	39 c1       	rjmp	.+626    	; 0x1f7e <_fpadd_parts+0x28c>
    1d0c:	eb 01       	movw	r28, r22
    1d0e:	88 81       	ld	r24, Y
    1d10:	82 30       	cpi	r24, 0x02	; 2
    1d12:	08 f4       	brcc	.+2      	; 0x1d16 <_fpadd_parts+0x24>
    1d14:	33 c1       	rjmp	.+614    	; 0x1f7c <_fpadd_parts+0x28a>
    1d16:	94 30       	cpi	r25, 0x04	; 4
    1d18:	69 f4       	brne	.+26     	; 0x1d34 <_fpadd_parts+0x42>
    1d1a:	84 30       	cpi	r24, 0x04	; 4
    1d1c:	09 f0       	breq	.+2      	; 0x1d20 <_fpadd_parts+0x2e>
    1d1e:	2f c1       	rjmp	.+606    	; 0x1f7e <_fpadd_parts+0x28c>
    1d20:	11 96       	adiw	r26, 0x01	; 1
    1d22:	9c 91       	ld	r25, X
    1d24:	11 97       	sbiw	r26, 0x01	; 1
    1d26:	89 81       	ldd	r24, Y+1	; 0x01
    1d28:	98 17       	cp	r25, r24
    1d2a:	09 f4       	brne	.+2      	; 0x1d2e <_fpadd_parts+0x3c>
    1d2c:	28 c1       	rjmp	.+592    	; 0x1f7e <_fpadd_parts+0x28c>
    1d2e:	a1 e9       	ldi	r26, 0x91	; 145
    1d30:	b0 e0       	ldi	r27, 0x00	; 0
    1d32:	25 c1       	rjmp	.+586    	; 0x1f7e <_fpadd_parts+0x28c>
    1d34:	84 30       	cpi	r24, 0x04	; 4
    1d36:	09 f4       	brne	.+2      	; 0x1d3a <_fpadd_parts+0x48>
    1d38:	21 c1       	rjmp	.+578    	; 0x1f7c <_fpadd_parts+0x28a>
    1d3a:	82 30       	cpi	r24, 0x02	; 2
    1d3c:	a9 f4       	brne	.+42     	; 0x1d68 <_fpadd_parts+0x76>
    1d3e:	92 30       	cpi	r25, 0x02	; 2
    1d40:	09 f0       	breq	.+2      	; 0x1d44 <_fpadd_parts+0x52>
    1d42:	1d c1       	rjmp	.+570    	; 0x1f7e <_fpadd_parts+0x28c>
    1d44:	9a 01       	movw	r18, r20
    1d46:	ad 01       	movw	r20, r26
    1d48:	88 e0       	ldi	r24, 0x08	; 8
    1d4a:	ea 01       	movw	r28, r20
    1d4c:	09 90       	ld	r0, Y+
    1d4e:	ae 01       	movw	r20, r28
    1d50:	e9 01       	movw	r28, r18
    1d52:	09 92       	st	Y+, r0
    1d54:	9e 01       	movw	r18, r28
    1d56:	81 50       	subi	r24, 0x01	; 1
    1d58:	c1 f7       	brne	.-16     	; 0x1d4a <_fpadd_parts+0x58>
    1d5a:	e2 01       	movw	r28, r4
    1d5c:	89 81       	ldd	r24, Y+1	; 0x01
    1d5e:	11 96       	adiw	r26, 0x01	; 1
    1d60:	9c 91       	ld	r25, X
    1d62:	89 23       	and	r24, r25
    1d64:	81 83       	std	Z+1, r24	; 0x01
    1d66:	08 c1       	rjmp	.+528    	; 0x1f78 <_fpadd_parts+0x286>
    1d68:	92 30       	cpi	r25, 0x02	; 2
    1d6a:	09 f4       	brne	.+2      	; 0x1d6e <_fpadd_parts+0x7c>
    1d6c:	07 c1       	rjmp	.+526    	; 0x1f7c <_fpadd_parts+0x28a>
    1d6e:	12 96       	adiw	r26, 0x02	; 2
    1d70:	2d 90       	ld	r2, X+
    1d72:	3c 90       	ld	r3, X
    1d74:	13 97       	sbiw	r26, 0x03	; 3
    1d76:	eb 01       	movw	r28, r22
    1d78:	8a 81       	ldd	r24, Y+2	; 0x02
    1d7a:	9b 81       	ldd	r25, Y+3	; 0x03
    1d7c:	14 96       	adiw	r26, 0x04	; 4
    1d7e:	ad 90       	ld	r10, X+
    1d80:	bd 90       	ld	r11, X+
    1d82:	cd 90       	ld	r12, X+
    1d84:	dc 90       	ld	r13, X
    1d86:	17 97       	sbiw	r26, 0x07	; 7
    1d88:	ec 80       	ldd	r14, Y+4	; 0x04
    1d8a:	fd 80       	ldd	r15, Y+5	; 0x05
    1d8c:	0e 81       	ldd	r16, Y+6	; 0x06
    1d8e:	1f 81       	ldd	r17, Y+7	; 0x07
    1d90:	91 01       	movw	r18, r2
    1d92:	28 1b       	sub	r18, r24
    1d94:	39 0b       	sbc	r19, r25
    1d96:	b9 01       	movw	r22, r18
    1d98:	37 ff       	sbrs	r19, 7
    1d9a:	04 c0       	rjmp	.+8      	; 0x1da4 <_fpadd_parts+0xb2>
    1d9c:	66 27       	eor	r22, r22
    1d9e:	77 27       	eor	r23, r23
    1da0:	62 1b       	sub	r22, r18
    1da2:	73 0b       	sbc	r23, r19
    1da4:	60 32       	cpi	r22, 0x20	; 32
    1da6:	71 05       	cpc	r23, r1
    1da8:	0c f0       	brlt	.+2      	; 0x1dac <_fpadd_parts+0xba>
    1daa:	61 c0       	rjmp	.+194    	; 0x1e6e <_fpadd_parts+0x17c>
    1dac:	12 16       	cp	r1, r18
    1dae:	13 06       	cpc	r1, r19
    1db0:	6c f5       	brge	.+90     	; 0x1e0c <_fpadd_parts+0x11a>
    1db2:	37 01       	movw	r6, r14
    1db4:	48 01       	movw	r8, r16
    1db6:	06 2e       	mov	r0, r22
    1db8:	04 c0       	rjmp	.+8      	; 0x1dc2 <_fpadd_parts+0xd0>
    1dba:	96 94       	lsr	r9
    1dbc:	87 94       	ror	r8
    1dbe:	77 94       	ror	r7
    1dc0:	67 94       	ror	r6
    1dc2:	0a 94       	dec	r0
    1dc4:	d2 f7       	brpl	.-12     	; 0x1dba <_fpadd_parts+0xc8>
    1dc6:	21 e0       	ldi	r18, 0x01	; 1
    1dc8:	30 e0       	ldi	r19, 0x00	; 0
    1dca:	40 e0       	ldi	r20, 0x00	; 0
    1dcc:	50 e0       	ldi	r21, 0x00	; 0
    1dce:	04 c0       	rjmp	.+8      	; 0x1dd8 <_fpadd_parts+0xe6>
    1dd0:	22 0f       	add	r18, r18
    1dd2:	33 1f       	adc	r19, r19
    1dd4:	44 1f       	adc	r20, r20
    1dd6:	55 1f       	adc	r21, r21
    1dd8:	6a 95       	dec	r22
    1dda:	d2 f7       	brpl	.-12     	; 0x1dd0 <_fpadd_parts+0xde>
    1ddc:	21 50       	subi	r18, 0x01	; 1
    1dde:	30 40       	sbci	r19, 0x00	; 0
    1de0:	40 40       	sbci	r20, 0x00	; 0
    1de2:	50 40       	sbci	r21, 0x00	; 0
    1de4:	2e 21       	and	r18, r14
    1de6:	3f 21       	and	r19, r15
    1de8:	40 23       	and	r20, r16
    1dea:	51 23       	and	r21, r17
    1dec:	21 15       	cp	r18, r1
    1dee:	31 05       	cpc	r19, r1
    1df0:	41 05       	cpc	r20, r1
    1df2:	51 05       	cpc	r21, r1
    1df4:	21 f0       	breq	.+8      	; 0x1dfe <_fpadd_parts+0x10c>
    1df6:	21 e0       	ldi	r18, 0x01	; 1
    1df8:	30 e0       	ldi	r19, 0x00	; 0
    1dfa:	40 e0       	ldi	r20, 0x00	; 0
    1dfc:	50 e0       	ldi	r21, 0x00	; 0
    1dfe:	79 01       	movw	r14, r18
    1e00:	8a 01       	movw	r16, r20
    1e02:	e6 28       	or	r14, r6
    1e04:	f7 28       	or	r15, r7
    1e06:	08 29       	or	r16, r8
    1e08:	19 29       	or	r17, r9
    1e0a:	3c c0       	rjmp	.+120    	; 0x1e84 <_fpadd_parts+0x192>
    1e0c:	23 2b       	or	r18, r19
    1e0e:	d1 f1       	breq	.+116    	; 0x1e84 <_fpadd_parts+0x192>
    1e10:	26 0e       	add	r2, r22
    1e12:	37 1e       	adc	r3, r23
    1e14:	35 01       	movw	r6, r10
    1e16:	46 01       	movw	r8, r12
    1e18:	06 2e       	mov	r0, r22
    1e1a:	04 c0       	rjmp	.+8      	; 0x1e24 <_fpadd_parts+0x132>
    1e1c:	96 94       	lsr	r9
    1e1e:	87 94       	ror	r8
    1e20:	77 94       	ror	r7
    1e22:	67 94       	ror	r6
    1e24:	0a 94       	dec	r0
    1e26:	d2 f7       	brpl	.-12     	; 0x1e1c <_fpadd_parts+0x12a>
    1e28:	21 e0       	ldi	r18, 0x01	; 1
    1e2a:	30 e0       	ldi	r19, 0x00	; 0
    1e2c:	40 e0       	ldi	r20, 0x00	; 0
    1e2e:	50 e0       	ldi	r21, 0x00	; 0
    1e30:	04 c0       	rjmp	.+8      	; 0x1e3a <_fpadd_parts+0x148>
    1e32:	22 0f       	add	r18, r18
    1e34:	33 1f       	adc	r19, r19
    1e36:	44 1f       	adc	r20, r20
    1e38:	55 1f       	adc	r21, r21
    1e3a:	6a 95       	dec	r22
    1e3c:	d2 f7       	brpl	.-12     	; 0x1e32 <_fpadd_parts+0x140>
    1e3e:	21 50       	subi	r18, 0x01	; 1
    1e40:	30 40       	sbci	r19, 0x00	; 0
    1e42:	40 40       	sbci	r20, 0x00	; 0
    1e44:	50 40       	sbci	r21, 0x00	; 0
    1e46:	2a 21       	and	r18, r10
    1e48:	3b 21       	and	r19, r11
    1e4a:	4c 21       	and	r20, r12
    1e4c:	5d 21       	and	r21, r13
    1e4e:	21 15       	cp	r18, r1
    1e50:	31 05       	cpc	r19, r1
    1e52:	41 05       	cpc	r20, r1
    1e54:	51 05       	cpc	r21, r1
    1e56:	21 f0       	breq	.+8      	; 0x1e60 <_fpadd_parts+0x16e>
    1e58:	21 e0       	ldi	r18, 0x01	; 1
    1e5a:	30 e0       	ldi	r19, 0x00	; 0
    1e5c:	40 e0       	ldi	r20, 0x00	; 0
    1e5e:	50 e0       	ldi	r21, 0x00	; 0
    1e60:	59 01       	movw	r10, r18
    1e62:	6a 01       	movw	r12, r20
    1e64:	a6 28       	or	r10, r6
    1e66:	b7 28       	or	r11, r7
    1e68:	c8 28       	or	r12, r8
    1e6a:	d9 28       	or	r13, r9
    1e6c:	0b c0       	rjmp	.+22     	; 0x1e84 <_fpadd_parts+0x192>
    1e6e:	82 15       	cp	r24, r2
    1e70:	93 05       	cpc	r25, r3
    1e72:	2c f0       	brlt	.+10     	; 0x1e7e <_fpadd_parts+0x18c>
    1e74:	1c 01       	movw	r2, r24
    1e76:	aa 24       	eor	r10, r10
    1e78:	bb 24       	eor	r11, r11
    1e7a:	65 01       	movw	r12, r10
    1e7c:	03 c0       	rjmp	.+6      	; 0x1e84 <_fpadd_parts+0x192>
    1e7e:	ee 24       	eor	r14, r14
    1e80:	ff 24       	eor	r15, r15
    1e82:	87 01       	movw	r16, r14
    1e84:	11 96       	adiw	r26, 0x01	; 1
    1e86:	9c 91       	ld	r25, X
    1e88:	d2 01       	movw	r26, r4
    1e8a:	11 96       	adiw	r26, 0x01	; 1
    1e8c:	8c 91       	ld	r24, X
    1e8e:	98 17       	cp	r25, r24
    1e90:	09 f4       	brne	.+2      	; 0x1e94 <_fpadd_parts+0x1a2>
    1e92:	45 c0       	rjmp	.+138    	; 0x1f1e <_fpadd_parts+0x22c>
    1e94:	99 23       	and	r25, r25
    1e96:	39 f0       	breq	.+14     	; 0x1ea6 <_fpadd_parts+0x1b4>
    1e98:	a8 01       	movw	r20, r16
    1e9a:	97 01       	movw	r18, r14
    1e9c:	2a 19       	sub	r18, r10
    1e9e:	3b 09       	sbc	r19, r11
    1ea0:	4c 09       	sbc	r20, r12
    1ea2:	5d 09       	sbc	r21, r13
    1ea4:	06 c0       	rjmp	.+12     	; 0x1eb2 <_fpadd_parts+0x1c0>
    1ea6:	a6 01       	movw	r20, r12
    1ea8:	95 01       	movw	r18, r10
    1eaa:	2e 19       	sub	r18, r14
    1eac:	3f 09       	sbc	r19, r15
    1eae:	40 0b       	sbc	r20, r16
    1eb0:	51 0b       	sbc	r21, r17
    1eb2:	57 fd       	sbrc	r21, 7
    1eb4:	08 c0       	rjmp	.+16     	; 0x1ec6 <_fpadd_parts+0x1d4>
    1eb6:	11 82       	std	Z+1, r1	; 0x01
    1eb8:	33 82       	std	Z+3, r3	; 0x03
    1eba:	22 82       	std	Z+2, r2	; 0x02
    1ebc:	24 83       	std	Z+4, r18	; 0x04
    1ebe:	35 83       	std	Z+5, r19	; 0x05
    1ec0:	46 83       	std	Z+6, r20	; 0x06
    1ec2:	57 83       	std	Z+7, r21	; 0x07
    1ec4:	1d c0       	rjmp	.+58     	; 0x1f00 <_fpadd_parts+0x20e>
    1ec6:	81 e0       	ldi	r24, 0x01	; 1
    1ec8:	81 83       	std	Z+1, r24	; 0x01
    1eca:	33 82       	std	Z+3, r3	; 0x03
    1ecc:	22 82       	std	Z+2, r2	; 0x02
    1ece:	88 27       	eor	r24, r24
    1ed0:	99 27       	eor	r25, r25
    1ed2:	dc 01       	movw	r26, r24
    1ed4:	82 1b       	sub	r24, r18
    1ed6:	93 0b       	sbc	r25, r19
    1ed8:	a4 0b       	sbc	r26, r20
    1eda:	b5 0b       	sbc	r27, r21
    1edc:	84 83       	std	Z+4, r24	; 0x04
    1ede:	95 83       	std	Z+5, r25	; 0x05
    1ee0:	a6 83       	std	Z+6, r26	; 0x06
    1ee2:	b7 83       	std	Z+7, r27	; 0x07
    1ee4:	0d c0       	rjmp	.+26     	; 0x1f00 <_fpadd_parts+0x20e>
    1ee6:	22 0f       	add	r18, r18
    1ee8:	33 1f       	adc	r19, r19
    1eea:	44 1f       	adc	r20, r20
    1eec:	55 1f       	adc	r21, r21
    1eee:	24 83       	std	Z+4, r18	; 0x04
    1ef0:	35 83       	std	Z+5, r19	; 0x05
    1ef2:	46 83       	std	Z+6, r20	; 0x06
    1ef4:	57 83       	std	Z+7, r21	; 0x07
    1ef6:	82 81       	ldd	r24, Z+2	; 0x02
    1ef8:	93 81       	ldd	r25, Z+3	; 0x03
    1efa:	01 97       	sbiw	r24, 0x01	; 1
    1efc:	93 83       	std	Z+3, r25	; 0x03
    1efe:	82 83       	std	Z+2, r24	; 0x02
    1f00:	24 81       	ldd	r18, Z+4	; 0x04
    1f02:	35 81       	ldd	r19, Z+5	; 0x05
    1f04:	46 81       	ldd	r20, Z+6	; 0x06
    1f06:	57 81       	ldd	r21, Z+7	; 0x07
    1f08:	da 01       	movw	r26, r20
    1f0a:	c9 01       	movw	r24, r18
    1f0c:	01 97       	sbiw	r24, 0x01	; 1
    1f0e:	a1 09       	sbc	r26, r1
    1f10:	b1 09       	sbc	r27, r1
    1f12:	8f 5f       	subi	r24, 0xFF	; 255
    1f14:	9f 4f       	sbci	r25, 0xFF	; 255
    1f16:	af 4f       	sbci	r26, 0xFF	; 255
    1f18:	bf 43       	sbci	r27, 0x3F	; 63
    1f1a:	28 f3       	brcs	.-54     	; 0x1ee6 <_fpadd_parts+0x1f4>
    1f1c:	0b c0       	rjmp	.+22     	; 0x1f34 <_fpadd_parts+0x242>
    1f1e:	91 83       	std	Z+1, r25	; 0x01
    1f20:	33 82       	std	Z+3, r3	; 0x03
    1f22:	22 82       	std	Z+2, r2	; 0x02
    1f24:	ea 0c       	add	r14, r10
    1f26:	fb 1c       	adc	r15, r11
    1f28:	0c 1d       	adc	r16, r12
    1f2a:	1d 1d       	adc	r17, r13
    1f2c:	e4 82       	std	Z+4, r14	; 0x04
    1f2e:	f5 82       	std	Z+5, r15	; 0x05
    1f30:	06 83       	std	Z+6, r16	; 0x06
    1f32:	17 83       	std	Z+7, r17	; 0x07
    1f34:	83 e0       	ldi	r24, 0x03	; 3
    1f36:	80 83       	st	Z, r24
    1f38:	24 81       	ldd	r18, Z+4	; 0x04
    1f3a:	35 81       	ldd	r19, Z+5	; 0x05
    1f3c:	46 81       	ldd	r20, Z+6	; 0x06
    1f3e:	57 81       	ldd	r21, Z+7	; 0x07
    1f40:	57 ff       	sbrs	r21, 7
    1f42:	1a c0       	rjmp	.+52     	; 0x1f78 <_fpadd_parts+0x286>
    1f44:	c9 01       	movw	r24, r18
    1f46:	aa 27       	eor	r26, r26
    1f48:	97 fd       	sbrc	r25, 7
    1f4a:	a0 95       	com	r26
    1f4c:	ba 2f       	mov	r27, r26
    1f4e:	81 70       	andi	r24, 0x01	; 1
    1f50:	90 70       	andi	r25, 0x00	; 0
    1f52:	a0 70       	andi	r26, 0x00	; 0
    1f54:	b0 70       	andi	r27, 0x00	; 0
    1f56:	56 95       	lsr	r21
    1f58:	47 95       	ror	r20
    1f5a:	37 95       	ror	r19
    1f5c:	27 95       	ror	r18
    1f5e:	82 2b       	or	r24, r18
    1f60:	93 2b       	or	r25, r19
    1f62:	a4 2b       	or	r26, r20
    1f64:	b5 2b       	or	r27, r21
    1f66:	84 83       	std	Z+4, r24	; 0x04
    1f68:	95 83       	std	Z+5, r25	; 0x05
    1f6a:	a6 83       	std	Z+6, r26	; 0x06
    1f6c:	b7 83       	std	Z+7, r27	; 0x07
    1f6e:	82 81       	ldd	r24, Z+2	; 0x02
    1f70:	93 81       	ldd	r25, Z+3	; 0x03
    1f72:	01 96       	adiw	r24, 0x01	; 1
    1f74:	93 83       	std	Z+3, r25	; 0x03
    1f76:	82 83       	std	Z+2, r24	; 0x02
    1f78:	df 01       	movw	r26, r30
    1f7a:	01 c0       	rjmp	.+2      	; 0x1f7e <_fpadd_parts+0x28c>
    1f7c:	d2 01       	movw	r26, r4
    1f7e:	cd 01       	movw	r24, r26
    1f80:	cd b7       	in	r28, 0x3d	; 61
    1f82:	de b7       	in	r29, 0x3e	; 62
    1f84:	e2 e1       	ldi	r30, 0x12	; 18
    1f86:	0c 94 5d 2e 	jmp	0x5cba	; 0x5cba <__epilogue_restores__>

00001f8a <__subsf3>:
    1f8a:	a0 e2       	ldi	r26, 0x20	; 32
    1f8c:	b0 e0       	ldi	r27, 0x00	; 0
    1f8e:	eb ec       	ldi	r30, 0xCB	; 203
    1f90:	ff e0       	ldi	r31, 0x0F	; 15
    1f92:	0c 94 4d 2e 	jmp	0x5c9a	; 0x5c9a <__prologue_saves__+0x18>
    1f96:	69 83       	std	Y+1, r22	; 0x01
    1f98:	7a 83       	std	Y+2, r23	; 0x02
    1f9a:	8b 83       	std	Y+3, r24	; 0x03
    1f9c:	9c 83       	std	Y+4, r25	; 0x04
    1f9e:	2d 83       	std	Y+5, r18	; 0x05
    1fa0:	3e 83       	std	Y+6, r19	; 0x06
    1fa2:	4f 83       	std	Y+7, r20	; 0x07
    1fa4:	58 87       	std	Y+8, r21	; 0x08
    1fa6:	e9 e0       	ldi	r30, 0x09	; 9
    1fa8:	ee 2e       	mov	r14, r30
    1faa:	f1 2c       	mov	r15, r1
    1fac:	ec 0e       	add	r14, r28
    1fae:	fd 1e       	adc	r15, r29
    1fb0:	ce 01       	movw	r24, r28
    1fb2:	01 96       	adiw	r24, 0x01	; 1
    1fb4:	b7 01       	movw	r22, r14
    1fb6:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    1fba:	8e 01       	movw	r16, r28
    1fbc:	0f 5e       	subi	r16, 0xEF	; 239
    1fbe:	1f 4f       	sbci	r17, 0xFF	; 255
    1fc0:	ce 01       	movw	r24, r28
    1fc2:	05 96       	adiw	r24, 0x05	; 5
    1fc4:	b8 01       	movw	r22, r16
    1fc6:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    1fca:	8a 89       	ldd	r24, Y+18	; 0x12
    1fcc:	91 e0       	ldi	r25, 0x01	; 1
    1fce:	89 27       	eor	r24, r25
    1fd0:	8a 8b       	std	Y+18, r24	; 0x12
    1fd2:	c7 01       	movw	r24, r14
    1fd4:	b8 01       	movw	r22, r16
    1fd6:	ae 01       	movw	r20, r28
    1fd8:	47 5e       	subi	r20, 0xE7	; 231
    1fda:	5f 4f       	sbci	r21, 0xFF	; 255
    1fdc:	0e 94 79 0e 	call	0x1cf2	; 0x1cf2 <_fpadd_parts>
    1fe0:	0e 94 75 13 	call	0x26ea	; 0x26ea <__pack_f>
    1fe4:	a0 96       	adiw	r28, 0x20	; 32
    1fe6:	e6 e0       	ldi	r30, 0x06	; 6
    1fe8:	0c 94 69 2e 	jmp	0x5cd2	; 0x5cd2 <__epilogue_restores__+0x18>

00001fec <__addsf3>:
    1fec:	a0 e2       	ldi	r26, 0x20	; 32
    1fee:	b0 e0       	ldi	r27, 0x00	; 0
    1ff0:	ec ef       	ldi	r30, 0xFC	; 252
    1ff2:	ff e0       	ldi	r31, 0x0F	; 15
    1ff4:	0c 94 4d 2e 	jmp	0x5c9a	; 0x5c9a <__prologue_saves__+0x18>
    1ff8:	69 83       	std	Y+1, r22	; 0x01
    1ffa:	7a 83       	std	Y+2, r23	; 0x02
    1ffc:	8b 83       	std	Y+3, r24	; 0x03
    1ffe:	9c 83       	std	Y+4, r25	; 0x04
    2000:	2d 83       	std	Y+5, r18	; 0x05
    2002:	3e 83       	std	Y+6, r19	; 0x06
    2004:	4f 83       	std	Y+7, r20	; 0x07
    2006:	58 87       	std	Y+8, r21	; 0x08
    2008:	f9 e0       	ldi	r31, 0x09	; 9
    200a:	ef 2e       	mov	r14, r31
    200c:	f1 2c       	mov	r15, r1
    200e:	ec 0e       	add	r14, r28
    2010:	fd 1e       	adc	r15, r29
    2012:	ce 01       	movw	r24, r28
    2014:	01 96       	adiw	r24, 0x01	; 1
    2016:	b7 01       	movw	r22, r14
    2018:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    201c:	8e 01       	movw	r16, r28
    201e:	0f 5e       	subi	r16, 0xEF	; 239
    2020:	1f 4f       	sbci	r17, 0xFF	; 255
    2022:	ce 01       	movw	r24, r28
    2024:	05 96       	adiw	r24, 0x05	; 5
    2026:	b8 01       	movw	r22, r16
    2028:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    202c:	c7 01       	movw	r24, r14
    202e:	b8 01       	movw	r22, r16
    2030:	ae 01       	movw	r20, r28
    2032:	47 5e       	subi	r20, 0xE7	; 231
    2034:	5f 4f       	sbci	r21, 0xFF	; 255
    2036:	0e 94 79 0e 	call	0x1cf2	; 0x1cf2 <_fpadd_parts>
    203a:	0e 94 75 13 	call	0x26ea	; 0x26ea <__pack_f>
    203e:	a0 96       	adiw	r28, 0x20	; 32
    2040:	e6 e0       	ldi	r30, 0x06	; 6
    2042:	0c 94 69 2e 	jmp	0x5cd2	; 0x5cd2 <__epilogue_restores__+0x18>

00002046 <__mulsf3>:
    2046:	a0 e2       	ldi	r26, 0x20	; 32
    2048:	b0 e0       	ldi	r27, 0x00	; 0
    204a:	e9 e2       	ldi	r30, 0x29	; 41
    204c:	f0 e1       	ldi	r31, 0x10	; 16
    204e:	0c 94 41 2e 	jmp	0x5c82	; 0x5c82 <__prologue_saves__>
    2052:	69 83       	std	Y+1, r22	; 0x01
    2054:	7a 83       	std	Y+2, r23	; 0x02
    2056:	8b 83       	std	Y+3, r24	; 0x03
    2058:	9c 83       	std	Y+4, r25	; 0x04
    205a:	2d 83       	std	Y+5, r18	; 0x05
    205c:	3e 83       	std	Y+6, r19	; 0x06
    205e:	4f 83       	std	Y+7, r20	; 0x07
    2060:	58 87       	std	Y+8, r21	; 0x08
    2062:	ce 01       	movw	r24, r28
    2064:	01 96       	adiw	r24, 0x01	; 1
    2066:	be 01       	movw	r22, r28
    2068:	67 5f       	subi	r22, 0xF7	; 247
    206a:	7f 4f       	sbci	r23, 0xFF	; 255
    206c:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    2070:	ce 01       	movw	r24, r28
    2072:	05 96       	adiw	r24, 0x05	; 5
    2074:	be 01       	movw	r22, r28
    2076:	6f 5e       	subi	r22, 0xEF	; 239
    2078:	7f 4f       	sbci	r23, 0xFF	; 255
    207a:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    207e:	99 85       	ldd	r25, Y+9	; 0x09
    2080:	92 30       	cpi	r25, 0x02	; 2
    2082:	88 f0       	brcs	.+34     	; 0x20a6 <__mulsf3+0x60>
    2084:	89 89       	ldd	r24, Y+17	; 0x11
    2086:	82 30       	cpi	r24, 0x02	; 2
    2088:	c8 f0       	brcs	.+50     	; 0x20bc <__mulsf3+0x76>
    208a:	94 30       	cpi	r25, 0x04	; 4
    208c:	19 f4       	brne	.+6      	; 0x2094 <__mulsf3+0x4e>
    208e:	82 30       	cpi	r24, 0x02	; 2
    2090:	51 f4       	brne	.+20     	; 0x20a6 <__mulsf3+0x60>
    2092:	04 c0       	rjmp	.+8      	; 0x209c <__mulsf3+0x56>
    2094:	84 30       	cpi	r24, 0x04	; 4
    2096:	29 f4       	brne	.+10     	; 0x20a2 <__mulsf3+0x5c>
    2098:	92 30       	cpi	r25, 0x02	; 2
    209a:	81 f4       	brne	.+32     	; 0x20bc <__mulsf3+0x76>
    209c:	81 e9       	ldi	r24, 0x91	; 145
    209e:	90 e0       	ldi	r25, 0x00	; 0
    20a0:	c6 c0       	rjmp	.+396    	; 0x222e <__mulsf3+0x1e8>
    20a2:	92 30       	cpi	r25, 0x02	; 2
    20a4:	49 f4       	brne	.+18     	; 0x20b8 <__mulsf3+0x72>
    20a6:	20 e0       	ldi	r18, 0x00	; 0
    20a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    20aa:	8a 89       	ldd	r24, Y+18	; 0x12
    20ac:	98 13       	cpse	r25, r24
    20ae:	21 e0       	ldi	r18, 0x01	; 1
    20b0:	2a 87       	std	Y+10, r18	; 0x0a
    20b2:	ce 01       	movw	r24, r28
    20b4:	09 96       	adiw	r24, 0x09	; 9
    20b6:	bb c0       	rjmp	.+374    	; 0x222e <__mulsf3+0x1e8>
    20b8:	82 30       	cpi	r24, 0x02	; 2
    20ba:	49 f4       	brne	.+18     	; 0x20ce <__mulsf3+0x88>
    20bc:	20 e0       	ldi	r18, 0x00	; 0
    20be:	9a 85       	ldd	r25, Y+10	; 0x0a
    20c0:	8a 89       	ldd	r24, Y+18	; 0x12
    20c2:	98 13       	cpse	r25, r24
    20c4:	21 e0       	ldi	r18, 0x01	; 1
    20c6:	2a 8b       	std	Y+18, r18	; 0x12
    20c8:	ce 01       	movw	r24, r28
    20ca:	41 96       	adiw	r24, 0x11	; 17
    20cc:	b0 c0       	rjmp	.+352    	; 0x222e <__mulsf3+0x1e8>
    20ce:	2d 84       	ldd	r2, Y+13	; 0x0d
    20d0:	3e 84       	ldd	r3, Y+14	; 0x0e
    20d2:	4f 84       	ldd	r4, Y+15	; 0x0f
    20d4:	58 88       	ldd	r5, Y+16	; 0x10
    20d6:	6d 88       	ldd	r6, Y+21	; 0x15
    20d8:	7e 88       	ldd	r7, Y+22	; 0x16
    20da:	8f 88       	ldd	r8, Y+23	; 0x17
    20dc:	98 8c       	ldd	r9, Y+24	; 0x18
    20de:	ee 24       	eor	r14, r14
    20e0:	ff 24       	eor	r15, r15
    20e2:	87 01       	movw	r16, r14
    20e4:	aa 24       	eor	r10, r10
    20e6:	bb 24       	eor	r11, r11
    20e8:	65 01       	movw	r12, r10
    20ea:	40 e0       	ldi	r20, 0x00	; 0
    20ec:	50 e0       	ldi	r21, 0x00	; 0
    20ee:	60 e0       	ldi	r22, 0x00	; 0
    20f0:	70 e0       	ldi	r23, 0x00	; 0
    20f2:	e0 e0       	ldi	r30, 0x00	; 0
    20f4:	f0 e0       	ldi	r31, 0x00	; 0
    20f6:	c1 01       	movw	r24, r2
    20f8:	81 70       	andi	r24, 0x01	; 1
    20fa:	90 70       	andi	r25, 0x00	; 0
    20fc:	89 2b       	or	r24, r25
    20fe:	e9 f0       	breq	.+58     	; 0x213a <__mulsf3+0xf4>
    2100:	e6 0c       	add	r14, r6
    2102:	f7 1c       	adc	r15, r7
    2104:	08 1d       	adc	r16, r8
    2106:	19 1d       	adc	r17, r9
    2108:	9a 01       	movw	r18, r20
    210a:	ab 01       	movw	r20, r22
    210c:	2a 0d       	add	r18, r10
    210e:	3b 1d       	adc	r19, r11
    2110:	4c 1d       	adc	r20, r12
    2112:	5d 1d       	adc	r21, r13
    2114:	80 e0       	ldi	r24, 0x00	; 0
    2116:	90 e0       	ldi	r25, 0x00	; 0
    2118:	a0 e0       	ldi	r26, 0x00	; 0
    211a:	b0 e0       	ldi	r27, 0x00	; 0
    211c:	e6 14       	cp	r14, r6
    211e:	f7 04       	cpc	r15, r7
    2120:	08 05       	cpc	r16, r8
    2122:	19 05       	cpc	r17, r9
    2124:	20 f4       	brcc	.+8      	; 0x212e <__mulsf3+0xe8>
    2126:	81 e0       	ldi	r24, 0x01	; 1
    2128:	90 e0       	ldi	r25, 0x00	; 0
    212a:	a0 e0       	ldi	r26, 0x00	; 0
    212c:	b0 e0       	ldi	r27, 0x00	; 0
    212e:	ba 01       	movw	r22, r20
    2130:	a9 01       	movw	r20, r18
    2132:	48 0f       	add	r20, r24
    2134:	59 1f       	adc	r21, r25
    2136:	6a 1f       	adc	r22, r26
    2138:	7b 1f       	adc	r23, r27
    213a:	aa 0c       	add	r10, r10
    213c:	bb 1c       	adc	r11, r11
    213e:	cc 1c       	adc	r12, r12
    2140:	dd 1c       	adc	r13, r13
    2142:	97 fe       	sbrs	r9, 7
    2144:	08 c0       	rjmp	.+16     	; 0x2156 <__mulsf3+0x110>
    2146:	81 e0       	ldi	r24, 0x01	; 1
    2148:	90 e0       	ldi	r25, 0x00	; 0
    214a:	a0 e0       	ldi	r26, 0x00	; 0
    214c:	b0 e0       	ldi	r27, 0x00	; 0
    214e:	a8 2a       	or	r10, r24
    2150:	b9 2a       	or	r11, r25
    2152:	ca 2a       	or	r12, r26
    2154:	db 2a       	or	r13, r27
    2156:	31 96       	adiw	r30, 0x01	; 1
    2158:	e0 32       	cpi	r30, 0x20	; 32
    215a:	f1 05       	cpc	r31, r1
    215c:	49 f0       	breq	.+18     	; 0x2170 <__mulsf3+0x12a>
    215e:	66 0c       	add	r6, r6
    2160:	77 1c       	adc	r7, r7
    2162:	88 1c       	adc	r8, r8
    2164:	99 1c       	adc	r9, r9
    2166:	56 94       	lsr	r5
    2168:	47 94       	ror	r4
    216a:	37 94       	ror	r3
    216c:	27 94       	ror	r2
    216e:	c3 cf       	rjmp	.-122    	; 0x20f6 <__mulsf3+0xb0>
    2170:	fa 85       	ldd	r31, Y+10	; 0x0a
    2172:	ea 89       	ldd	r30, Y+18	; 0x12
    2174:	2b 89       	ldd	r18, Y+19	; 0x13
    2176:	3c 89       	ldd	r19, Y+20	; 0x14
    2178:	8b 85       	ldd	r24, Y+11	; 0x0b
    217a:	9c 85       	ldd	r25, Y+12	; 0x0c
    217c:	28 0f       	add	r18, r24
    217e:	39 1f       	adc	r19, r25
    2180:	2e 5f       	subi	r18, 0xFE	; 254
    2182:	3f 4f       	sbci	r19, 0xFF	; 255
    2184:	17 c0       	rjmp	.+46     	; 0x21b4 <__mulsf3+0x16e>
    2186:	ca 01       	movw	r24, r20
    2188:	81 70       	andi	r24, 0x01	; 1
    218a:	90 70       	andi	r25, 0x00	; 0
    218c:	89 2b       	or	r24, r25
    218e:	61 f0       	breq	.+24     	; 0x21a8 <__mulsf3+0x162>
    2190:	16 95       	lsr	r17
    2192:	07 95       	ror	r16
    2194:	f7 94       	ror	r15
    2196:	e7 94       	ror	r14
    2198:	80 e0       	ldi	r24, 0x00	; 0
    219a:	90 e0       	ldi	r25, 0x00	; 0
    219c:	a0 e0       	ldi	r26, 0x00	; 0
    219e:	b0 e8       	ldi	r27, 0x80	; 128
    21a0:	e8 2a       	or	r14, r24
    21a2:	f9 2a       	or	r15, r25
    21a4:	0a 2b       	or	r16, r26
    21a6:	1b 2b       	or	r17, r27
    21a8:	76 95       	lsr	r23
    21aa:	67 95       	ror	r22
    21ac:	57 95       	ror	r21
    21ae:	47 95       	ror	r20
    21b0:	2f 5f       	subi	r18, 0xFF	; 255
    21b2:	3f 4f       	sbci	r19, 0xFF	; 255
    21b4:	77 fd       	sbrc	r23, 7
    21b6:	e7 cf       	rjmp	.-50     	; 0x2186 <__mulsf3+0x140>
    21b8:	0c c0       	rjmp	.+24     	; 0x21d2 <__mulsf3+0x18c>
    21ba:	44 0f       	add	r20, r20
    21bc:	55 1f       	adc	r21, r21
    21be:	66 1f       	adc	r22, r22
    21c0:	77 1f       	adc	r23, r23
    21c2:	17 fd       	sbrc	r17, 7
    21c4:	41 60       	ori	r20, 0x01	; 1
    21c6:	ee 0c       	add	r14, r14
    21c8:	ff 1c       	adc	r15, r15
    21ca:	00 1f       	adc	r16, r16
    21cc:	11 1f       	adc	r17, r17
    21ce:	21 50       	subi	r18, 0x01	; 1
    21d0:	30 40       	sbci	r19, 0x00	; 0
    21d2:	40 30       	cpi	r20, 0x00	; 0
    21d4:	90 e0       	ldi	r25, 0x00	; 0
    21d6:	59 07       	cpc	r21, r25
    21d8:	90 e0       	ldi	r25, 0x00	; 0
    21da:	69 07       	cpc	r22, r25
    21dc:	90 e4       	ldi	r25, 0x40	; 64
    21de:	79 07       	cpc	r23, r25
    21e0:	60 f3       	brcs	.-40     	; 0x21ba <__mulsf3+0x174>
    21e2:	2b 8f       	std	Y+27, r18	; 0x1b
    21e4:	3c 8f       	std	Y+28, r19	; 0x1c
    21e6:	db 01       	movw	r26, r22
    21e8:	ca 01       	movw	r24, r20
    21ea:	8f 77       	andi	r24, 0x7F	; 127
    21ec:	90 70       	andi	r25, 0x00	; 0
    21ee:	a0 70       	andi	r26, 0x00	; 0
    21f0:	b0 70       	andi	r27, 0x00	; 0
    21f2:	80 34       	cpi	r24, 0x40	; 64
    21f4:	91 05       	cpc	r25, r1
    21f6:	a1 05       	cpc	r26, r1
    21f8:	b1 05       	cpc	r27, r1
    21fa:	61 f4       	brne	.+24     	; 0x2214 <__mulsf3+0x1ce>
    21fc:	47 fd       	sbrc	r20, 7
    21fe:	0a c0       	rjmp	.+20     	; 0x2214 <__mulsf3+0x1ce>
    2200:	e1 14       	cp	r14, r1
    2202:	f1 04       	cpc	r15, r1
    2204:	01 05       	cpc	r16, r1
    2206:	11 05       	cpc	r17, r1
    2208:	29 f0       	breq	.+10     	; 0x2214 <__mulsf3+0x1ce>
    220a:	40 5c       	subi	r20, 0xC0	; 192
    220c:	5f 4f       	sbci	r21, 0xFF	; 255
    220e:	6f 4f       	sbci	r22, 0xFF	; 255
    2210:	7f 4f       	sbci	r23, 0xFF	; 255
    2212:	40 78       	andi	r20, 0x80	; 128
    2214:	1a 8e       	std	Y+26, r1	; 0x1a
    2216:	fe 17       	cp	r31, r30
    2218:	11 f0       	breq	.+4      	; 0x221e <__mulsf3+0x1d8>
    221a:	81 e0       	ldi	r24, 0x01	; 1
    221c:	8a 8f       	std	Y+26, r24	; 0x1a
    221e:	4d 8f       	std	Y+29, r20	; 0x1d
    2220:	5e 8f       	std	Y+30, r21	; 0x1e
    2222:	6f 8f       	std	Y+31, r22	; 0x1f
    2224:	78 a3       	std	Y+32, r23	; 0x20
    2226:	83 e0       	ldi	r24, 0x03	; 3
    2228:	89 8f       	std	Y+25, r24	; 0x19
    222a:	ce 01       	movw	r24, r28
    222c:	49 96       	adiw	r24, 0x19	; 25
    222e:	0e 94 75 13 	call	0x26ea	; 0x26ea <__pack_f>
    2232:	a0 96       	adiw	r28, 0x20	; 32
    2234:	e2 e1       	ldi	r30, 0x12	; 18
    2236:	0c 94 5d 2e 	jmp	0x5cba	; 0x5cba <__epilogue_restores__>

0000223a <__divsf3>:
    223a:	a8 e1       	ldi	r26, 0x18	; 24
    223c:	b0 e0       	ldi	r27, 0x00	; 0
    223e:	e3 e2       	ldi	r30, 0x23	; 35
    2240:	f1 e1       	ldi	r31, 0x11	; 17
    2242:	0c 94 49 2e 	jmp	0x5c92	; 0x5c92 <__prologue_saves__+0x10>
    2246:	69 83       	std	Y+1, r22	; 0x01
    2248:	7a 83       	std	Y+2, r23	; 0x02
    224a:	8b 83       	std	Y+3, r24	; 0x03
    224c:	9c 83       	std	Y+4, r25	; 0x04
    224e:	2d 83       	std	Y+5, r18	; 0x05
    2250:	3e 83       	std	Y+6, r19	; 0x06
    2252:	4f 83       	std	Y+7, r20	; 0x07
    2254:	58 87       	std	Y+8, r21	; 0x08
    2256:	b9 e0       	ldi	r27, 0x09	; 9
    2258:	eb 2e       	mov	r14, r27
    225a:	f1 2c       	mov	r15, r1
    225c:	ec 0e       	add	r14, r28
    225e:	fd 1e       	adc	r15, r29
    2260:	ce 01       	movw	r24, r28
    2262:	01 96       	adiw	r24, 0x01	; 1
    2264:	b7 01       	movw	r22, r14
    2266:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    226a:	8e 01       	movw	r16, r28
    226c:	0f 5e       	subi	r16, 0xEF	; 239
    226e:	1f 4f       	sbci	r17, 0xFF	; 255
    2270:	ce 01       	movw	r24, r28
    2272:	05 96       	adiw	r24, 0x05	; 5
    2274:	b8 01       	movw	r22, r16
    2276:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    227a:	29 85       	ldd	r18, Y+9	; 0x09
    227c:	22 30       	cpi	r18, 0x02	; 2
    227e:	08 f4       	brcc	.+2      	; 0x2282 <__divsf3+0x48>
    2280:	7e c0       	rjmp	.+252    	; 0x237e <__divsf3+0x144>
    2282:	39 89       	ldd	r19, Y+17	; 0x11
    2284:	32 30       	cpi	r19, 0x02	; 2
    2286:	10 f4       	brcc	.+4      	; 0x228c <__divsf3+0x52>
    2288:	b8 01       	movw	r22, r16
    228a:	7c c0       	rjmp	.+248    	; 0x2384 <__divsf3+0x14a>
    228c:	8a 85       	ldd	r24, Y+10	; 0x0a
    228e:	9a 89       	ldd	r25, Y+18	; 0x12
    2290:	89 27       	eor	r24, r25
    2292:	8a 87       	std	Y+10, r24	; 0x0a
    2294:	24 30       	cpi	r18, 0x04	; 4
    2296:	11 f0       	breq	.+4      	; 0x229c <__divsf3+0x62>
    2298:	22 30       	cpi	r18, 0x02	; 2
    229a:	31 f4       	brne	.+12     	; 0x22a8 <__divsf3+0x6e>
    229c:	23 17       	cp	r18, r19
    229e:	09 f0       	breq	.+2      	; 0x22a2 <__divsf3+0x68>
    22a0:	6e c0       	rjmp	.+220    	; 0x237e <__divsf3+0x144>
    22a2:	61 e9       	ldi	r22, 0x91	; 145
    22a4:	70 e0       	ldi	r23, 0x00	; 0
    22a6:	6e c0       	rjmp	.+220    	; 0x2384 <__divsf3+0x14a>
    22a8:	34 30       	cpi	r19, 0x04	; 4
    22aa:	39 f4       	brne	.+14     	; 0x22ba <__divsf3+0x80>
    22ac:	1d 86       	std	Y+13, r1	; 0x0d
    22ae:	1e 86       	std	Y+14, r1	; 0x0e
    22b0:	1f 86       	std	Y+15, r1	; 0x0f
    22b2:	18 8a       	std	Y+16, r1	; 0x10
    22b4:	1c 86       	std	Y+12, r1	; 0x0c
    22b6:	1b 86       	std	Y+11, r1	; 0x0b
    22b8:	04 c0       	rjmp	.+8      	; 0x22c2 <__divsf3+0x88>
    22ba:	32 30       	cpi	r19, 0x02	; 2
    22bc:	21 f4       	brne	.+8      	; 0x22c6 <__divsf3+0x8c>
    22be:	84 e0       	ldi	r24, 0x04	; 4
    22c0:	89 87       	std	Y+9, r24	; 0x09
    22c2:	b7 01       	movw	r22, r14
    22c4:	5f c0       	rjmp	.+190    	; 0x2384 <__divsf3+0x14a>
    22c6:	2b 85       	ldd	r18, Y+11	; 0x0b
    22c8:	3c 85       	ldd	r19, Y+12	; 0x0c
    22ca:	8b 89       	ldd	r24, Y+19	; 0x13
    22cc:	9c 89       	ldd	r25, Y+20	; 0x14
    22ce:	28 1b       	sub	r18, r24
    22d0:	39 0b       	sbc	r19, r25
    22d2:	3c 87       	std	Y+12, r19	; 0x0c
    22d4:	2b 87       	std	Y+11, r18	; 0x0b
    22d6:	ed 84       	ldd	r14, Y+13	; 0x0d
    22d8:	fe 84       	ldd	r15, Y+14	; 0x0e
    22da:	0f 85       	ldd	r16, Y+15	; 0x0f
    22dc:	18 89       	ldd	r17, Y+16	; 0x10
    22de:	ad 88       	ldd	r10, Y+21	; 0x15
    22e0:	be 88       	ldd	r11, Y+22	; 0x16
    22e2:	cf 88       	ldd	r12, Y+23	; 0x17
    22e4:	d8 8c       	ldd	r13, Y+24	; 0x18
    22e6:	ea 14       	cp	r14, r10
    22e8:	fb 04       	cpc	r15, r11
    22ea:	0c 05       	cpc	r16, r12
    22ec:	1d 05       	cpc	r17, r13
    22ee:	40 f4       	brcc	.+16     	; 0x2300 <__divsf3+0xc6>
    22f0:	ee 0c       	add	r14, r14
    22f2:	ff 1c       	adc	r15, r15
    22f4:	00 1f       	adc	r16, r16
    22f6:	11 1f       	adc	r17, r17
    22f8:	21 50       	subi	r18, 0x01	; 1
    22fa:	30 40       	sbci	r19, 0x00	; 0
    22fc:	3c 87       	std	Y+12, r19	; 0x0c
    22fe:	2b 87       	std	Y+11, r18	; 0x0b
    2300:	20 e0       	ldi	r18, 0x00	; 0
    2302:	30 e0       	ldi	r19, 0x00	; 0
    2304:	40 e0       	ldi	r20, 0x00	; 0
    2306:	50 e0       	ldi	r21, 0x00	; 0
    2308:	80 e0       	ldi	r24, 0x00	; 0
    230a:	90 e0       	ldi	r25, 0x00	; 0
    230c:	a0 e0       	ldi	r26, 0x00	; 0
    230e:	b0 e4       	ldi	r27, 0x40	; 64
    2310:	60 e0       	ldi	r22, 0x00	; 0
    2312:	70 e0       	ldi	r23, 0x00	; 0
    2314:	ea 14       	cp	r14, r10
    2316:	fb 04       	cpc	r15, r11
    2318:	0c 05       	cpc	r16, r12
    231a:	1d 05       	cpc	r17, r13
    231c:	40 f0       	brcs	.+16     	; 0x232e <__divsf3+0xf4>
    231e:	28 2b       	or	r18, r24
    2320:	39 2b       	or	r19, r25
    2322:	4a 2b       	or	r20, r26
    2324:	5b 2b       	or	r21, r27
    2326:	ea 18       	sub	r14, r10
    2328:	fb 08       	sbc	r15, r11
    232a:	0c 09       	sbc	r16, r12
    232c:	1d 09       	sbc	r17, r13
    232e:	b6 95       	lsr	r27
    2330:	a7 95       	ror	r26
    2332:	97 95       	ror	r25
    2334:	87 95       	ror	r24
    2336:	ee 0c       	add	r14, r14
    2338:	ff 1c       	adc	r15, r15
    233a:	00 1f       	adc	r16, r16
    233c:	11 1f       	adc	r17, r17
    233e:	6f 5f       	subi	r22, 0xFF	; 255
    2340:	7f 4f       	sbci	r23, 0xFF	; 255
    2342:	6f 31       	cpi	r22, 0x1F	; 31
    2344:	71 05       	cpc	r23, r1
    2346:	31 f7       	brne	.-52     	; 0x2314 <__divsf3+0xda>
    2348:	da 01       	movw	r26, r20
    234a:	c9 01       	movw	r24, r18
    234c:	8f 77       	andi	r24, 0x7F	; 127
    234e:	90 70       	andi	r25, 0x00	; 0
    2350:	a0 70       	andi	r26, 0x00	; 0
    2352:	b0 70       	andi	r27, 0x00	; 0
    2354:	80 34       	cpi	r24, 0x40	; 64
    2356:	91 05       	cpc	r25, r1
    2358:	a1 05       	cpc	r26, r1
    235a:	b1 05       	cpc	r27, r1
    235c:	61 f4       	brne	.+24     	; 0x2376 <__divsf3+0x13c>
    235e:	27 fd       	sbrc	r18, 7
    2360:	0a c0       	rjmp	.+20     	; 0x2376 <__divsf3+0x13c>
    2362:	e1 14       	cp	r14, r1
    2364:	f1 04       	cpc	r15, r1
    2366:	01 05       	cpc	r16, r1
    2368:	11 05       	cpc	r17, r1
    236a:	29 f0       	breq	.+10     	; 0x2376 <__divsf3+0x13c>
    236c:	20 5c       	subi	r18, 0xC0	; 192
    236e:	3f 4f       	sbci	r19, 0xFF	; 255
    2370:	4f 4f       	sbci	r20, 0xFF	; 255
    2372:	5f 4f       	sbci	r21, 0xFF	; 255
    2374:	20 78       	andi	r18, 0x80	; 128
    2376:	2d 87       	std	Y+13, r18	; 0x0d
    2378:	3e 87       	std	Y+14, r19	; 0x0e
    237a:	4f 87       	std	Y+15, r20	; 0x0f
    237c:	58 8b       	std	Y+16, r21	; 0x10
    237e:	be 01       	movw	r22, r28
    2380:	67 5f       	subi	r22, 0xF7	; 247
    2382:	7f 4f       	sbci	r23, 0xFF	; 255
    2384:	cb 01       	movw	r24, r22
    2386:	0e 94 75 13 	call	0x26ea	; 0x26ea <__pack_f>
    238a:	68 96       	adiw	r28, 0x18	; 24
    238c:	ea e0       	ldi	r30, 0x0A	; 10
    238e:	0c 94 65 2e 	jmp	0x5cca	; 0x5cca <__epilogue_restores__+0x10>

00002392 <__gtsf2>:
    2392:	a8 e1       	ldi	r26, 0x18	; 24
    2394:	b0 e0       	ldi	r27, 0x00	; 0
    2396:	ef ec       	ldi	r30, 0xCF	; 207
    2398:	f1 e1       	ldi	r31, 0x11	; 17
    239a:	0c 94 4d 2e 	jmp	0x5c9a	; 0x5c9a <__prologue_saves__+0x18>
    239e:	69 83       	std	Y+1, r22	; 0x01
    23a0:	7a 83       	std	Y+2, r23	; 0x02
    23a2:	8b 83       	std	Y+3, r24	; 0x03
    23a4:	9c 83       	std	Y+4, r25	; 0x04
    23a6:	2d 83       	std	Y+5, r18	; 0x05
    23a8:	3e 83       	std	Y+6, r19	; 0x06
    23aa:	4f 83       	std	Y+7, r20	; 0x07
    23ac:	58 87       	std	Y+8, r21	; 0x08
    23ae:	89 e0       	ldi	r24, 0x09	; 9
    23b0:	e8 2e       	mov	r14, r24
    23b2:	f1 2c       	mov	r15, r1
    23b4:	ec 0e       	add	r14, r28
    23b6:	fd 1e       	adc	r15, r29
    23b8:	ce 01       	movw	r24, r28
    23ba:	01 96       	adiw	r24, 0x01	; 1
    23bc:	b7 01       	movw	r22, r14
    23be:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    23c2:	8e 01       	movw	r16, r28
    23c4:	0f 5e       	subi	r16, 0xEF	; 239
    23c6:	1f 4f       	sbci	r17, 0xFF	; 255
    23c8:	ce 01       	movw	r24, r28
    23ca:	05 96       	adiw	r24, 0x05	; 5
    23cc:	b8 01       	movw	r22, r16
    23ce:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    23d2:	89 85       	ldd	r24, Y+9	; 0x09
    23d4:	82 30       	cpi	r24, 0x02	; 2
    23d6:	40 f0       	brcs	.+16     	; 0x23e8 <__gtsf2+0x56>
    23d8:	89 89       	ldd	r24, Y+17	; 0x11
    23da:	82 30       	cpi	r24, 0x02	; 2
    23dc:	28 f0       	brcs	.+10     	; 0x23e8 <__gtsf2+0x56>
    23de:	c7 01       	movw	r24, r14
    23e0:	b8 01       	movw	r22, r16
    23e2:	0e 94 c2 14 	call	0x2984	; 0x2984 <__fpcmp_parts_f>
    23e6:	01 c0       	rjmp	.+2      	; 0x23ea <__gtsf2+0x58>
    23e8:	8f ef       	ldi	r24, 0xFF	; 255
    23ea:	68 96       	adiw	r28, 0x18	; 24
    23ec:	e6 e0       	ldi	r30, 0x06	; 6
    23ee:	0c 94 69 2e 	jmp	0x5cd2	; 0x5cd2 <__epilogue_restores__+0x18>

000023f2 <__gesf2>:
    23f2:	a8 e1       	ldi	r26, 0x18	; 24
    23f4:	b0 e0       	ldi	r27, 0x00	; 0
    23f6:	ef ef       	ldi	r30, 0xFF	; 255
    23f8:	f1 e1       	ldi	r31, 0x11	; 17
    23fa:	0c 94 4d 2e 	jmp	0x5c9a	; 0x5c9a <__prologue_saves__+0x18>
    23fe:	69 83       	std	Y+1, r22	; 0x01
    2400:	7a 83       	std	Y+2, r23	; 0x02
    2402:	8b 83       	std	Y+3, r24	; 0x03
    2404:	9c 83       	std	Y+4, r25	; 0x04
    2406:	2d 83       	std	Y+5, r18	; 0x05
    2408:	3e 83       	std	Y+6, r19	; 0x06
    240a:	4f 83       	std	Y+7, r20	; 0x07
    240c:	58 87       	std	Y+8, r21	; 0x08
    240e:	89 e0       	ldi	r24, 0x09	; 9
    2410:	e8 2e       	mov	r14, r24
    2412:	f1 2c       	mov	r15, r1
    2414:	ec 0e       	add	r14, r28
    2416:	fd 1e       	adc	r15, r29
    2418:	ce 01       	movw	r24, r28
    241a:	01 96       	adiw	r24, 0x01	; 1
    241c:	b7 01       	movw	r22, r14
    241e:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    2422:	8e 01       	movw	r16, r28
    2424:	0f 5e       	subi	r16, 0xEF	; 239
    2426:	1f 4f       	sbci	r17, 0xFF	; 255
    2428:	ce 01       	movw	r24, r28
    242a:	05 96       	adiw	r24, 0x05	; 5
    242c:	b8 01       	movw	r22, r16
    242e:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    2432:	89 85       	ldd	r24, Y+9	; 0x09
    2434:	82 30       	cpi	r24, 0x02	; 2
    2436:	40 f0       	brcs	.+16     	; 0x2448 <__gesf2+0x56>
    2438:	89 89       	ldd	r24, Y+17	; 0x11
    243a:	82 30       	cpi	r24, 0x02	; 2
    243c:	28 f0       	brcs	.+10     	; 0x2448 <__gesf2+0x56>
    243e:	c7 01       	movw	r24, r14
    2440:	b8 01       	movw	r22, r16
    2442:	0e 94 c2 14 	call	0x2984	; 0x2984 <__fpcmp_parts_f>
    2446:	01 c0       	rjmp	.+2      	; 0x244a <__gesf2+0x58>
    2448:	8f ef       	ldi	r24, 0xFF	; 255
    244a:	68 96       	adiw	r28, 0x18	; 24
    244c:	e6 e0       	ldi	r30, 0x06	; 6
    244e:	0c 94 69 2e 	jmp	0x5cd2	; 0x5cd2 <__epilogue_restores__+0x18>

00002452 <__ltsf2>:
    2452:	a8 e1       	ldi	r26, 0x18	; 24
    2454:	b0 e0       	ldi	r27, 0x00	; 0
    2456:	ef e2       	ldi	r30, 0x2F	; 47
    2458:	f2 e1       	ldi	r31, 0x12	; 18
    245a:	0c 94 4d 2e 	jmp	0x5c9a	; 0x5c9a <__prologue_saves__+0x18>
    245e:	69 83       	std	Y+1, r22	; 0x01
    2460:	7a 83       	std	Y+2, r23	; 0x02
    2462:	8b 83       	std	Y+3, r24	; 0x03
    2464:	9c 83       	std	Y+4, r25	; 0x04
    2466:	2d 83       	std	Y+5, r18	; 0x05
    2468:	3e 83       	std	Y+6, r19	; 0x06
    246a:	4f 83       	std	Y+7, r20	; 0x07
    246c:	58 87       	std	Y+8, r21	; 0x08
    246e:	89 e0       	ldi	r24, 0x09	; 9
    2470:	e8 2e       	mov	r14, r24
    2472:	f1 2c       	mov	r15, r1
    2474:	ec 0e       	add	r14, r28
    2476:	fd 1e       	adc	r15, r29
    2478:	ce 01       	movw	r24, r28
    247a:	01 96       	adiw	r24, 0x01	; 1
    247c:	b7 01       	movw	r22, r14
    247e:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    2482:	8e 01       	movw	r16, r28
    2484:	0f 5e       	subi	r16, 0xEF	; 239
    2486:	1f 4f       	sbci	r17, 0xFF	; 255
    2488:	ce 01       	movw	r24, r28
    248a:	05 96       	adiw	r24, 0x05	; 5
    248c:	b8 01       	movw	r22, r16
    248e:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    2492:	89 85       	ldd	r24, Y+9	; 0x09
    2494:	82 30       	cpi	r24, 0x02	; 2
    2496:	40 f0       	brcs	.+16     	; 0x24a8 <__ltsf2+0x56>
    2498:	89 89       	ldd	r24, Y+17	; 0x11
    249a:	82 30       	cpi	r24, 0x02	; 2
    249c:	28 f0       	brcs	.+10     	; 0x24a8 <__ltsf2+0x56>
    249e:	c7 01       	movw	r24, r14
    24a0:	b8 01       	movw	r22, r16
    24a2:	0e 94 c2 14 	call	0x2984	; 0x2984 <__fpcmp_parts_f>
    24a6:	01 c0       	rjmp	.+2      	; 0x24aa <__ltsf2+0x58>
    24a8:	81 e0       	ldi	r24, 0x01	; 1
    24aa:	68 96       	adiw	r28, 0x18	; 24
    24ac:	e6 e0       	ldi	r30, 0x06	; 6
    24ae:	0c 94 69 2e 	jmp	0x5cd2	; 0x5cd2 <__epilogue_restores__+0x18>

000024b2 <__fixsfsi>:
    24b2:	ac e0       	ldi	r26, 0x0C	; 12
    24b4:	b0 e0       	ldi	r27, 0x00	; 0
    24b6:	ef e5       	ldi	r30, 0x5F	; 95
    24b8:	f2 e1       	ldi	r31, 0x12	; 18
    24ba:	0c 94 51 2e 	jmp	0x5ca2	; 0x5ca2 <__prologue_saves__+0x20>
    24be:	69 83       	std	Y+1, r22	; 0x01
    24c0:	7a 83       	std	Y+2, r23	; 0x02
    24c2:	8b 83       	std	Y+3, r24	; 0x03
    24c4:	9c 83       	std	Y+4, r25	; 0x04
    24c6:	ce 01       	movw	r24, r28
    24c8:	01 96       	adiw	r24, 0x01	; 1
    24ca:	be 01       	movw	r22, r28
    24cc:	6b 5f       	subi	r22, 0xFB	; 251
    24ce:	7f 4f       	sbci	r23, 0xFF	; 255
    24d0:	0e 94 4a 14 	call	0x2894	; 0x2894 <__unpack_f>
    24d4:	8d 81       	ldd	r24, Y+5	; 0x05
    24d6:	82 30       	cpi	r24, 0x02	; 2
    24d8:	61 f1       	breq	.+88     	; 0x2532 <__fixsfsi+0x80>
    24da:	82 30       	cpi	r24, 0x02	; 2
    24dc:	50 f1       	brcs	.+84     	; 0x2532 <__fixsfsi+0x80>
    24de:	84 30       	cpi	r24, 0x04	; 4
    24e0:	21 f4       	brne	.+8      	; 0x24ea <__fixsfsi+0x38>
    24e2:	8e 81       	ldd	r24, Y+6	; 0x06
    24e4:	88 23       	and	r24, r24
    24e6:	51 f1       	breq	.+84     	; 0x253c <__fixsfsi+0x8a>
    24e8:	2e c0       	rjmp	.+92     	; 0x2546 <__fixsfsi+0x94>
    24ea:	2f 81       	ldd	r18, Y+7	; 0x07
    24ec:	38 85       	ldd	r19, Y+8	; 0x08
    24ee:	37 fd       	sbrc	r19, 7
    24f0:	20 c0       	rjmp	.+64     	; 0x2532 <__fixsfsi+0x80>
    24f2:	6e 81       	ldd	r22, Y+6	; 0x06
    24f4:	2f 31       	cpi	r18, 0x1F	; 31
    24f6:	31 05       	cpc	r19, r1
    24f8:	1c f0       	brlt	.+6      	; 0x2500 <__fixsfsi+0x4e>
    24fa:	66 23       	and	r22, r22
    24fc:	f9 f0       	breq	.+62     	; 0x253c <__fixsfsi+0x8a>
    24fe:	23 c0       	rjmp	.+70     	; 0x2546 <__fixsfsi+0x94>
    2500:	8e e1       	ldi	r24, 0x1E	; 30
    2502:	90 e0       	ldi	r25, 0x00	; 0
    2504:	82 1b       	sub	r24, r18
    2506:	93 0b       	sbc	r25, r19
    2508:	29 85       	ldd	r18, Y+9	; 0x09
    250a:	3a 85       	ldd	r19, Y+10	; 0x0a
    250c:	4b 85       	ldd	r20, Y+11	; 0x0b
    250e:	5c 85       	ldd	r21, Y+12	; 0x0c
    2510:	04 c0       	rjmp	.+8      	; 0x251a <__fixsfsi+0x68>
    2512:	56 95       	lsr	r21
    2514:	47 95       	ror	r20
    2516:	37 95       	ror	r19
    2518:	27 95       	ror	r18
    251a:	8a 95       	dec	r24
    251c:	d2 f7       	brpl	.-12     	; 0x2512 <__fixsfsi+0x60>
    251e:	66 23       	and	r22, r22
    2520:	b1 f0       	breq	.+44     	; 0x254e <__fixsfsi+0x9c>
    2522:	50 95       	com	r21
    2524:	40 95       	com	r20
    2526:	30 95       	com	r19
    2528:	21 95       	neg	r18
    252a:	3f 4f       	sbci	r19, 0xFF	; 255
    252c:	4f 4f       	sbci	r20, 0xFF	; 255
    252e:	5f 4f       	sbci	r21, 0xFF	; 255
    2530:	0e c0       	rjmp	.+28     	; 0x254e <__fixsfsi+0x9c>
    2532:	20 e0       	ldi	r18, 0x00	; 0
    2534:	30 e0       	ldi	r19, 0x00	; 0
    2536:	40 e0       	ldi	r20, 0x00	; 0
    2538:	50 e0       	ldi	r21, 0x00	; 0
    253a:	09 c0       	rjmp	.+18     	; 0x254e <__fixsfsi+0x9c>
    253c:	2f ef       	ldi	r18, 0xFF	; 255
    253e:	3f ef       	ldi	r19, 0xFF	; 255
    2540:	4f ef       	ldi	r20, 0xFF	; 255
    2542:	5f e7       	ldi	r21, 0x7F	; 127
    2544:	04 c0       	rjmp	.+8      	; 0x254e <__fixsfsi+0x9c>
    2546:	20 e0       	ldi	r18, 0x00	; 0
    2548:	30 e0       	ldi	r19, 0x00	; 0
    254a:	40 e0       	ldi	r20, 0x00	; 0
    254c:	50 e8       	ldi	r21, 0x80	; 128
    254e:	b9 01       	movw	r22, r18
    2550:	ca 01       	movw	r24, r20
    2552:	2c 96       	adiw	r28, 0x0c	; 12
    2554:	e2 e0       	ldi	r30, 0x02	; 2
    2556:	0c 94 6d 2e 	jmp	0x5cda	; 0x5cda <__epilogue_restores__+0x20>

0000255a <__floatunsisf>:
    255a:	a8 e0       	ldi	r26, 0x08	; 8
    255c:	b0 e0       	ldi	r27, 0x00	; 0
    255e:	e3 eb       	ldi	r30, 0xB3	; 179
    2560:	f2 e1       	ldi	r31, 0x12	; 18
    2562:	0c 94 49 2e 	jmp	0x5c92	; 0x5c92 <__prologue_saves__+0x10>
    2566:	7b 01       	movw	r14, r22
    2568:	8c 01       	movw	r16, r24
    256a:	61 15       	cp	r22, r1
    256c:	71 05       	cpc	r23, r1
    256e:	81 05       	cpc	r24, r1
    2570:	91 05       	cpc	r25, r1
    2572:	19 f4       	brne	.+6      	; 0x257a <__floatunsisf+0x20>
    2574:	82 e0       	ldi	r24, 0x02	; 2
    2576:	89 83       	std	Y+1, r24	; 0x01
    2578:	60 c0       	rjmp	.+192    	; 0x263a <__floatunsisf+0xe0>
    257a:	83 e0       	ldi	r24, 0x03	; 3
    257c:	89 83       	std	Y+1, r24	; 0x01
    257e:	8e e1       	ldi	r24, 0x1E	; 30
    2580:	c8 2e       	mov	r12, r24
    2582:	d1 2c       	mov	r13, r1
    2584:	dc 82       	std	Y+4, r13	; 0x04
    2586:	cb 82       	std	Y+3, r12	; 0x03
    2588:	ed 82       	std	Y+5, r14	; 0x05
    258a:	fe 82       	std	Y+6, r15	; 0x06
    258c:	0f 83       	std	Y+7, r16	; 0x07
    258e:	18 87       	std	Y+8, r17	; 0x08
    2590:	c8 01       	movw	r24, r16
    2592:	b7 01       	movw	r22, r14
    2594:	0e 94 26 13 	call	0x264c	; 0x264c <__clzsi2>
    2598:	fc 01       	movw	r30, r24
    259a:	31 97       	sbiw	r30, 0x01	; 1
    259c:	f7 ff       	sbrs	r31, 7
    259e:	3b c0       	rjmp	.+118    	; 0x2616 <__floatunsisf+0xbc>
    25a0:	22 27       	eor	r18, r18
    25a2:	33 27       	eor	r19, r19
    25a4:	2e 1b       	sub	r18, r30
    25a6:	3f 0b       	sbc	r19, r31
    25a8:	57 01       	movw	r10, r14
    25aa:	68 01       	movw	r12, r16
    25ac:	02 2e       	mov	r0, r18
    25ae:	04 c0       	rjmp	.+8      	; 0x25b8 <__floatunsisf+0x5e>
    25b0:	d6 94       	lsr	r13
    25b2:	c7 94       	ror	r12
    25b4:	b7 94       	ror	r11
    25b6:	a7 94       	ror	r10
    25b8:	0a 94       	dec	r0
    25ba:	d2 f7       	brpl	.-12     	; 0x25b0 <__floatunsisf+0x56>
    25bc:	40 e0       	ldi	r20, 0x00	; 0
    25be:	50 e0       	ldi	r21, 0x00	; 0
    25c0:	60 e0       	ldi	r22, 0x00	; 0
    25c2:	70 e0       	ldi	r23, 0x00	; 0
    25c4:	81 e0       	ldi	r24, 0x01	; 1
    25c6:	90 e0       	ldi	r25, 0x00	; 0
    25c8:	a0 e0       	ldi	r26, 0x00	; 0
    25ca:	b0 e0       	ldi	r27, 0x00	; 0
    25cc:	04 c0       	rjmp	.+8      	; 0x25d6 <__floatunsisf+0x7c>
    25ce:	88 0f       	add	r24, r24
    25d0:	99 1f       	adc	r25, r25
    25d2:	aa 1f       	adc	r26, r26
    25d4:	bb 1f       	adc	r27, r27
    25d6:	2a 95       	dec	r18
    25d8:	d2 f7       	brpl	.-12     	; 0x25ce <__floatunsisf+0x74>
    25da:	01 97       	sbiw	r24, 0x01	; 1
    25dc:	a1 09       	sbc	r26, r1
    25de:	b1 09       	sbc	r27, r1
    25e0:	8e 21       	and	r24, r14
    25e2:	9f 21       	and	r25, r15
    25e4:	a0 23       	and	r26, r16
    25e6:	b1 23       	and	r27, r17
    25e8:	00 97       	sbiw	r24, 0x00	; 0
    25ea:	a1 05       	cpc	r26, r1
    25ec:	b1 05       	cpc	r27, r1
    25ee:	21 f0       	breq	.+8      	; 0x25f8 <__floatunsisf+0x9e>
    25f0:	41 e0       	ldi	r20, 0x01	; 1
    25f2:	50 e0       	ldi	r21, 0x00	; 0
    25f4:	60 e0       	ldi	r22, 0x00	; 0
    25f6:	70 e0       	ldi	r23, 0x00	; 0
    25f8:	4a 29       	or	r20, r10
    25fa:	5b 29       	or	r21, r11
    25fc:	6c 29       	or	r22, r12
    25fe:	7d 29       	or	r23, r13
    2600:	4d 83       	std	Y+5, r20	; 0x05
    2602:	5e 83       	std	Y+6, r21	; 0x06
    2604:	6f 83       	std	Y+7, r22	; 0x07
    2606:	78 87       	std	Y+8, r23	; 0x08
    2608:	8e e1       	ldi	r24, 0x1E	; 30
    260a:	90 e0       	ldi	r25, 0x00	; 0
    260c:	8e 1b       	sub	r24, r30
    260e:	9f 0b       	sbc	r25, r31
    2610:	9c 83       	std	Y+4, r25	; 0x04
    2612:	8b 83       	std	Y+3, r24	; 0x03
    2614:	12 c0       	rjmp	.+36     	; 0x263a <__floatunsisf+0xe0>
    2616:	30 97       	sbiw	r30, 0x00	; 0
    2618:	81 f0       	breq	.+32     	; 0x263a <__floatunsisf+0xe0>
    261a:	0e 2e       	mov	r0, r30
    261c:	04 c0       	rjmp	.+8      	; 0x2626 <__floatunsisf+0xcc>
    261e:	ee 0c       	add	r14, r14
    2620:	ff 1c       	adc	r15, r15
    2622:	00 1f       	adc	r16, r16
    2624:	11 1f       	adc	r17, r17
    2626:	0a 94       	dec	r0
    2628:	d2 f7       	brpl	.-12     	; 0x261e <__floatunsisf+0xc4>
    262a:	ed 82       	std	Y+5, r14	; 0x05
    262c:	fe 82       	std	Y+6, r15	; 0x06
    262e:	0f 83       	std	Y+7, r16	; 0x07
    2630:	18 87       	std	Y+8, r17	; 0x08
    2632:	ce 1a       	sub	r12, r30
    2634:	df 0a       	sbc	r13, r31
    2636:	dc 82       	std	Y+4, r13	; 0x04
    2638:	cb 82       	std	Y+3, r12	; 0x03
    263a:	1a 82       	std	Y+2, r1	; 0x02
    263c:	ce 01       	movw	r24, r28
    263e:	01 96       	adiw	r24, 0x01	; 1
    2640:	0e 94 75 13 	call	0x26ea	; 0x26ea <__pack_f>
    2644:	28 96       	adiw	r28, 0x08	; 8
    2646:	ea e0       	ldi	r30, 0x0A	; 10
    2648:	0c 94 65 2e 	jmp	0x5cca	; 0x5cca <__epilogue_restores__+0x10>

0000264c <__clzsi2>:
    264c:	ef 92       	push	r14
    264e:	ff 92       	push	r15
    2650:	0f 93       	push	r16
    2652:	1f 93       	push	r17
    2654:	7b 01       	movw	r14, r22
    2656:	8c 01       	movw	r16, r24
    2658:	80 e0       	ldi	r24, 0x00	; 0
    265a:	e8 16       	cp	r14, r24
    265c:	80 e0       	ldi	r24, 0x00	; 0
    265e:	f8 06       	cpc	r15, r24
    2660:	81 e0       	ldi	r24, 0x01	; 1
    2662:	08 07       	cpc	r16, r24
    2664:	80 e0       	ldi	r24, 0x00	; 0
    2666:	18 07       	cpc	r17, r24
    2668:	88 f4       	brcc	.+34     	; 0x268c <__clzsi2+0x40>
    266a:	8f ef       	ldi	r24, 0xFF	; 255
    266c:	e8 16       	cp	r14, r24
    266e:	f1 04       	cpc	r15, r1
    2670:	01 05       	cpc	r16, r1
    2672:	11 05       	cpc	r17, r1
    2674:	31 f0       	breq	.+12     	; 0x2682 <__clzsi2+0x36>
    2676:	28 f0       	brcs	.+10     	; 0x2682 <__clzsi2+0x36>
    2678:	88 e0       	ldi	r24, 0x08	; 8
    267a:	90 e0       	ldi	r25, 0x00	; 0
    267c:	a0 e0       	ldi	r26, 0x00	; 0
    267e:	b0 e0       	ldi	r27, 0x00	; 0
    2680:	17 c0       	rjmp	.+46     	; 0x26b0 <__clzsi2+0x64>
    2682:	80 e0       	ldi	r24, 0x00	; 0
    2684:	90 e0       	ldi	r25, 0x00	; 0
    2686:	a0 e0       	ldi	r26, 0x00	; 0
    2688:	b0 e0       	ldi	r27, 0x00	; 0
    268a:	12 c0       	rjmp	.+36     	; 0x26b0 <__clzsi2+0x64>
    268c:	80 e0       	ldi	r24, 0x00	; 0
    268e:	e8 16       	cp	r14, r24
    2690:	80 e0       	ldi	r24, 0x00	; 0
    2692:	f8 06       	cpc	r15, r24
    2694:	80 e0       	ldi	r24, 0x00	; 0
    2696:	08 07       	cpc	r16, r24
    2698:	81 e0       	ldi	r24, 0x01	; 1
    269a:	18 07       	cpc	r17, r24
    269c:	28 f0       	brcs	.+10     	; 0x26a8 <__clzsi2+0x5c>
    269e:	88 e1       	ldi	r24, 0x18	; 24
    26a0:	90 e0       	ldi	r25, 0x00	; 0
    26a2:	a0 e0       	ldi	r26, 0x00	; 0
    26a4:	b0 e0       	ldi	r27, 0x00	; 0
    26a6:	04 c0       	rjmp	.+8      	; 0x26b0 <__clzsi2+0x64>
    26a8:	80 e1       	ldi	r24, 0x10	; 16
    26aa:	90 e0       	ldi	r25, 0x00	; 0
    26ac:	a0 e0       	ldi	r26, 0x00	; 0
    26ae:	b0 e0       	ldi	r27, 0x00	; 0
    26b0:	20 e2       	ldi	r18, 0x20	; 32
    26b2:	30 e0       	ldi	r19, 0x00	; 0
    26b4:	40 e0       	ldi	r20, 0x00	; 0
    26b6:	50 e0       	ldi	r21, 0x00	; 0
    26b8:	28 1b       	sub	r18, r24
    26ba:	39 0b       	sbc	r19, r25
    26bc:	4a 0b       	sbc	r20, r26
    26be:	5b 0b       	sbc	r21, r27
    26c0:	04 c0       	rjmp	.+8      	; 0x26ca <__clzsi2+0x7e>
    26c2:	16 95       	lsr	r17
    26c4:	07 95       	ror	r16
    26c6:	f7 94       	ror	r15
    26c8:	e7 94       	ror	r14
    26ca:	8a 95       	dec	r24
    26cc:	d2 f7       	brpl	.-12     	; 0x26c2 <__clzsi2+0x76>
    26ce:	f7 01       	movw	r30, r14
    26d0:	e7 56       	subi	r30, 0x67	; 103
    26d2:	ff 4f       	sbci	r31, 0xFF	; 255
    26d4:	80 81       	ld	r24, Z
    26d6:	28 1b       	sub	r18, r24
    26d8:	31 09       	sbc	r19, r1
    26da:	41 09       	sbc	r20, r1
    26dc:	51 09       	sbc	r21, r1
    26de:	c9 01       	movw	r24, r18
    26e0:	1f 91       	pop	r17
    26e2:	0f 91       	pop	r16
    26e4:	ff 90       	pop	r15
    26e6:	ef 90       	pop	r14
    26e8:	08 95       	ret

000026ea <__pack_f>:
    26ea:	df 92       	push	r13
    26ec:	ef 92       	push	r14
    26ee:	ff 92       	push	r15
    26f0:	0f 93       	push	r16
    26f2:	1f 93       	push	r17
    26f4:	fc 01       	movw	r30, r24
    26f6:	e4 80       	ldd	r14, Z+4	; 0x04
    26f8:	f5 80       	ldd	r15, Z+5	; 0x05
    26fa:	06 81       	ldd	r16, Z+6	; 0x06
    26fc:	17 81       	ldd	r17, Z+7	; 0x07
    26fe:	d1 80       	ldd	r13, Z+1	; 0x01
    2700:	80 81       	ld	r24, Z
    2702:	82 30       	cpi	r24, 0x02	; 2
    2704:	48 f4       	brcc	.+18     	; 0x2718 <__pack_f+0x2e>
    2706:	80 e0       	ldi	r24, 0x00	; 0
    2708:	90 e0       	ldi	r25, 0x00	; 0
    270a:	a0 e1       	ldi	r26, 0x10	; 16
    270c:	b0 e0       	ldi	r27, 0x00	; 0
    270e:	e8 2a       	or	r14, r24
    2710:	f9 2a       	or	r15, r25
    2712:	0a 2b       	or	r16, r26
    2714:	1b 2b       	or	r17, r27
    2716:	a5 c0       	rjmp	.+330    	; 0x2862 <__pack_f+0x178>
    2718:	84 30       	cpi	r24, 0x04	; 4
    271a:	09 f4       	brne	.+2      	; 0x271e <__pack_f+0x34>
    271c:	9f c0       	rjmp	.+318    	; 0x285c <__pack_f+0x172>
    271e:	82 30       	cpi	r24, 0x02	; 2
    2720:	21 f4       	brne	.+8      	; 0x272a <__pack_f+0x40>
    2722:	ee 24       	eor	r14, r14
    2724:	ff 24       	eor	r15, r15
    2726:	87 01       	movw	r16, r14
    2728:	05 c0       	rjmp	.+10     	; 0x2734 <__pack_f+0x4a>
    272a:	e1 14       	cp	r14, r1
    272c:	f1 04       	cpc	r15, r1
    272e:	01 05       	cpc	r16, r1
    2730:	11 05       	cpc	r17, r1
    2732:	19 f4       	brne	.+6      	; 0x273a <__pack_f+0x50>
    2734:	e0 e0       	ldi	r30, 0x00	; 0
    2736:	f0 e0       	ldi	r31, 0x00	; 0
    2738:	96 c0       	rjmp	.+300    	; 0x2866 <__pack_f+0x17c>
    273a:	62 81       	ldd	r22, Z+2	; 0x02
    273c:	73 81       	ldd	r23, Z+3	; 0x03
    273e:	9f ef       	ldi	r25, 0xFF	; 255
    2740:	62 38       	cpi	r22, 0x82	; 130
    2742:	79 07       	cpc	r23, r25
    2744:	0c f0       	brlt	.+2      	; 0x2748 <__pack_f+0x5e>
    2746:	5b c0       	rjmp	.+182    	; 0x27fe <__pack_f+0x114>
    2748:	22 e8       	ldi	r18, 0x82	; 130
    274a:	3f ef       	ldi	r19, 0xFF	; 255
    274c:	26 1b       	sub	r18, r22
    274e:	37 0b       	sbc	r19, r23
    2750:	2a 31       	cpi	r18, 0x1A	; 26
    2752:	31 05       	cpc	r19, r1
    2754:	2c f0       	brlt	.+10     	; 0x2760 <__pack_f+0x76>
    2756:	20 e0       	ldi	r18, 0x00	; 0
    2758:	30 e0       	ldi	r19, 0x00	; 0
    275a:	40 e0       	ldi	r20, 0x00	; 0
    275c:	50 e0       	ldi	r21, 0x00	; 0
    275e:	2a c0       	rjmp	.+84     	; 0x27b4 <__pack_f+0xca>
    2760:	b8 01       	movw	r22, r16
    2762:	a7 01       	movw	r20, r14
    2764:	02 2e       	mov	r0, r18
    2766:	04 c0       	rjmp	.+8      	; 0x2770 <__pack_f+0x86>
    2768:	76 95       	lsr	r23
    276a:	67 95       	ror	r22
    276c:	57 95       	ror	r21
    276e:	47 95       	ror	r20
    2770:	0a 94       	dec	r0
    2772:	d2 f7       	brpl	.-12     	; 0x2768 <__pack_f+0x7e>
    2774:	81 e0       	ldi	r24, 0x01	; 1
    2776:	90 e0       	ldi	r25, 0x00	; 0
    2778:	a0 e0       	ldi	r26, 0x00	; 0
    277a:	b0 e0       	ldi	r27, 0x00	; 0
    277c:	04 c0       	rjmp	.+8      	; 0x2786 <__pack_f+0x9c>
    277e:	88 0f       	add	r24, r24
    2780:	99 1f       	adc	r25, r25
    2782:	aa 1f       	adc	r26, r26
    2784:	bb 1f       	adc	r27, r27
    2786:	2a 95       	dec	r18
    2788:	d2 f7       	brpl	.-12     	; 0x277e <__pack_f+0x94>
    278a:	01 97       	sbiw	r24, 0x01	; 1
    278c:	a1 09       	sbc	r26, r1
    278e:	b1 09       	sbc	r27, r1
    2790:	8e 21       	and	r24, r14
    2792:	9f 21       	and	r25, r15
    2794:	a0 23       	and	r26, r16
    2796:	b1 23       	and	r27, r17
    2798:	00 97       	sbiw	r24, 0x00	; 0
    279a:	a1 05       	cpc	r26, r1
    279c:	b1 05       	cpc	r27, r1
    279e:	21 f0       	breq	.+8      	; 0x27a8 <__pack_f+0xbe>
    27a0:	81 e0       	ldi	r24, 0x01	; 1
    27a2:	90 e0       	ldi	r25, 0x00	; 0
    27a4:	a0 e0       	ldi	r26, 0x00	; 0
    27a6:	b0 e0       	ldi	r27, 0x00	; 0
    27a8:	9a 01       	movw	r18, r20
    27aa:	ab 01       	movw	r20, r22
    27ac:	28 2b       	or	r18, r24
    27ae:	39 2b       	or	r19, r25
    27b0:	4a 2b       	or	r20, r26
    27b2:	5b 2b       	or	r21, r27
    27b4:	da 01       	movw	r26, r20
    27b6:	c9 01       	movw	r24, r18
    27b8:	8f 77       	andi	r24, 0x7F	; 127
    27ba:	90 70       	andi	r25, 0x00	; 0
    27bc:	a0 70       	andi	r26, 0x00	; 0
    27be:	b0 70       	andi	r27, 0x00	; 0
    27c0:	80 34       	cpi	r24, 0x40	; 64
    27c2:	91 05       	cpc	r25, r1
    27c4:	a1 05       	cpc	r26, r1
    27c6:	b1 05       	cpc	r27, r1
    27c8:	39 f4       	brne	.+14     	; 0x27d8 <__pack_f+0xee>
    27ca:	27 ff       	sbrs	r18, 7
    27cc:	09 c0       	rjmp	.+18     	; 0x27e0 <__pack_f+0xf6>
    27ce:	20 5c       	subi	r18, 0xC0	; 192
    27d0:	3f 4f       	sbci	r19, 0xFF	; 255
    27d2:	4f 4f       	sbci	r20, 0xFF	; 255
    27d4:	5f 4f       	sbci	r21, 0xFF	; 255
    27d6:	04 c0       	rjmp	.+8      	; 0x27e0 <__pack_f+0xf6>
    27d8:	21 5c       	subi	r18, 0xC1	; 193
    27da:	3f 4f       	sbci	r19, 0xFF	; 255
    27dc:	4f 4f       	sbci	r20, 0xFF	; 255
    27de:	5f 4f       	sbci	r21, 0xFF	; 255
    27e0:	e0 e0       	ldi	r30, 0x00	; 0
    27e2:	f0 e0       	ldi	r31, 0x00	; 0
    27e4:	20 30       	cpi	r18, 0x00	; 0
    27e6:	a0 e0       	ldi	r26, 0x00	; 0
    27e8:	3a 07       	cpc	r19, r26
    27ea:	a0 e0       	ldi	r26, 0x00	; 0
    27ec:	4a 07       	cpc	r20, r26
    27ee:	a0 e4       	ldi	r26, 0x40	; 64
    27f0:	5a 07       	cpc	r21, r26
    27f2:	10 f0       	brcs	.+4      	; 0x27f8 <__pack_f+0x10e>
    27f4:	e1 e0       	ldi	r30, 0x01	; 1
    27f6:	f0 e0       	ldi	r31, 0x00	; 0
    27f8:	79 01       	movw	r14, r18
    27fa:	8a 01       	movw	r16, r20
    27fc:	27 c0       	rjmp	.+78     	; 0x284c <__pack_f+0x162>
    27fe:	60 38       	cpi	r22, 0x80	; 128
    2800:	71 05       	cpc	r23, r1
    2802:	64 f5       	brge	.+88     	; 0x285c <__pack_f+0x172>
    2804:	fb 01       	movw	r30, r22
    2806:	e1 58       	subi	r30, 0x81	; 129
    2808:	ff 4f       	sbci	r31, 0xFF	; 255
    280a:	d8 01       	movw	r26, r16
    280c:	c7 01       	movw	r24, r14
    280e:	8f 77       	andi	r24, 0x7F	; 127
    2810:	90 70       	andi	r25, 0x00	; 0
    2812:	a0 70       	andi	r26, 0x00	; 0
    2814:	b0 70       	andi	r27, 0x00	; 0
    2816:	80 34       	cpi	r24, 0x40	; 64
    2818:	91 05       	cpc	r25, r1
    281a:	a1 05       	cpc	r26, r1
    281c:	b1 05       	cpc	r27, r1
    281e:	39 f4       	brne	.+14     	; 0x282e <__pack_f+0x144>
    2820:	e7 fe       	sbrs	r14, 7
    2822:	0d c0       	rjmp	.+26     	; 0x283e <__pack_f+0x154>
    2824:	80 e4       	ldi	r24, 0x40	; 64
    2826:	90 e0       	ldi	r25, 0x00	; 0
    2828:	a0 e0       	ldi	r26, 0x00	; 0
    282a:	b0 e0       	ldi	r27, 0x00	; 0
    282c:	04 c0       	rjmp	.+8      	; 0x2836 <__pack_f+0x14c>
    282e:	8f e3       	ldi	r24, 0x3F	; 63
    2830:	90 e0       	ldi	r25, 0x00	; 0
    2832:	a0 e0       	ldi	r26, 0x00	; 0
    2834:	b0 e0       	ldi	r27, 0x00	; 0
    2836:	e8 0e       	add	r14, r24
    2838:	f9 1e       	adc	r15, r25
    283a:	0a 1f       	adc	r16, r26
    283c:	1b 1f       	adc	r17, r27
    283e:	17 ff       	sbrs	r17, 7
    2840:	05 c0       	rjmp	.+10     	; 0x284c <__pack_f+0x162>
    2842:	16 95       	lsr	r17
    2844:	07 95       	ror	r16
    2846:	f7 94       	ror	r15
    2848:	e7 94       	ror	r14
    284a:	31 96       	adiw	r30, 0x01	; 1
    284c:	87 e0       	ldi	r24, 0x07	; 7
    284e:	16 95       	lsr	r17
    2850:	07 95       	ror	r16
    2852:	f7 94       	ror	r15
    2854:	e7 94       	ror	r14
    2856:	8a 95       	dec	r24
    2858:	d1 f7       	brne	.-12     	; 0x284e <__pack_f+0x164>
    285a:	05 c0       	rjmp	.+10     	; 0x2866 <__pack_f+0x17c>
    285c:	ee 24       	eor	r14, r14
    285e:	ff 24       	eor	r15, r15
    2860:	87 01       	movw	r16, r14
    2862:	ef ef       	ldi	r30, 0xFF	; 255
    2864:	f0 e0       	ldi	r31, 0x00	; 0
    2866:	6e 2f       	mov	r22, r30
    2868:	67 95       	ror	r22
    286a:	66 27       	eor	r22, r22
    286c:	67 95       	ror	r22
    286e:	90 2f       	mov	r25, r16
    2870:	9f 77       	andi	r25, 0x7F	; 127
    2872:	d7 94       	ror	r13
    2874:	dd 24       	eor	r13, r13
    2876:	d7 94       	ror	r13
    2878:	8e 2f       	mov	r24, r30
    287a:	86 95       	lsr	r24
    287c:	49 2f       	mov	r20, r25
    287e:	46 2b       	or	r20, r22
    2880:	58 2f       	mov	r21, r24
    2882:	5d 29       	or	r21, r13
    2884:	b7 01       	movw	r22, r14
    2886:	ca 01       	movw	r24, r20
    2888:	1f 91       	pop	r17
    288a:	0f 91       	pop	r16
    288c:	ff 90       	pop	r15
    288e:	ef 90       	pop	r14
    2890:	df 90       	pop	r13
    2892:	08 95       	ret

00002894 <__unpack_f>:
    2894:	fc 01       	movw	r30, r24
    2896:	db 01       	movw	r26, r22
    2898:	40 81       	ld	r20, Z
    289a:	51 81       	ldd	r21, Z+1	; 0x01
    289c:	22 81       	ldd	r18, Z+2	; 0x02
    289e:	62 2f       	mov	r22, r18
    28a0:	6f 77       	andi	r22, 0x7F	; 127
    28a2:	70 e0       	ldi	r23, 0x00	; 0
    28a4:	22 1f       	adc	r18, r18
    28a6:	22 27       	eor	r18, r18
    28a8:	22 1f       	adc	r18, r18
    28aa:	93 81       	ldd	r25, Z+3	; 0x03
    28ac:	89 2f       	mov	r24, r25
    28ae:	88 0f       	add	r24, r24
    28b0:	82 2b       	or	r24, r18
    28b2:	28 2f       	mov	r18, r24
    28b4:	30 e0       	ldi	r19, 0x00	; 0
    28b6:	99 1f       	adc	r25, r25
    28b8:	99 27       	eor	r25, r25
    28ba:	99 1f       	adc	r25, r25
    28bc:	11 96       	adiw	r26, 0x01	; 1
    28be:	9c 93       	st	X, r25
    28c0:	11 97       	sbiw	r26, 0x01	; 1
    28c2:	21 15       	cp	r18, r1
    28c4:	31 05       	cpc	r19, r1
    28c6:	a9 f5       	brne	.+106    	; 0x2932 <__unpack_f+0x9e>
    28c8:	41 15       	cp	r20, r1
    28ca:	51 05       	cpc	r21, r1
    28cc:	61 05       	cpc	r22, r1
    28ce:	71 05       	cpc	r23, r1
    28d0:	11 f4       	brne	.+4      	; 0x28d6 <__unpack_f+0x42>
    28d2:	82 e0       	ldi	r24, 0x02	; 2
    28d4:	37 c0       	rjmp	.+110    	; 0x2944 <__unpack_f+0xb0>
    28d6:	82 e8       	ldi	r24, 0x82	; 130
    28d8:	9f ef       	ldi	r25, 0xFF	; 255
    28da:	13 96       	adiw	r26, 0x03	; 3
    28dc:	9c 93       	st	X, r25
    28de:	8e 93       	st	-X, r24
    28e0:	12 97       	sbiw	r26, 0x02	; 2
    28e2:	9a 01       	movw	r18, r20
    28e4:	ab 01       	movw	r20, r22
    28e6:	67 e0       	ldi	r22, 0x07	; 7
    28e8:	22 0f       	add	r18, r18
    28ea:	33 1f       	adc	r19, r19
    28ec:	44 1f       	adc	r20, r20
    28ee:	55 1f       	adc	r21, r21
    28f0:	6a 95       	dec	r22
    28f2:	d1 f7       	brne	.-12     	; 0x28e8 <__unpack_f+0x54>
    28f4:	83 e0       	ldi	r24, 0x03	; 3
    28f6:	8c 93       	st	X, r24
    28f8:	0d c0       	rjmp	.+26     	; 0x2914 <__unpack_f+0x80>
    28fa:	22 0f       	add	r18, r18
    28fc:	33 1f       	adc	r19, r19
    28fe:	44 1f       	adc	r20, r20
    2900:	55 1f       	adc	r21, r21
    2902:	12 96       	adiw	r26, 0x02	; 2
    2904:	8d 91       	ld	r24, X+
    2906:	9c 91       	ld	r25, X
    2908:	13 97       	sbiw	r26, 0x03	; 3
    290a:	01 97       	sbiw	r24, 0x01	; 1
    290c:	13 96       	adiw	r26, 0x03	; 3
    290e:	9c 93       	st	X, r25
    2910:	8e 93       	st	-X, r24
    2912:	12 97       	sbiw	r26, 0x02	; 2
    2914:	20 30       	cpi	r18, 0x00	; 0
    2916:	80 e0       	ldi	r24, 0x00	; 0
    2918:	38 07       	cpc	r19, r24
    291a:	80 e0       	ldi	r24, 0x00	; 0
    291c:	48 07       	cpc	r20, r24
    291e:	80 e4       	ldi	r24, 0x40	; 64
    2920:	58 07       	cpc	r21, r24
    2922:	58 f3       	brcs	.-42     	; 0x28fa <__unpack_f+0x66>
    2924:	14 96       	adiw	r26, 0x04	; 4
    2926:	2d 93       	st	X+, r18
    2928:	3d 93       	st	X+, r19
    292a:	4d 93       	st	X+, r20
    292c:	5c 93       	st	X, r21
    292e:	17 97       	sbiw	r26, 0x07	; 7
    2930:	08 95       	ret
    2932:	2f 3f       	cpi	r18, 0xFF	; 255
    2934:	31 05       	cpc	r19, r1
    2936:	79 f4       	brne	.+30     	; 0x2956 <__unpack_f+0xc2>
    2938:	41 15       	cp	r20, r1
    293a:	51 05       	cpc	r21, r1
    293c:	61 05       	cpc	r22, r1
    293e:	71 05       	cpc	r23, r1
    2940:	19 f4       	brne	.+6      	; 0x2948 <__unpack_f+0xb4>
    2942:	84 e0       	ldi	r24, 0x04	; 4
    2944:	8c 93       	st	X, r24
    2946:	08 95       	ret
    2948:	64 ff       	sbrs	r22, 4
    294a:	03 c0       	rjmp	.+6      	; 0x2952 <__unpack_f+0xbe>
    294c:	81 e0       	ldi	r24, 0x01	; 1
    294e:	8c 93       	st	X, r24
    2950:	12 c0       	rjmp	.+36     	; 0x2976 <__unpack_f+0xe2>
    2952:	1c 92       	st	X, r1
    2954:	10 c0       	rjmp	.+32     	; 0x2976 <__unpack_f+0xe2>
    2956:	2f 57       	subi	r18, 0x7F	; 127
    2958:	30 40       	sbci	r19, 0x00	; 0
    295a:	13 96       	adiw	r26, 0x03	; 3
    295c:	3c 93       	st	X, r19
    295e:	2e 93       	st	-X, r18
    2960:	12 97       	sbiw	r26, 0x02	; 2
    2962:	83 e0       	ldi	r24, 0x03	; 3
    2964:	8c 93       	st	X, r24
    2966:	87 e0       	ldi	r24, 0x07	; 7
    2968:	44 0f       	add	r20, r20
    296a:	55 1f       	adc	r21, r21
    296c:	66 1f       	adc	r22, r22
    296e:	77 1f       	adc	r23, r23
    2970:	8a 95       	dec	r24
    2972:	d1 f7       	brne	.-12     	; 0x2968 <__unpack_f+0xd4>
    2974:	70 64       	ori	r23, 0x40	; 64
    2976:	14 96       	adiw	r26, 0x04	; 4
    2978:	4d 93       	st	X+, r20
    297a:	5d 93       	st	X+, r21
    297c:	6d 93       	st	X+, r22
    297e:	7c 93       	st	X, r23
    2980:	17 97       	sbiw	r26, 0x07	; 7
    2982:	08 95       	ret

00002984 <__fpcmp_parts_f>:
    2984:	1f 93       	push	r17
    2986:	dc 01       	movw	r26, r24
    2988:	fb 01       	movw	r30, r22
    298a:	9c 91       	ld	r25, X
    298c:	92 30       	cpi	r25, 0x02	; 2
    298e:	08 f4       	brcc	.+2      	; 0x2992 <__fpcmp_parts_f+0xe>
    2990:	47 c0       	rjmp	.+142    	; 0x2a20 <__fpcmp_parts_f+0x9c>
    2992:	80 81       	ld	r24, Z
    2994:	82 30       	cpi	r24, 0x02	; 2
    2996:	08 f4       	brcc	.+2      	; 0x299a <__fpcmp_parts_f+0x16>
    2998:	43 c0       	rjmp	.+134    	; 0x2a20 <__fpcmp_parts_f+0x9c>
    299a:	94 30       	cpi	r25, 0x04	; 4
    299c:	51 f4       	brne	.+20     	; 0x29b2 <__fpcmp_parts_f+0x2e>
    299e:	11 96       	adiw	r26, 0x01	; 1
    29a0:	1c 91       	ld	r17, X
    29a2:	84 30       	cpi	r24, 0x04	; 4
    29a4:	99 f5       	brne	.+102    	; 0x2a0c <__fpcmp_parts_f+0x88>
    29a6:	81 81       	ldd	r24, Z+1	; 0x01
    29a8:	68 2f       	mov	r22, r24
    29aa:	70 e0       	ldi	r23, 0x00	; 0
    29ac:	61 1b       	sub	r22, r17
    29ae:	71 09       	sbc	r23, r1
    29b0:	3f c0       	rjmp	.+126    	; 0x2a30 <__fpcmp_parts_f+0xac>
    29b2:	84 30       	cpi	r24, 0x04	; 4
    29b4:	21 f0       	breq	.+8      	; 0x29be <__fpcmp_parts_f+0x3a>
    29b6:	92 30       	cpi	r25, 0x02	; 2
    29b8:	31 f4       	brne	.+12     	; 0x29c6 <__fpcmp_parts_f+0x42>
    29ba:	82 30       	cpi	r24, 0x02	; 2
    29bc:	b9 f1       	breq	.+110    	; 0x2a2c <__fpcmp_parts_f+0xa8>
    29be:	81 81       	ldd	r24, Z+1	; 0x01
    29c0:	88 23       	and	r24, r24
    29c2:	89 f1       	breq	.+98     	; 0x2a26 <__fpcmp_parts_f+0xa2>
    29c4:	2d c0       	rjmp	.+90     	; 0x2a20 <__fpcmp_parts_f+0x9c>
    29c6:	11 96       	adiw	r26, 0x01	; 1
    29c8:	1c 91       	ld	r17, X
    29ca:	11 97       	sbiw	r26, 0x01	; 1
    29cc:	82 30       	cpi	r24, 0x02	; 2
    29ce:	f1 f0       	breq	.+60     	; 0x2a0c <__fpcmp_parts_f+0x88>
    29d0:	81 81       	ldd	r24, Z+1	; 0x01
    29d2:	18 17       	cp	r17, r24
    29d4:	d9 f4       	brne	.+54     	; 0x2a0c <__fpcmp_parts_f+0x88>
    29d6:	12 96       	adiw	r26, 0x02	; 2
    29d8:	2d 91       	ld	r18, X+
    29da:	3c 91       	ld	r19, X
    29dc:	13 97       	sbiw	r26, 0x03	; 3
    29de:	82 81       	ldd	r24, Z+2	; 0x02
    29e0:	93 81       	ldd	r25, Z+3	; 0x03
    29e2:	82 17       	cp	r24, r18
    29e4:	93 07       	cpc	r25, r19
    29e6:	94 f0       	brlt	.+36     	; 0x2a0c <__fpcmp_parts_f+0x88>
    29e8:	28 17       	cp	r18, r24
    29ea:	39 07       	cpc	r19, r25
    29ec:	bc f0       	brlt	.+46     	; 0x2a1c <__fpcmp_parts_f+0x98>
    29ee:	14 96       	adiw	r26, 0x04	; 4
    29f0:	8d 91       	ld	r24, X+
    29f2:	9d 91       	ld	r25, X+
    29f4:	0d 90       	ld	r0, X+
    29f6:	bc 91       	ld	r27, X
    29f8:	a0 2d       	mov	r26, r0
    29fa:	24 81       	ldd	r18, Z+4	; 0x04
    29fc:	35 81       	ldd	r19, Z+5	; 0x05
    29fe:	46 81       	ldd	r20, Z+6	; 0x06
    2a00:	57 81       	ldd	r21, Z+7	; 0x07
    2a02:	28 17       	cp	r18, r24
    2a04:	39 07       	cpc	r19, r25
    2a06:	4a 07       	cpc	r20, r26
    2a08:	5b 07       	cpc	r21, r27
    2a0a:	18 f4       	brcc	.+6      	; 0x2a12 <__fpcmp_parts_f+0x8e>
    2a0c:	11 23       	and	r17, r17
    2a0e:	41 f0       	breq	.+16     	; 0x2a20 <__fpcmp_parts_f+0x9c>
    2a10:	0a c0       	rjmp	.+20     	; 0x2a26 <__fpcmp_parts_f+0xa2>
    2a12:	82 17       	cp	r24, r18
    2a14:	93 07       	cpc	r25, r19
    2a16:	a4 07       	cpc	r26, r20
    2a18:	b5 07       	cpc	r27, r21
    2a1a:	40 f4       	brcc	.+16     	; 0x2a2c <__fpcmp_parts_f+0xa8>
    2a1c:	11 23       	and	r17, r17
    2a1e:	19 f0       	breq	.+6      	; 0x2a26 <__fpcmp_parts_f+0xa2>
    2a20:	61 e0       	ldi	r22, 0x01	; 1
    2a22:	70 e0       	ldi	r23, 0x00	; 0
    2a24:	05 c0       	rjmp	.+10     	; 0x2a30 <__fpcmp_parts_f+0xac>
    2a26:	6f ef       	ldi	r22, 0xFF	; 255
    2a28:	7f ef       	ldi	r23, 0xFF	; 255
    2a2a:	02 c0       	rjmp	.+4      	; 0x2a30 <__fpcmp_parts_f+0xac>
    2a2c:	60 e0       	ldi	r22, 0x00	; 0
    2a2e:	70 e0       	ldi	r23, 0x00	; 0
    2a30:	cb 01       	movw	r24, r22
    2a32:	1f 91       	pop	r17
    2a34:	08 95       	ret

00002a36 <MUART_voidInitialization>:
#include "UART_interface.h"
#include "UART_config.h"

#include <avr/delay.h>
void MUART_voidInitialization(void)
{
    2a36:	df 93       	push	r29
    2a38:	cf 93       	push	r28
    2a3a:	cd b7       	in	r28, 0x3d	; 61
    2a3c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB ,UCSRB_TXEN) ;
    2a3e:	aa e2       	ldi	r26, 0x2A	; 42
    2a40:	b0 e0       	ldi	r27, 0x00	; 0
    2a42:	ea e2       	ldi	r30, 0x2A	; 42
    2a44:	f0 e0       	ldi	r31, 0x00	; 0
    2a46:	80 81       	ld	r24, Z
    2a48:	88 60       	ori	r24, 0x08	; 8
    2a4a:	8c 93       	st	X, r24
	SET_BIT(UCSRB ,UCSRB_RXEN) ;
    2a4c:	aa e2       	ldi	r26, 0x2A	; 42
    2a4e:	b0 e0       	ldi	r27, 0x00	; 0
    2a50:	ea e2       	ldi	r30, 0x2A	; 42
    2a52:	f0 e0       	ldi	r31, 0x00	; 0
    2a54:	80 81       	ld	r24, Z
    2a56:	80 61       	ori	r24, 0x10	; 16
    2a58:	8c 93       	st	X, r24
	#elif NUMBER_OF_DATA_BITS == UCSZ_6_BIT
	        UCSRC = (1<<UCSRC_URSEL) | (1<<UCSRC_UCSZ0) ;
	#elif NUMBER_OF_DATA_BITS == UCSZ_7_BIT
	        UCSRC = (1<<UCSRC_URSEL) | (1<<UCSRC_UCSZ1) ;
	#elif NUMBER_OF_DATA_BITS == UCSZ_8_BIT
	        UCSRC = (1<<UCSRC_URSEL) | (1<<UCSRC_UCSZ0) | (1<<UCSRC_UCSZ1) ; 
    2a5a:	e0 e4       	ldi	r30, 0x40	; 64
    2a5c:	f0 e0       	ldi	r31, 0x00	; 0
    2a5e:	86 e8       	ldi	r24, 0x86	; 134
    2a60:	80 83       	st	Z, r24
			SET_BIT (UCSRB , UCSRB_RXB8) ;
			SET_BIT (UCSRB , UCSRB_UCSZ2) ;
	        UCSRC = (1<<UCSRC_URSEL) | (1<<UCSRC_UCSZ1) | (1<<UCSRC_UCSZ0) ; 
	#endif
	
	UBRRL=51;
    2a62:	e9 e2       	ldi	r30, 0x29	; 41
    2a64:	f0 e0       	ldi	r31, 0x00	; 0
    2a66:	83 e3       	ldi	r24, 0x33	; 51
    2a68:	80 83       	st	Z, r24
}
    2a6a:	cf 91       	pop	r28
    2a6c:	df 91       	pop	r29
    2a6e:	08 95       	ret

00002a70 <MUART_voidSendData>:
	
void MUART_voidSendData(u8 A_u8Data)
{
    2a70:	df 93       	push	r29
    2a72:	cf 93       	push	r28
    2a74:	0f 92       	push	r0
    2a76:	cd b7       	in	r28, 0x3d	; 61
    2a78:	de b7       	in	r29, 0x3e	; 62
    2a7a:	89 83       	std	Y+1, r24	; 0x01
	while(GET_BIT(UCSRA, UCSRA_UDRE)==0);
    2a7c:	eb e2       	ldi	r30, 0x2B	; 43
    2a7e:	f0 e0       	ldi	r31, 0x00	; 0
    2a80:	80 81       	ld	r24, Z
    2a82:	82 95       	swap	r24
    2a84:	86 95       	lsr	r24
    2a86:	87 70       	andi	r24, 0x07	; 7
    2a88:	88 2f       	mov	r24, r24
    2a8a:	90 e0       	ldi	r25, 0x00	; 0
    2a8c:	81 70       	andi	r24, 0x01	; 1
    2a8e:	90 70       	andi	r25, 0x00	; 0
    2a90:	00 97       	sbiw	r24, 0x00	; 0
    2a92:	a1 f3       	breq	.-24     	; 0x2a7c <MUART_voidSendData+0xc>
	

	UDR=A_u8Data ;
    2a94:	ec e2       	ldi	r30, 0x2C	; 44
    2a96:	f0 e0       	ldi	r31, 0x00	; 0
    2a98:	89 81       	ldd	r24, Y+1	; 0x01
    2a9a:	80 83       	st	Z, r24
}
    2a9c:	0f 90       	pop	r0
    2a9e:	cf 91       	pop	r28
    2aa0:	df 91       	pop	r29
    2aa2:	08 95       	ret

00002aa4 <MUART_voidSendString>:

void MUART_voidSendString(u8 * A_ptrString)
{
    2aa4:	df 93       	push	r29
    2aa6:	cf 93       	push	r28
    2aa8:	cd b7       	in	r28, 0x3d	; 61
    2aaa:	de b7       	in	r29, 0x3e	; 62
    2aac:	61 97       	sbiw	r28, 0x11	; 17
    2aae:	0f b6       	in	r0, 0x3f	; 63
    2ab0:	f8 94       	cli
    2ab2:	de bf       	out	0x3e, r29	; 62
    2ab4:	0f be       	out	0x3f, r0	; 63
    2ab6:	cd bf       	out	0x3d, r28	; 61
    2ab8:	99 8b       	std	Y+17, r25	; 0x11
    2aba:	88 8b       	std	Y+16, r24	; 0x10
	u8 LOC_u8Iterator=0;
    2abc:	1f 86       	std	Y+15, r1	; 0x0f
    2abe:	80 c0       	rjmp	.+256    	; 0x2bc0 <MUART_voidSendString+0x11c>
	while( A_ptrString[LOC_u8Iterator])
    2ac0:	80 e0       	ldi	r24, 0x00	; 0
    2ac2:	90 e0       	ldi	r25, 0x00	; 0
    2ac4:	a8 e4       	ldi	r26, 0x48	; 72
    2ac6:	b2 e4       	ldi	r27, 0x42	; 66
    2ac8:	8b 87       	std	Y+11, r24	; 0x0b
    2aca:	9c 87       	std	Y+12, r25	; 0x0c
    2acc:	ad 87       	std	Y+13, r26	; 0x0d
    2ace:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ad0:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ad2:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ad4:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ad6:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ad8:	20 e0       	ldi	r18, 0x00	; 0
    2ada:	30 e0       	ldi	r19, 0x00	; 0
    2adc:	4a ef       	ldi	r20, 0xFA	; 250
    2ade:	54 e4       	ldi	r21, 0x44	; 68
    2ae0:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    2ae4:	dc 01       	movw	r26, r24
    2ae6:	cb 01       	movw	r24, r22
    2ae8:	8f 83       	std	Y+7, r24	; 0x07
    2aea:	98 87       	std	Y+8, r25	; 0x08
    2aec:	a9 87       	std	Y+9, r26	; 0x09
    2aee:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2af0:	6f 81       	ldd	r22, Y+7	; 0x07
    2af2:	78 85       	ldd	r23, Y+8	; 0x08
    2af4:	89 85       	ldd	r24, Y+9	; 0x09
    2af6:	9a 85       	ldd	r25, Y+10	; 0x0a
    2af8:	20 e0       	ldi	r18, 0x00	; 0
    2afa:	30 e0       	ldi	r19, 0x00	; 0
    2afc:	40 e8       	ldi	r20, 0x80	; 128
    2afe:	5f e3       	ldi	r21, 0x3F	; 63
    2b00:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    2b04:	88 23       	and	r24, r24
    2b06:	2c f4       	brge	.+10     	; 0x2b12 <MUART_voidSendString+0x6e>
		__ticks = 1;
    2b08:	81 e0       	ldi	r24, 0x01	; 1
    2b0a:	90 e0       	ldi	r25, 0x00	; 0
    2b0c:	9e 83       	std	Y+6, r25	; 0x06
    2b0e:	8d 83       	std	Y+5, r24	; 0x05
    2b10:	3f c0       	rjmp	.+126    	; 0x2b90 <MUART_voidSendString+0xec>
	else if (__tmp > 65535)
    2b12:	6f 81       	ldd	r22, Y+7	; 0x07
    2b14:	78 85       	ldd	r23, Y+8	; 0x08
    2b16:	89 85       	ldd	r24, Y+9	; 0x09
    2b18:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b1a:	20 e0       	ldi	r18, 0x00	; 0
    2b1c:	3f ef       	ldi	r19, 0xFF	; 255
    2b1e:	4f e7       	ldi	r20, 0x7F	; 127
    2b20:	57 e4       	ldi	r21, 0x47	; 71
    2b22:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    2b26:	18 16       	cp	r1, r24
    2b28:	4c f5       	brge	.+82     	; 0x2b7c <MUART_voidSendString+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b2a:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b2c:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b2e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b30:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b32:	20 e0       	ldi	r18, 0x00	; 0
    2b34:	30 e0       	ldi	r19, 0x00	; 0
    2b36:	40 e2       	ldi	r20, 0x20	; 32
    2b38:	51 e4       	ldi	r21, 0x41	; 65
    2b3a:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    2b3e:	dc 01       	movw	r26, r24
    2b40:	cb 01       	movw	r24, r22
    2b42:	bc 01       	movw	r22, r24
    2b44:	cd 01       	movw	r24, r26
    2b46:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2b4a:	dc 01       	movw	r26, r24
    2b4c:	cb 01       	movw	r24, r22
    2b4e:	9e 83       	std	Y+6, r25	; 0x06
    2b50:	8d 83       	std	Y+5, r24	; 0x05
    2b52:	0f c0       	rjmp	.+30     	; 0x2b72 <MUART_voidSendString+0xce>
    2b54:	88 ec       	ldi	r24, 0xC8	; 200
    2b56:	90 e0       	ldi	r25, 0x00	; 0
    2b58:	9c 83       	std	Y+4, r25	; 0x04
    2b5a:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2b5c:	8b 81       	ldd	r24, Y+3	; 0x03
    2b5e:	9c 81       	ldd	r25, Y+4	; 0x04
    2b60:	01 97       	sbiw	r24, 0x01	; 1
    2b62:	f1 f7       	brne	.-4      	; 0x2b60 <MUART_voidSendString+0xbc>
    2b64:	9c 83       	std	Y+4, r25	; 0x04
    2b66:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b68:	8d 81       	ldd	r24, Y+5	; 0x05
    2b6a:	9e 81       	ldd	r25, Y+6	; 0x06
    2b6c:	01 97       	sbiw	r24, 0x01	; 1
    2b6e:	9e 83       	std	Y+6, r25	; 0x06
    2b70:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b72:	8d 81       	ldd	r24, Y+5	; 0x05
    2b74:	9e 81       	ldd	r25, Y+6	; 0x06
    2b76:	00 97       	sbiw	r24, 0x00	; 0
    2b78:	69 f7       	brne	.-38     	; 0x2b54 <MUART_voidSendString+0xb0>
    2b7a:	14 c0       	rjmp	.+40     	; 0x2ba4 <MUART_voidSendString+0x100>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b7c:	6f 81       	ldd	r22, Y+7	; 0x07
    2b7e:	78 85       	ldd	r23, Y+8	; 0x08
    2b80:	89 85       	ldd	r24, Y+9	; 0x09
    2b82:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b84:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2b88:	dc 01       	movw	r26, r24
    2b8a:	cb 01       	movw	r24, r22
    2b8c:	9e 83       	std	Y+6, r25	; 0x06
    2b8e:	8d 83       	std	Y+5, r24	; 0x05
    2b90:	8d 81       	ldd	r24, Y+5	; 0x05
    2b92:	9e 81       	ldd	r25, Y+6	; 0x06
    2b94:	9a 83       	std	Y+2, r25	; 0x02
    2b96:	89 83       	std	Y+1, r24	; 0x01
    2b98:	89 81       	ldd	r24, Y+1	; 0x01
    2b9a:	9a 81       	ldd	r25, Y+2	; 0x02
    2b9c:	01 97       	sbiw	r24, 0x01	; 1
    2b9e:	f1 f7       	brne	.-4      	; 0x2b9c <MUART_voidSendString+0xf8>
    2ba0:	9a 83       	std	Y+2, r25	; 0x02
    2ba2:	89 83       	std	Y+1, r24	; 0x01
	{
		_delay_ms(50);
		MUART_voidSendData( A_ptrString[LOC_u8Iterator]);
    2ba4:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ba6:	28 2f       	mov	r18, r24
    2ba8:	30 e0       	ldi	r19, 0x00	; 0
    2baa:	88 89       	ldd	r24, Y+16	; 0x10
    2bac:	99 89       	ldd	r25, Y+17	; 0x11
    2bae:	fc 01       	movw	r30, r24
    2bb0:	e2 0f       	add	r30, r18
    2bb2:	f3 1f       	adc	r31, r19
    2bb4:	80 81       	ld	r24, Z
    2bb6:	0e 94 38 15 	call	0x2a70	; 0x2a70 <MUART_voidSendData>
		LOC_u8Iterator++;
    2bba:	8f 85       	ldd	r24, Y+15	; 0x0f
    2bbc:	8f 5f       	subi	r24, 0xFF	; 255
    2bbe:	8f 87       	std	Y+15, r24	; 0x0f
}

void MUART_voidSendString(u8 * A_ptrString)
{
	u8 LOC_u8Iterator=0;
	while( A_ptrString[LOC_u8Iterator])
    2bc0:	8f 85       	ldd	r24, Y+15	; 0x0f
    2bc2:	28 2f       	mov	r18, r24
    2bc4:	30 e0       	ldi	r19, 0x00	; 0
    2bc6:	88 89       	ldd	r24, Y+16	; 0x10
    2bc8:	99 89       	ldd	r25, Y+17	; 0x11
    2bca:	fc 01       	movw	r30, r24
    2bcc:	e2 0f       	add	r30, r18
    2bce:	f3 1f       	adc	r31, r19
    2bd0:	80 81       	ld	r24, Z
    2bd2:	88 23       	and	r24, r24
    2bd4:	09 f0       	breq	.+2      	; 0x2bd8 <MUART_voidSendString+0x134>
    2bd6:	74 cf       	rjmp	.-280    	; 0x2ac0 <MUART_voidSendString+0x1c>
		MUART_voidSendData( A_ptrString[LOC_u8Iterator]);
		LOC_u8Iterator++;

	}

}
    2bd8:	61 96       	adiw	r28, 0x11	; 17
    2bda:	0f b6       	in	r0, 0x3f	; 63
    2bdc:	f8 94       	cli
    2bde:	de bf       	out	0x3e, r29	; 62
    2be0:	0f be       	out	0x3f, r0	; 63
    2be2:	cd bf       	out	0x3d, r28	; 61
    2be4:	cf 91       	pop	r28
    2be6:	df 91       	pop	r29
    2be8:	08 95       	ret

00002bea <MUART_voidRecieveData>:

u8 MUART_voidRecieveData(void)
{
    2bea:	df 93       	push	r29
    2bec:	cf 93       	push	r28
    2bee:	cd b7       	in	r28, 0x3d	; 61
    2bf0:	de b7       	in	r29, 0x3e	; 62
	while(GET_BIT(UCSRA, UCSRA_RXC)==0);
    2bf2:	eb e2       	ldi	r30, 0x2B	; 43
    2bf4:	f0 e0       	ldi	r31, 0x00	; 0
    2bf6:	80 81       	ld	r24, Z
    2bf8:	88 23       	and	r24, r24
    2bfa:	dc f7       	brge	.-10     	; 0x2bf2 <MUART_voidRecieveData+0x8>
	
	return UDR;
    2bfc:	ec e2       	ldi	r30, 0x2C	; 44
    2bfe:	f0 e0       	ldi	r31, 0x00	; 0
    2c00:	80 81       	ld	r24, Z
}
    2c02:	cf 91       	pop	r28
    2c04:	df 91       	pop	r29
    2c06:	08 95       	ret

00002c08 <MUART_voidRecieveString>:

void MUART_voidRecieveString(u8 * A_ptrString)
{
    2c08:	0f 93       	push	r16
    2c0a:	1f 93       	push	r17
    2c0c:	df 93       	push	r29
    2c0e:	cf 93       	push	r28
    2c10:	00 d0       	rcall	.+0      	; 0x2c12 <MUART_voidRecieveString+0xa>
    2c12:	0f 92       	push	r0
    2c14:	cd b7       	in	r28, 0x3d	; 61
    2c16:	de b7       	in	r29, 0x3e	; 62
    2c18:	9b 83       	std	Y+3, r25	; 0x03
    2c1a:	8a 83       	std	Y+2, r24	; 0x02
	u8 LOC_u8Iterator=0;
    2c1c:	19 82       	std	Y+1, r1	; 0x01
	A_ptrString[LOC_u8Iterator]=MUART_voidRecieveData();
    2c1e:	89 81       	ldd	r24, Y+1	; 0x01
    2c20:	28 2f       	mov	r18, r24
    2c22:	30 e0       	ldi	r19, 0x00	; 0
    2c24:	8a 81       	ldd	r24, Y+2	; 0x02
    2c26:	9b 81       	ldd	r25, Y+3	; 0x03
    2c28:	8c 01       	movw	r16, r24
    2c2a:	02 0f       	add	r16, r18
    2c2c:	13 1f       	adc	r17, r19
    2c2e:	0e 94 f5 15 	call	0x2bea	; 0x2bea <MUART_voidRecieveData>
    2c32:	f8 01       	movw	r30, r16
    2c34:	80 83       	st	Z, r24
    2c36:	0f c0       	rjmp	.+30     	; 0x2c56 <MUART_voidRecieveString+0x4e>
	while( A_ptrString[LOC_u8Iterator])
	{	LOC_u8Iterator++;
    2c38:	89 81       	ldd	r24, Y+1	; 0x01
    2c3a:	8f 5f       	subi	r24, 0xFF	; 255
    2c3c:	89 83       	std	Y+1, r24	; 0x01

		A_ptrString[LOC_u8Iterator]=MUART_voidRecieveData();
    2c3e:	89 81       	ldd	r24, Y+1	; 0x01
    2c40:	28 2f       	mov	r18, r24
    2c42:	30 e0       	ldi	r19, 0x00	; 0
    2c44:	8a 81       	ldd	r24, Y+2	; 0x02
    2c46:	9b 81       	ldd	r25, Y+3	; 0x03
    2c48:	8c 01       	movw	r16, r24
    2c4a:	02 0f       	add	r16, r18
    2c4c:	13 1f       	adc	r17, r19
    2c4e:	0e 94 f5 15 	call	0x2bea	; 0x2bea <MUART_voidRecieveData>
    2c52:	f8 01       	movw	r30, r16
    2c54:	80 83       	st	Z, r24

void MUART_voidRecieveString(u8 * A_ptrString)
{
	u8 LOC_u8Iterator=0;
	A_ptrString[LOC_u8Iterator]=MUART_voidRecieveData();
	while( A_ptrString[LOC_u8Iterator])
    2c56:	89 81       	ldd	r24, Y+1	; 0x01
    2c58:	28 2f       	mov	r18, r24
    2c5a:	30 e0       	ldi	r19, 0x00	; 0
    2c5c:	8a 81       	ldd	r24, Y+2	; 0x02
    2c5e:	9b 81       	ldd	r25, Y+3	; 0x03
    2c60:	fc 01       	movw	r30, r24
    2c62:	e2 0f       	add	r30, r18
    2c64:	f3 1f       	adc	r31, r19
    2c66:	80 81       	ld	r24, Z
    2c68:	88 23       	and	r24, r24
    2c6a:	31 f7       	brne	.-52     	; 0x2c38 <MUART_voidRecieveString+0x30>
	{	LOC_u8Iterator++;

		A_ptrString[LOC_u8Iterator]=MUART_voidRecieveData();

	}
}
    2c6c:	0f 90       	pop	r0
    2c6e:	0f 90       	pop	r0
    2c70:	0f 90       	pop	r0
    2c72:	cf 91       	pop	r28
    2c74:	df 91       	pop	r29
    2c76:	1f 91       	pop	r17
    2c78:	0f 91       	pop	r16
    2c7a:	08 95       	ret

00002c7c <TIMER1_voidResetInti>:
#include "TIMER1_private.h"
#include "TIMER1_config.h"
#include "TIMER1_interface.h"

void TIMER1_voidResetInti(void)
{
    2c7c:	df 93       	push	r29
    2c7e:	cf 93       	push	r28
    2c80:	cd b7       	in	r28, 0x3d	; 61
    2c82:	de b7       	in	r29, 0x3e	; 62
	/*PRESCALLER*/
		TCCR1B&= 0b11111000;
    2c84:	ae e4       	ldi	r26, 0x4E	; 78
    2c86:	b0 e0       	ldi	r27, 0x00	; 0
    2c88:	ee e4       	ldi	r30, 0x4E	; 78
    2c8a:	f0 e0       	ldi	r31, 0x00	; 0
    2c8c:	80 81       	ld	r24, Z
    2c8e:	88 7f       	andi	r24, 0xF8	; 248
    2c90:	8c 93       	st	X, r24
		TCCR1B|= TIMER1_PRESCALLER;
    2c92:	ae e4       	ldi	r26, 0x4E	; 78
    2c94:	b0 e0       	ldi	r27, 0x00	; 0
    2c96:	ee e4       	ldi	r30, 0x4E	; 78
    2c98:	f0 e0       	ldi	r31, 0x00	; 0
    2c9a:	80 81       	ld	r24, Z
    2c9c:	81 60       	ori	r24, 0x01	; 1
    2c9e:	8c 93       	st	X, r24
		/*set control register to normal mode operation */
     	TCCR1A = 0;
    2ca0:	ef e4       	ldi	r30, 0x4F	; 79
    2ca2:	f0 e0       	ldi	r31, 0x00	; 0
    2ca4:	10 82       	st	Z, r1
     	/* clear ICU Flag */
	    TIFR = (1<<5);
    2ca6:	e8 e5       	ldi	r30, 0x58	; 88
    2ca8:	f0 e0       	ldi	r31, 0x00	; 0
    2caa:	80 e2       	ldi	r24, 0x20	; 32
    2cac:	80 83       	st	Z, r24
	    /*set ICU noise canceler*/
	    SET_BIT(TCCR1B,7);
    2cae:	ae e4       	ldi	r26, 0x4E	; 78
    2cb0:	b0 e0       	ldi	r27, 0x00	; 0
    2cb2:	ee e4       	ldi	r30, 0x4E	; 78
    2cb4:	f0 e0       	ldi	r31, 0x00	; 0
    2cb6:	80 81       	ld	r24, Z
    2cb8:	80 68       	ori	r24, 0x80	; 128
    2cba:	8c 93       	st	X, r24
	    /* clear counter register */
	    TCNT1=0;
    2cbc:	ec e4       	ldi	r30, 0x4C	; 76
    2cbe:	f0 e0       	ldi	r31, 0x00	; 0
    2cc0:	10 82       	st	Z, r1
}
    2cc2:	cf 91       	pop	r28
    2cc4:	df 91       	pop	r29
    2cc6:	08 95       	ret

00002cc8 <TIMER1_voidClearFlag>:

void TIMER1_voidClearFlag(u8 Copy_u8InterruptFlag)
{
    2cc8:	df 93       	push	r29
    2cca:	cf 93       	push	r28
    2ccc:	0f 92       	push	r0
    2cce:	cd b7       	in	r28, 0x3d	; 61
    2cd0:	de b7       	in	r29, 0x3e	; 62
    2cd2:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(TIFR,Copy_u8InterruptFlag);
    2cd4:	a8 e5       	ldi	r26, 0x58	; 88
    2cd6:	b0 e0       	ldi	r27, 0x00	; 0
    2cd8:	e8 e5       	ldi	r30, 0x58	; 88
    2cda:	f0 e0       	ldi	r31, 0x00	; 0
    2cdc:	80 81       	ld	r24, Z
    2cde:	48 2f       	mov	r20, r24
    2ce0:	89 81       	ldd	r24, Y+1	; 0x01
    2ce2:	28 2f       	mov	r18, r24
    2ce4:	30 e0       	ldi	r19, 0x00	; 0
    2ce6:	81 e0       	ldi	r24, 0x01	; 1
    2ce8:	90 e0       	ldi	r25, 0x00	; 0
    2cea:	02 2e       	mov	r0, r18
    2cec:	02 c0       	rjmp	.+4      	; 0x2cf2 <TIMER1_voidClearFlag+0x2a>
    2cee:	88 0f       	add	r24, r24
    2cf0:	99 1f       	adc	r25, r25
    2cf2:	0a 94       	dec	r0
    2cf4:	e2 f7       	brpl	.-8      	; 0x2cee <TIMER1_voidClearFlag+0x26>
    2cf6:	84 2b       	or	r24, r20
    2cf8:	8c 93       	st	X, r24
}
    2cfa:	0f 90       	pop	r0
    2cfc:	cf 91       	pop	r28
    2cfe:	df 91       	pop	r29
    2d00:	08 95       	ret

00002d02 <TIMER1_voidGetFlag>:

u8 TIMER1_voidGetFlag(u8 Copy_u8InterruptFlag)
{
    2d02:	df 93       	push	r29
    2d04:	cf 93       	push	r28
    2d06:	0f 92       	push	r0
    2d08:	cd b7       	in	r28, 0x3d	; 61
    2d0a:	de b7       	in	r29, 0x3e	; 62
    2d0c:	89 83       	std	Y+1, r24	; 0x01
	return GET_BIT(TIFR,Copy_u8InterruptFlag);
    2d0e:	e8 e5       	ldi	r30, 0x58	; 88
    2d10:	f0 e0       	ldi	r31, 0x00	; 0
    2d12:	80 81       	ld	r24, Z
    2d14:	28 2f       	mov	r18, r24
    2d16:	30 e0       	ldi	r19, 0x00	; 0
    2d18:	89 81       	ldd	r24, Y+1	; 0x01
    2d1a:	88 2f       	mov	r24, r24
    2d1c:	90 e0       	ldi	r25, 0x00	; 0
    2d1e:	a9 01       	movw	r20, r18
    2d20:	02 c0       	rjmp	.+4      	; 0x2d26 <TIMER1_voidGetFlag+0x24>
    2d22:	55 95       	asr	r21
    2d24:	47 95       	ror	r20
    2d26:	8a 95       	dec	r24
    2d28:	e2 f7       	brpl	.-8      	; 0x2d22 <TIMER1_voidGetFlag+0x20>
    2d2a:	ca 01       	movw	r24, r20
    2d2c:	81 70       	andi	r24, 0x01	; 1
}
    2d2e:	0f 90       	pop	r0
    2d30:	cf 91       	pop	r28
    2d32:	df 91       	pop	r29
    2d34:	08 95       	ret

00002d36 <TIMER1_voidSetICREdge>:

void TIMER1_voidSetICREdge(u8 Copy_u8ICREdge)
{
    2d36:	df 93       	push	r29
    2d38:	cf 93       	push	r28
    2d3a:	0f 92       	push	r0
    2d3c:	cd b7       	in	r28, 0x3d	; 61
    2d3e:	de b7       	in	r29, 0x3e	; 62
    2d40:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_u8ICREdge == FALLING_EDGE)
    2d42:	89 81       	ldd	r24, Y+1	; 0x01
    2d44:	88 23       	and	r24, r24
    2d46:	41 f4       	brne	.+16     	; 0x2d58 <TIMER1_voidSetICREdge+0x22>
		CLR_BIT(TCCR1B,6);
    2d48:	ae e4       	ldi	r26, 0x4E	; 78
    2d4a:	b0 e0       	ldi	r27, 0x00	; 0
    2d4c:	ee e4       	ldi	r30, 0x4E	; 78
    2d4e:	f0 e0       	ldi	r31, 0x00	; 0
    2d50:	80 81       	ld	r24, Z
    2d52:	8f 7b       	andi	r24, 0xBF	; 191
    2d54:	8c 93       	st	X, r24
    2d56:	0a c0       	rjmp	.+20     	; 0x2d6c <TIMER1_voidSetICREdge+0x36>
	else if( Copy_u8ICREdge == RISING_EDGE)
    2d58:	89 81       	ldd	r24, Y+1	; 0x01
    2d5a:	81 30       	cpi	r24, 0x01	; 1
    2d5c:	39 f4       	brne	.+14     	; 0x2d6c <TIMER1_voidSetICREdge+0x36>
		SET_BIT(TCCR1B,6);
    2d5e:	ae e4       	ldi	r26, 0x4E	; 78
    2d60:	b0 e0       	ldi	r27, 0x00	; 0
    2d62:	ee e4       	ldi	r30, 0x4E	; 78
    2d64:	f0 e0       	ldi	r31, 0x00	; 0
    2d66:	80 81       	ld	r24, Z
    2d68:	80 64       	ori	r24, 0x40	; 64
    2d6a:	8c 93       	st	X, r24
}
    2d6c:	0f 90       	pop	r0
    2d6e:	cf 91       	pop	r28
    2d70:	df 91       	pop	r29
    2d72:	08 95       	ret

00002d74 <TIMER1_voidSetStopTimer>:

void TIMER1_voidSetStopTimer(void )
{
    2d74:	df 93       	push	r29
    2d76:	cf 93       	push	r28
    2d78:	cd b7       	in	r28, 0x3d	; 61
    2d7a:	de b7       	in	r29, 0x3e	; 62
	TCCR1B=0;
    2d7c:	ee e4       	ldi	r30, 0x4E	; 78
    2d7e:	f0 e0       	ldi	r31, 0x00	; 0
    2d80:	10 82       	st	Z, r1
}
    2d82:	cf 91       	pop	r28
    2d84:	df 91       	pop	r29
    2d86:	08 95       	ret

00002d88 <DIO_enumSetPortDirection>:
#include "DIO_interface.h"


   /* function to set the port input or output */
DIO_ErrorStatus DIO_enumSetPortDirection(u8 copy_u8PORT,u8 copy_u8Direction)
{
    2d88:	df 93       	push	r29
    2d8a:	cf 93       	push	r28
    2d8c:	00 d0       	rcall	.+0      	; 0x2d8e <DIO_enumSetPortDirection+0x6>
    2d8e:	00 d0       	rcall	.+0      	; 0x2d90 <DIO_enumSetPortDirection+0x8>
    2d90:	0f 92       	push	r0
    2d92:	cd b7       	in	r28, 0x3d	; 61
    2d94:	de b7       	in	r29, 0x3e	; 62
    2d96:	8a 83       	std	Y+2, r24	; 0x02
    2d98:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus Loc_enumState =DIO_OK;
    2d9a:	81 e0       	ldi	r24, 0x01	; 1
    2d9c:	89 83       	std	Y+1, r24	; 0x01

		switch(copy_u8PORT)
    2d9e:	8a 81       	ldd	r24, Y+2	; 0x02
    2da0:	28 2f       	mov	r18, r24
    2da2:	30 e0       	ldi	r19, 0x00	; 0
    2da4:	3d 83       	std	Y+5, r19	; 0x05
    2da6:	2c 83       	std	Y+4, r18	; 0x04
    2da8:	8c 81       	ldd	r24, Y+4	; 0x04
    2daa:	9d 81       	ldd	r25, Y+5	; 0x05
    2dac:	81 30       	cpi	r24, 0x01	; 1
    2dae:	91 05       	cpc	r25, r1
    2db0:	d1 f0       	breq	.+52     	; 0x2de6 <DIO_enumSetPortDirection+0x5e>
    2db2:	2c 81       	ldd	r18, Y+4	; 0x04
    2db4:	3d 81       	ldd	r19, Y+5	; 0x05
    2db6:	22 30       	cpi	r18, 0x02	; 2
    2db8:	31 05       	cpc	r19, r1
    2dba:	2c f4       	brge	.+10     	; 0x2dc6 <DIO_enumSetPortDirection+0x3e>
    2dbc:	8c 81       	ldd	r24, Y+4	; 0x04
    2dbe:	9d 81       	ldd	r25, Y+5	; 0x05
    2dc0:	00 97       	sbiw	r24, 0x00	; 0
    2dc2:	61 f0       	breq	.+24     	; 0x2ddc <DIO_enumSetPortDirection+0x54>
    2dc4:	1f c0       	rjmp	.+62     	; 0x2e04 <DIO_enumSetPortDirection+0x7c>
    2dc6:	2c 81       	ldd	r18, Y+4	; 0x04
    2dc8:	3d 81       	ldd	r19, Y+5	; 0x05
    2dca:	22 30       	cpi	r18, 0x02	; 2
    2dcc:	31 05       	cpc	r19, r1
    2dce:	81 f0       	breq	.+32     	; 0x2df0 <DIO_enumSetPortDirection+0x68>
    2dd0:	8c 81       	ldd	r24, Y+4	; 0x04
    2dd2:	9d 81       	ldd	r25, Y+5	; 0x05
    2dd4:	83 30       	cpi	r24, 0x03	; 3
    2dd6:	91 05       	cpc	r25, r1
    2dd8:	81 f0       	breq	.+32     	; 0x2dfa <DIO_enumSetPortDirection+0x72>
    2dda:	14 c0       	rjmp	.+40     	; 0x2e04 <DIO_enumSetPortDirection+0x7c>
		{
			case DIO_PORTA: DDRA_REG =copy_u8Direction;break;
    2ddc:	ea e3       	ldi	r30, 0x3A	; 58
    2dde:	f0 e0       	ldi	r31, 0x00	; 0
    2de0:	8b 81       	ldd	r24, Y+3	; 0x03
    2de2:	80 83       	st	Z, r24
    2de4:	10 c0       	rjmp	.+32     	; 0x2e06 <DIO_enumSetPortDirection+0x7e>
			case DIO_PORTB: DDRB_REG =copy_u8Direction;break;
    2de6:	e7 e3       	ldi	r30, 0x37	; 55
    2de8:	f0 e0       	ldi	r31, 0x00	; 0
    2dea:	8b 81       	ldd	r24, Y+3	; 0x03
    2dec:	80 83       	st	Z, r24
    2dee:	0b c0       	rjmp	.+22     	; 0x2e06 <DIO_enumSetPortDirection+0x7e>
			case DIO_PORTC: DDRC_REG =copy_u8Direction;break;
    2df0:	e4 e3       	ldi	r30, 0x34	; 52
    2df2:	f0 e0       	ldi	r31, 0x00	; 0
    2df4:	8b 81       	ldd	r24, Y+3	; 0x03
    2df6:	80 83       	st	Z, r24
    2df8:	06 c0       	rjmp	.+12     	; 0x2e06 <DIO_enumSetPortDirection+0x7e>
			case DIO_PORTD: DDRD_REG =copy_u8Direction;break;
    2dfa:	e1 e3       	ldi	r30, 0x31	; 49
    2dfc:	f0 e0       	ldi	r31, 0x00	; 0
    2dfe:	8b 81       	ldd	r24, Y+3	; 0x03
    2e00:	80 83       	st	Z, r24
    2e02:	01 c0       	rjmp	.+2      	; 0x2e06 <DIO_enumSetPortDirection+0x7e>
			default: Loc_enumState =DIO_NOK;
    2e04:	19 82       	std	Y+1, r1	; 0x01
		}

		
 return Loc_enumState;
    2e06:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e08:	0f 90       	pop	r0
    2e0a:	0f 90       	pop	r0
    2e0c:	0f 90       	pop	r0
    2e0e:	0f 90       	pop	r0
    2e10:	0f 90       	pop	r0
    2e12:	cf 91       	pop	r28
    2e14:	df 91       	pop	r29
    2e16:	08 95       	ret

00002e18 <DIO_enumSetPortValue>:

   /* function to set the value(high or low) in port */ 
DIO_ErrorStatus DIO_enumSetPortValue(u8 copy_u8PORT,u8 copy_u8Value)
{
    2e18:	df 93       	push	r29
    2e1a:	cf 93       	push	r28
    2e1c:	00 d0       	rcall	.+0      	; 0x2e1e <DIO_enumSetPortValue+0x6>
    2e1e:	00 d0       	rcall	.+0      	; 0x2e20 <DIO_enumSetPortValue+0x8>
    2e20:	0f 92       	push	r0
    2e22:	cd b7       	in	r28, 0x3d	; 61
    2e24:	de b7       	in	r29, 0x3e	; 62
    2e26:	8a 83       	std	Y+2, r24	; 0x02
    2e28:	6b 83       	std	Y+3, r22	; 0x03
   DIO_ErrorStatus Loc_enumState=DIO_OK;
    2e2a:	81 e0       	ldi	r24, 0x01	; 1
    2e2c:	89 83       	std	Y+1, r24	; 0x01
   
	 switch(copy_u8PORT)
    2e2e:	8a 81       	ldd	r24, Y+2	; 0x02
    2e30:	28 2f       	mov	r18, r24
    2e32:	30 e0       	ldi	r19, 0x00	; 0
    2e34:	3d 83       	std	Y+5, r19	; 0x05
    2e36:	2c 83       	std	Y+4, r18	; 0x04
    2e38:	8c 81       	ldd	r24, Y+4	; 0x04
    2e3a:	9d 81       	ldd	r25, Y+5	; 0x05
    2e3c:	81 30       	cpi	r24, 0x01	; 1
    2e3e:	91 05       	cpc	r25, r1
    2e40:	d1 f0       	breq	.+52     	; 0x2e76 <DIO_enumSetPortValue+0x5e>
    2e42:	2c 81       	ldd	r18, Y+4	; 0x04
    2e44:	3d 81       	ldd	r19, Y+5	; 0x05
    2e46:	22 30       	cpi	r18, 0x02	; 2
    2e48:	31 05       	cpc	r19, r1
    2e4a:	2c f4       	brge	.+10     	; 0x2e56 <DIO_enumSetPortValue+0x3e>
    2e4c:	8c 81       	ldd	r24, Y+4	; 0x04
    2e4e:	9d 81       	ldd	r25, Y+5	; 0x05
    2e50:	00 97       	sbiw	r24, 0x00	; 0
    2e52:	61 f0       	breq	.+24     	; 0x2e6c <DIO_enumSetPortValue+0x54>
    2e54:	1f c0       	rjmp	.+62     	; 0x2e94 <DIO_enumSetPortValue+0x7c>
    2e56:	2c 81       	ldd	r18, Y+4	; 0x04
    2e58:	3d 81       	ldd	r19, Y+5	; 0x05
    2e5a:	22 30       	cpi	r18, 0x02	; 2
    2e5c:	31 05       	cpc	r19, r1
    2e5e:	81 f0       	breq	.+32     	; 0x2e80 <DIO_enumSetPortValue+0x68>
    2e60:	8c 81       	ldd	r24, Y+4	; 0x04
    2e62:	9d 81       	ldd	r25, Y+5	; 0x05
    2e64:	83 30       	cpi	r24, 0x03	; 3
    2e66:	91 05       	cpc	r25, r1
    2e68:	81 f0       	breq	.+32     	; 0x2e8a <DIO_enumSetPortValue+0x72>
    2e6a:	14 c0       	rjmp	.+40     	; 0x2e94 <DIO_enumSetPortValue+0x7c>
	 {
		 case DIO_PORTA:PORTA_REG=copy_u8Value;break;
    2e6c:	eb e3       	ldi	r30, 0x3B	; 59
    2e6e:	f0 e0       	ldi	r31, 0x00	; 0
    2e70:	8b 81       	ldd	r24, Y+3	; 0x03
    2e72:	80 83       	st	Z, r24
    2e74:	10 c0       	rjmp	.+32     	; 0x2e96 <DIO_enumSetPortValue+0x7e>
		 case DIO_PORTB:PORTB_REG=copy_u8Value;break;
    2e76:	e8 e3       	ldi	r30, 0x38	; 56
    2e78:	f0 e0       	ldi	r31, 0x00	; 0
    2e7a:	8b 81       	ldd	r24, Y+3	; 0x03
    2e7c:	80 83       	st	Z, r24
    2e7e:	0b c0       	rjmp	.+22     	; 0x2e96 <DIO_enumSetPortValue+0x7e>
		 case DIO_PORTC:PORTC_REG=copy_u8Value;break;
    2e80:	e5 e3       	ldi	r30, 0x35	; 53
    2e82:	f0 e0       	ldi	r31, 0x00	; 0
    2e84:	8b 81       	ldd	r24, Y+3	; 0x03
    2e86:	80 83       	st	Z, r24
    2e88:	06 c0       	rjmp	.+12     	; 0x2e96 <DIO_enumSetPortValue+0x7e>
		 case DIO_PORTD:PORTD_REG=copy_u8Value;break;
    2e8a:	e2 e3       	ldi	r30, 0x32	; 50
    2e8c:	f0 e0       	ldi	r31, 0x00	; 0
    2e8e:	8b 81       	ldd	r24, Y+3	; 0x03
    2e90:	80 83       	st	Z, r24
    2e92:	01 c0       	rjmp	.+2      	; 0x2e96 <DIO_enumSetPortValue+0x7e>
		 default: Loc_enumState=DIO_NOK;
    2e94:	19 82       	std	Y+1, r1	; 0x01
	 } 
   
   
	 
 return Loc_enumState;
    2e96:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e98:	0f 90       	pop	r0
    2e9a:	0f 90       	pop	r0
    2e9c:	0f 90       	pop	r0
    2e9e:	0f 90       	pop	r0
    2ea0:	0f 90       	pop	r0
    2ea2:	cf 91       	pop	r28
    2ea4:	df 91       	pop	r29
    2ea6:	08 95       	ret

00002ea8 <DIO_enumGetPortValue>:

  /* function to get the value(high or low) from port */ 
DIO_ErrorStatus DIO_enumGetPortValue(u8 copy_u8PORT,u8 *copy_PtrData)
{
    2ea8:	df 93       	push	r29
    2eaa:	cf 93       	push	r28
    2eac:	00 d0       	rcall	.+0      	; 0x2eae <DIO_enumGetPortValue+0x6>
    2eae:	00 d0       	rcall	.+0      	; 0x2eb0 <DIO_enumGetPortValue+0x8>
    2eb0:	00 d0       	rcall	.+0      	; 0x2eb2 <DIO_enumGetPortValue+0xa>
    2eb2:	cd b7       	in	r28, 0x3d	; 61
    2eb4:	de b7       	in	r29, 0x3e	; 62
    2eb6:	8a 83       	std	Y+2, r24	; 0x02
    2eb8:	7c 83       	std	Y+4, r23	; 0x04
    2eba:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus Loc_enumState=DIO_OK;
    2ebc:	81 e0       	ldi	r24, 0x01	; 1
    2ebe:	89 83       	std	Y+1, r24	; 0x01
	 switch(copy_u8PORT)
    2ec0:	8a 81       	ldd	r24, Y+2	; 0x02
    2ec2:	28 2f       	mov	r18, r24
    2ec4:	30 e0       	ldi	r19, 0x00	; 0
    2ec6:	3e 83       	std	Y+6, r19	; 0x06
    2ec8:	2d 83       	std	Y+5, r18	; 0x05
    2eca:	8d 81       	ldd	r24, Y+5	; 0x05
    2ecc:	9e 81       	ldd	r25, Y+6	; 0x06
    2ece:	81 30       	cpi	r24, 0x01	; 1
    2ed0:	91 05       	cpc	r25, r1
    2ed2:	e1 f0       	breq	.+56     	; 0x2f0c <DIO_enumGetPortValue+0x64>
    2ed4:	2d 81       	ldd	r18, Y+5	; 0x05
    2ed6:	3e 81       	ldd	r19, Y+6	; 0x06
    2ed8:	22 30       	cpi	r18, 0x02	; 2
    2eda:	31 05       	cpc	r19, r1
    2edc:	2c f4       	brge	.+10     	; 0x2ee8 <DIO_enumGetPortValue+0x40>
    2ede:	8d 81       	ldd	r24, Y+5	; 0x05
    2ee0:	9e 81       	ldd	r25, Y+6	; 0x06
    2ee2:	00 97       	sbiw	r24, 0x00	; 0
    2ee4:	61 f0       	breq	.+24     	; 0x2efe <DIO_enumGetPortValue+0x56>
    2ee6:	27 c0       	rjmp	.+78     	; 0x2f36 <DIO_enumGetPortValue+0x8e>
    2ee8:	2d 81       	ldd	r18, Y+5	; 0x05
    2eea:	3e 81       	ldd	r19, Y+6	; 0x06
    2eec:	22 30       	cpi	r18, 0x02	; 2
    2eee:	31 05       	cpc	r19, r1
    2ef0:	a1 f0       	breq	.+40     	; 0x2f1a <DIO_enumGetPortValue+0x72>
    2ef2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ef4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ef6:	83 30       	cpi	r24, 0x03	; 3
    2ef8:	91 05       	cpc	r25, r1
    2efa:	b1 f0       	breq	.+44     	; 0x2f28 <DIO_enumGetPortValue+0x80>
    2efc:	1c c0       	rjmp	.+56     	; 0x2f36 <DIO_enumGetPortValue+0x8e>
	 {
		 case DIO_PORTA:*copy_PtrData=PINA_REG;break;
    2efe:	e9 e3       	ldi	r30, 0x39	; 57
    2f00:	f0 e0       	ldi	r31, 0x00	; 0
    2f02:	80 81       	ld	r24, Z
    2f04:	eb 81       	ldd	r30, Y+3	; 0x03
    2f06:	fc 81       	ldd	r31, Y+4	; 0x04
    2f08:	80 83       	st	Z, r24
    2f0a:	16 c0       	rjmp	.+44     	; 0x2f38 <DIO_enumGetPortValue+0x90>
		 case DIO_PORTB:*copy_PtrData=PINB_REG;break;
    2f0c:	e6 e3       	ldi	r30, 0x36	; 54
    2f0e:	f0 e0       	ldi	r31, 0x00	; 0
    2f10:	80 81       	ld	r24, Z
    2f12:	eb 81       	ldd	r30, Y+3	; 0x03
    2f14:	fc 81       	ldd	r31, Y+4	; 0x04
    2f16:	80 83       	st	Z, r24
    2f18:	0f c0       	rjmp	.+30     	; 0x2f38 <DIO_enumGetPortValue+0x90>
		 case DIO_PORTC:*copy_PtrData=PINC_REG;break;
    2f1a:	e3 e3       	ldi	r30, 0x33	; 51
    2f1c:	f0 e0       	ldi	r31, 0x00	; 0
    2f1e:	80 81       	ld	r24, Z
    2f20:	eb 81       	ldd	r30, Y+3	; 0x03
    2f22:	fc 81       	ldd	r31, Y+4	; 0x04
    2f24:	80 83       	st	Z, r24
    2f26:	08 c0       	rjmp	.+16     	; 0x2f38 <DIO_enumGetPortValue+0x90>
		 case DIO_PORTD:*copy_PtrData=PIND_REG;break;
    2f28:	e0 e3       	ldi	r30, 0x30	; 48
    2f2a:	f0 e0       	ldi	r31, 0x00	; 0
    2f2c:	80 81       	ld	r24, Z
    2f2e:	eb 81       	ldd	r30, Y+3	; 0x03
    2f30:	fc 81       	ldd	r31, Y+4	; 0x04
    2f32:	80 83       	st	Z, r24
    2f34:	01 c0       	rjmp	.+2      	; 0x2f38 <DIO_enumGetPortValue+0x90>
		 default: Loc_enumState=DIO_NOK;
    2f36:	19 82       	std	Y+1, r1	; 0x01
	 } 
	
 return Loc_enumState;
    2f38:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f3a:	26 96       	adiw	r28, 0x06	; 6
    2f3c:	0f b6       	in	r0, 0x3f	; 63
    2f3e:	f8 94       	cli
    2f40:	de bf       	out	0x3e, r29	; 62
    2f42:	0f be       	out	0x3f, r0	; 63
    2f44:	cd bf       	out	0x3d, r28	; 61
    2f46:	cf 91       	pop	r28
    2f48:	df 91       	pop	r29
    2f4a:	08 95       	ret

00002f4c <DIO_enumTogglePortValue>:

 /* function to toggle the value(high or low) in port */  
DIO_ErrorStatus DIO_enumTogglePortValue(u8 copy_u8PORT)
{
    2f4c:	df 93       	push	r29
    2f4e:	cf 93       	push	r28
    2f50:	00 d0       	rcall	.+0      	; 0x2f52 <DIO_enumTogglePortValue+0x6>
    2f52:	00 d0       	rcall	.+0      	; 0x2f54 <DIO_enumTogglePortValue+0x8>
    2f54:	cd b7       	in	r28, 0x3d	; 61
    2f56:	de b7       	in	r29, 0x3e	; 62
    2f58:	8a 83       	std	Y+2, r24	; 0x02
	DIO_ErrorStatus Loc_enumState=DIO_OK;
    2f5a:	81 e0       	ldi	r24, 0x01	; 1
    2f5c:	89 83       	std	Y+1, r24	; 0x01
	 switch(copy_u8PORT)
    2f5e:	8a 81       	ldd	r24, Y+2	; 0x02
    2f60:	28 2f       	mov	r18, r24
    2f62:	30 e0       	ldi	r19, 0x00	; 0
    2f64:	3c 83       	std	Y+4, r19	; 0x04
    2f66:	2b 83       	std	Y+3, r18	; 0x03
    2f68:	8b 81       	ldd	r24, Y+3	; 0x03
    2f6a:	9c 81       	ldd	r25, Y+4	; 0x04
    2f6c:	81 30       	cpi	r24, 0x01	; 1
    2f6e:	91 05       	cpc	r25, r1
    2f70:	e9 f0       	breq	.+58     	; 0x2fac <DIO_enumTogglePortValue+0x60>
    2f72:	2b 81       	ldd	r18, Y+3	; 0x03
    2f74:	3c 81       	ldd	r19, Y+4	; 0x04
    2f76:	22 30       	cpi	r18, 0x02	; 2
    2f78:	31 05       	cpc	r19, r1
    2f7a:	2c f4       	brge	.+10     	; 0x2f86 <DIO_enumTogglePortValue+0x3a>
    2f7c:	8b 81       	ldd	r24, Y+3	; 0x03
    2f7e:	9c 81       	ldd	r25, Y+4	; 0x04
    2f80:	00 97       	sbiw	r24, 0x00	; 0
    2f82:	61 f0       	breq	.+24     	; 0x2f9c <DIO_enumTogglePortValue+0x50>
    2f84:	2b c0       	rjmp	.+86     	; 0x2fdc <DIO_enumTogglePortValue+0x90>
    2f86:	2b 81       	ldd	r18, Y+3	; 0x03
    2f88:	3c 81       	ldd	r19, Y+4	; 0x04
    2f8a:	22 30       	cpi	r18, 0x02	; 2
    2f8c:	31 05       	cpc	r19, r1
    2f8e:	b1 f0       	breq	.+44     	; 0x2fbc <DIO_enumTogglePortValue+0x70>
    2f90:	8b 81       	ldd	r24, Y+3	; 0x03
    2f92:	9c 81       	ldd	r25, Y+4	; 0x04
    2f94:	83 30       	cpi	r24, 0x03	; 3
    2f96:	91 05       	cpc	r25, r1
    2f98:	c9 f0       	breq	.+50     	; 0x2fcc <DIO_enumTogglePortValue+0x80>
    2f9a:	20 c0       	rjmp	.+64     	; 0x2fdc <DIO_enumTogglePortValue+0x90>
	 {
		 case DIO_PORTA:PORTA_REG^=0xff;break;
    2f9c:	ab e3       	ldi	r26, 0x3B	; 59
    2f9e:	b0 e0       	ldi	r27, 0x00	; 0
    2fa0:	eb e3       	ldi	r30, 0x3B	; 59
    2fa2:	f0 e0       	ldi	r31, 0x00	; 0
    2fa4:	80 81       	ld	r24, Z
    2fa6:	80 95       	com	r24
    2fa8:	8c 93       	st	X, r24
    2faa:	19 c0       	rjmp	.+50     	; 0x2fde <DIO_enumTogglePortValue+0x92>
		 case DIO_PORTB:PORTB_REG^=0xff;break;
    2fac:	a8 e3       	ldi	r26, 0x38	; 56
    2fae:	b0 e0       	ldi	r27, 0x00	; 0
    2fb0:	e8 e3       	ldi	r30, 0x38	; 56
    2fb2:	f0 e0       	ldi	r31, 0x00	; 0
    2fb4:	80 81       	ld	r24, Z
    2fb6:	80 95       	com	r24
    2fb8:	8c 93       	st	X, r24
    2fba:	11 c0       	rjmp	.+34     	; 0x2fde <DIO_enumTogglePortValue+0x92>
		 case DIO_PORTC:PORTC_REG^=0xff;break;
    2fbc:	a5 e3       	ldi	r26, 0x35	; 53
    2fbe:	b0 e0       	ldi	r27, 0x00	; 0
    2fc0:	e5 e3       	ldi	r30, 0x35	; 53
    2fc2:	f0 e0       	ldi	r31, 0x00	; 0
    2fc4:	80 81       	ld	r24, Z
    2fc6:	80 95       	com	r24
    2fc8:	8c 93       	st	X, r24
    2fca:	09 c0       	rjmp	.+18     	; 0x2fde <DIO_enumTogglePortValue+0x92>
		 case DIO_PORTD:PORTD_REG^=0xff;break;
    2fcc:	a2 e3       	ldi	r26, 0x32	; 50
    2fce:	b0 e0       	ldi	r27, 0x00	; 0
    2fd0:	e2 e3       	ldi	r30, 0x32	; 50
    2fd2:	f0 e0       	ldi	r31, 0x00	; 0
    2fd4:	80 81       	ld	r24, Z
    2fd6:	80 95       	com	r24
    2fd8:	8c 93       	st	X, r24
    2fda:	01 c0       	rjmp	.+2      	; 0x2fde <DIO_enumTogglePortValue+0x92>
		 default: Loc_enumState=DIO_NOK;
    2fdc:	19 82       	std	Y+1, r1	; 0x01
	 } 
	 
 return Loc_enumState;
    2fde:	89 81       	ldd	r24, Y+1	; 0x01
}
    2fe0:	0f 90       	pop	r0
    2fe2:	0f 90       	pop	r0
    2fe4:	0f 90       	pop	r0
    2fe6:	0f 90       	pop	r0
    2fe8:	cf 91       	pop	r28
    2fea:	df 91       	pop	r29
    2fec:	08 95       	ret

00002fee <DIO_enumSetPinDirection>:
          /* function to set the pin direction output or input */
DIO_ErrorStatus DIO_enumSetPinDirection(u8 copy_u8PORT,u8 copy_u8Pin,u8 copy_u8Direction)
{
    2fee:	df 93       	push	r29
    2ff0:	cf 93       	push	r28
    2ff2:	cd b7       	in	r28, 0x3d	; 61
    2ff4:	de b7       	in	r29, 0x3e	; 62
    2ff6:	28 97       	sbiw	r28, 0x08	; 8
    2ff8:	0f b6       	in	r0, 0x3f	; 63
    2ffa:	f8 94       	cli
    2ffc:	de bf       	out	0x3e, r29	; 62
    2ffe:	0f be       	out	0x3f, r0	; 63
    3000:	cd bf       	out	0x3d, r28	; 61
    3002:	8a 83       	std	Y+2, r24	; 0x02
    3004:	6b 83       	std	Y+3, r22	; 0x03
    3006:	4c 83       	std	Y+4, r20	; 0x04
	DIO_ErrorStatus Loc_enumState =DIO_OK;
    3008:	81 e0       	ldi	r24, 0x01	; 1
    300a:	89 83       	std	Y+1, r24	; 0x01
	if( (copy_u8Direction == DIO_PIN_OUTPUT)  && (copy_u8Pin >= DIO_PIN0 && copy_u8Pin <= DIO_PIN7 ) )
    300c:	8c 81       	ldd	r24, Y+4	; 0x04
    300e:	81 30       	cpi	r24, 0x01	; 1
    3010:	09 f0       	breq	.+2      	; 0x3014 <DIO_enumSetPinDirection+0x26>
    3012:	75 c0       	rjmp	.+234    	; 0x30fe <DIO_enumSetPinDirection+0x110>
    3014:	8b 81       	ldd	r24, Y+3	; 0x03
    3016:	88 30       	cpi	r24, 0x08	; 8
    3018:	08 f0       	brcs	.+2      	; 0x301c <DIO_enumSetPinDirection+0x2e>
    301a:	71 c0       	rjmp	.+226    	; 0x30fe <DIO_enumSetPinDirection+0x110>
	{
		switch(copy_u8PORT)
    301c:	8a 81       	ldd	r24, Y+2	; 0x02
    301e:	28 2f       	mov	r18, r24
    3020:	30 e0       	ldi	r19, 0x00	; 0
    3022:	38 87       	std	Y+8, r19	; 0x08
    3024:	2f 83       	std	Y+7, r18	; 0x07
    3026:	8f 81       	ldd	r24, Y+7	; 0x07
    3028:	98 85       	ldd	r25, Y+8	; 0x08
    302a:	81 30       	cpi	r24, 0x01	; 1
    302c:	91 05       	cpc	r25, r1
    302e:	49 f1       	breq	.+82     	; 0x3082 <DIO_enumSetPinDirection+0x94>
    3030:	2f 81       	ldd	r18, Y+7	; 0x07
    3032:	38 85       	ldd	r19, Y+8	; 0x08
    3034:	22 30       	cpi	r18, 0x02	; 2
    3036:	31 05       	cpc	r19, r1
    3038:	2c f4       	brge	.+10     	; 0x3044 <DIO_enumSetPinDirection+0x56>
    303a:	8f 81       	ldd	r24, Y+7	; 0x07
    303c:	98 85       	ldd	r25, Y+8	; 0x08
    303e:	00 97       	sbiw	r24, 0x00	; 0
    3040:	61 f0       	breq	.+24     	; 0x305a <DIO_enumSetPinDirection+0x6c>
    3042:	5b c0       	rjmp	.+182    	; 0x30fa <DIO_enumSetPinDirection+0x10c>
    3044:	2f 81       	ldd	r18, Y+7	; 0x07
    3046:	38 85       	ldd	r19, Y+8	; 0x08
    3048:	22 30       	cpi	r18, 0x02	; 2
    304a:	31 05       	cpc	r19, r1
    304c:	71 f1       	breq	.+92     	; 0x30aa <DIO_enumSetPinDirection+0xbc>
    304e:	8f 81       	ldd	r24, Y+7	; 0x07
    3050:	98 85       	ldd	r25, Y+8	; 0x08
    3052:	83 30       	cpi	r24, 0x03	; 3
    3054:	91 05       	cpc	r25, r1
    3056:	e9 f1       	breq	.+122    	; 0x30d2 <DIO_enumSetPinDirection+0xe4>
    3058:	50 c0       	rjmp	.+160    	; 0x30fa <DIO_enumSetPinDirection+0x10c>
		{
			case DIO_PORTA: SET_BIT(DDRA_REG,copy_u8Pin);break;
    305a:	aa e3       	ldi	r26, 0x3A	; 58
    305c:	b0 e0       	ldi	r27, 0x00	; 0
    305e:	ea e3       	ldi	r30, 0x3A	; 58
    3060:	f0 e0       	ldi	r31, 0x00	; 0
    3062:	80 81       	ld	r24, Z
    3064:	48 2f       	mov	r20, r24
    3066:	8b 81       	ldd	r24, Y+3	; 0x03
    3068:	28 2f       	mov	r18, r24
    306a:	30 e0       	ldi	r19, 0x00	; 0
    306c:	81 e0       	ldi	r24, 0x01	; 1
    306e:	90 e0       	ldi	r25, 0x00	; 0
    3070:	02 2e       	mov	r0, r18
    3072:	02 c0       	rjmp	.+4      	; 0x3078 <DIO_enumSetPinDirection+0x8a>
    3074:	88 0f       	add	r24, r24
    3076:	99 1f       	adc	r25, r25
    3078:	0a 94       	dec	r0
    307a:	e2 f7       	brpl	.-8      	; 0x3074 <DIO_enumSetPinDirection+0x86>
    307c:	84 2b       	or	r24, r20
    307e:	8c 93       	st	X, r24
    3080:	bd c0       	rjmp	.+378    	; 0x31fc <DIO_enumSetPinDirection+0x20e>
			case DIO_PORTB: SET_BIT(DDRB_REG,copy_u8Pin);break;
    3082:	a7 e3       	ldi	r26, 0x37	; 55
    3084:	b0 e0       	ldi	r27, 0x00	; 0
    3086:	e7 e3       	ldi	r30, 0x37	; 55
    3088:	f0 e0       	ldi	r31, 0x00	; 0
    308a:	80 81       	ld	r24, Z
    308c:	48 2f       	mov	r20, r24
    308e:	8b 81       	ldd	r24, Y+3	; 0x03
    3090:	28 2f       	mov	r18, r24
    3092:	30 e0       	ldi	r19, 0x00	; 0
    3094:	81 e0       	ldi	r24, 0x01	; 1
    3096:	90 e0       	ldi	r25, 0x00	; 0
    3098:	02 2e       	mov	r0, r18
    309a:	02 c0       	rjmp	.+4      	; 0x30a0 <DIO_enumSetPinDirection+0xb2>
    309c:	88 0f       	add	r24, r24
    309e:	99 1f       	adc	r25, r25
    30a0:	0a 94       	dec	r0
    30a2:	e2 f7       	brpl	.-8      	; 0x309c <DIO_enumSetPinDirection+0xae>
    30a4:	84 2b       	or	r24, r20
    30a6:	8c 93       	st	X, r24
    30a8:	a9 c0       	rjmp	.+338    	; 0x31fc <DIO_enumSetPinDirection+0x20e>
			case DIO_PORTC: SET_BIT(DDRC_REG,copy_u8Pin);break;
    30aa:	a4 e3       	ldi	r26, 0x34	; 52
    30ac:	b0 e0       	ldi	r27, 0x00	; 0
    30ae:	e4 e3       	ldi	r30, 0x34	; 52
    30b0:	f0 e0       	ldi	r31, 0x00	; 0
    30b2:	80 81       	ld	r24, Z
    30b4:	48 2f       	mov	r20, r24
    30b6:	8b 81       	ldd	r24, Y+3	; 0x03
    30b8:	28 2f       	mov	r18, r24
    30ba:	30 e0       	ldi	r19, 0x00	; 0
    30bc:	81 e0       	ldi	r24, 0x01	; 1
    30be:	90 e0       	ldi	r25, 0x00	; 0
    30c0:	02 2e       	mov	r0, r18
    30c2:	02 c0       	rjmp	.+4      	; 0x30c8 <DIO_enumSetPinDirection+0xda>
    30c4:	88 0f       	add	r24, r24
    30c6:	99 1f       	adc	r25, r25
    30c8:	0a 94       	dec	r0
    30ca:	e2 f7       	brpl	.-8      	; 0x30c4 <DIO_enumSetPinDirection+0xd6>
    30cc:	84 2b       	or	r24, r20
    30ce:	8c 93       	st	X, r24
    30d0:	95 c0       	rjmp	.+298    	; 0x31fc <DIO_enumSetPinDirection+0x20e>
			case DIO_PORTD: SET_BIT(DDRD_REG,copy_u8Pin);break;
    30d2:	a1 e3       	ldi	r26, 0x31	; 49
    30d4:	b0 e0       	ldi	r27, 0x00	; 0
    30d6:	e1 e3       	ldi	r30, 0x31	; 49
    30d8:	f0 e0       	ldi	r31, 0x00	; 0
    30da:	80 81       	ld	r24, Z
    30dc:	48 2f       	mov	r20, r24
    30de:	8b 81       	ldd	r24, Y+3	; 0x03
    30e0:	28 2f       	mov	r18, r24
    30e2:	30 e0       	ldi	r19, 0x00	; 0
    30e4:	81 e0       	ldi	r24, 0x01	; 1
    30e6:	90 e0       	ldi	r25, 0x00	; 0
    30e8:	02 2e       	mov	r0, r18
    30ea:	02 c0       	rjmp	.+4      	; 0x30f0 <DIO_enumSetPinDirection+0x102>
    30ec:	88 0f       	add	r24, r24
    30ee:	99 1f       	adc	r25, r25
    30f0:	0a 94       	dec	r0
    30f2:	e2 f7       	brpl	.-8      	; 0x30ec <DIO_enumSetPinDirection+0xfe>
    30f4:	84 2b       	or	r24, r20
    30f6:	8c 93       	st	X, r24
    30f8:	81 c0       	rjmp	.+258    	; 0x31fc <DIO_enumSetPinDirection+0x20e>
			default: Loc_enumState =DIO_NOK;
    30fa:	19 82       	std	Y+1, r1	; 0x01
    30fc:	7f c0       	rjmp	.+254    	; 0x31fc <DIO_enumSetPinDirection+0x20e>
			
		}
		
	}
	else if( (copy_u8Direction == DIO_PIN_INPUT)  && (copy_u8Pin >= DIO_PIN0 && copy_u8Pin <= DIO_PIN7 ) )
    30fe:	8c 81       	ldd	r24, Y+4	; 0x04
    3100:	88 23       	and	r24, r24
    3102:	09 f0       	breq	.+2      	; 0x3106 <DIO_enumSetPinDirection+0x118>
    3104:	7a c0       	rjmp	.+244    	; 0x31fa <DIO_enumSetPinDirection+0x20c>
    3106:	8b 81       	ldd	r24, Y+3	; 0x03
    3108:	88 30       	cpi	r24, 0x08	; 8
    310a:	08 f0       	brcs	.+2      	; 0x310e <DIO_enumSetPinDirection+0x120>
    310c:	76 c0       	rjmp	.+236    	; 0x31fa <DIO_enumSetPinDirection+0x20c>
	{
		switch(copy_u8PORT)
    310e:	8a 81       	ldd	r24, Y+2	; 0x02
    3110:	28 2f       	mov	r18, r24
    3112:	30 e0       	ldi	r19, 0x00	; 0
    3114:	3e 83       	std	Y+6, r19	; 0x06
    3116:	2d 83       	std	Y+5, r18	; 0x05
    3118:	8d 81       	ldd	r24, Y+5	; 0x05
    311a:	9e 81       	ldd	r25, Y+6	; 0x06
    311c:	81 30       	cpi	r24, 0x01	; 1
    311e:	91 05       	cpc	r25, r1
    3120:	59 f1       	breq	.+86     	; 0x3178 <DIO_enumSetPinDirection+0x18a>
    3122:	2d 81       	ldd	r18, Y+5	; 0x05
    3124:	3e 81       	ldd	r19, Y+6	; 0x06
    3126:	22 30       	cpi	r18, 0x02	; 2
    3128:	31 05       	cpc	r19, r1
    312a:	2c f4       	brge	.+10     	; 0x3136 <DIO_enumSetPinDirection+0x148>
    312c:	8d 81       	ldd	r24, Y+5	; 0x05
    312e:	9e 81       	ldd	r25, Y+6	; 0x06
    3130:	00 97       	sbiw	r24, 0x00	; 0
    3132:	69 f0       	breq	.+26     	; 0x314e <DIO_enumSetPinDirection+0x160>
    3134:	60 c0       	rjmp	.+192    	; 0x31f6 <DIO_enumSetPinDirection+0x208>
    3136:	2d 81       	ldd	r18, Y+5	; 0x05
    3138:	3e 81       	ldd	r19, Y+6	; 0x06
    313a:	22 30       	cpi	r18, 0x02	; 2
    313c:	31 05       	cpc	r19, r1
    313e:	89 f1       	breq	.+98     	; 0x31a2 <DIO_enumSetPinDirection+0x1b4>
    3140:	8d 81       	ldd	r24, Y+5	; 0x05
    3142:	9e 81       	ldd	r25, Y+6	; 0x06
    3144:	83 30       	cpi	r24, 0x03	; 3
    3146:	91 05       	cpc	r25, r1
    3148:	09 f4       	brne	.+2      	; 0x314c <DIO_enumSetPinDirection+0x15e>
    314a:	40 c0       	rjmp	.+128    	; 0x31cc <DIO_enumSetPinDirection+0x1de>
    314c:	54 c0       	rjmp	.+168    	; 0x31f6 <DIO_enumSetPinDirection+0x208>
		{
			case DIO_PORTA: CLR_BIT(DDRA_REG,copy_u8Pin);break;
    314e:	aa e3       	ldi	r26, 0x3A	; 58
    3150:	b0 e0       	ldi	r27, 0x00	; 0
    3152:	ea e3       	ldi	r30, 0x3A	; 58
    3154:	f0 e0       	ldi	r31, 0x00	; 0
    3156:	80 81       	ld	r24, Z
    3158:	48 2f       	mov	r20, r24
    315a:	8b 81       	ldd	r24, Y+3	; 0x03
    315c:	28 2f       	mov	r18, r24
    315e:	30 e0       	ldi	r19, 0x00	; 0
    3160:	81 e0       	ldi	r24, 0x01	; 1
    3162:	90 e0       	ldi	r25, 0x00	; 0
    3164:	02 2e       	mov	r0, r18
    3166:	02 c0       	rjmp	.+4      	; 0x316c <DIO_enumSetPinDirection+0x17e>
    3168:	88 0f       	add	r24, r24
    316a:	99 1f       	adc	r25, r25
    316c:	0a 94       	dec	r0
    316e:	e2 f7       	brpl	.-8      	; 0x3168 <DIO_enumSetPinDirection+0x17a>
    3170:	80 95       	com	r24
    3172:	84 23       	and	r24, r20
    3174:	8c 93       	st	X, r24
    3176:	42 c0       	rjmp	.+132    	; 0x31fc <DIO_enumSetPinDirection+0x20e>
			case DIO_PORTB: CLR_BIT(DDRB_REG,copy_u8Pin);break;
    3178:	a7 e3       	ldi	r26, 0x37	; 55
    317a:	b0 e0       	ldi	r27, 0x00	; 0
    317c:	e7 e3       	ldi	r30, 0x37	; 55
    317e:	f0 e0       	ldi	r31, 0x00	; 0
    3180:	80 81       	ld	r24, Z
    3182:	48 2f       	mov	r20, r24
    3184:	8b 81       	ldd	r24, Y+3	; 0x03
    3186:	28 2f       	mov	r18, r24
    3188:	30 e0       	ldi	r19, 0x00	; 0
    318a:	81 e0       	ldi	r24, 0x01	; 1
    318c:	90 e0       	ldi	r25, 0x00	; 0
    318e:	02 2e       	mov	r0, r18
    3190:	02 c0       	rjmp	.+4      	; 0x3196 <DIO_enumSetPinDirection+0x1a8>
    3192:	88 0f       	add	r24, r24
    3194:	99 1f       	adc	r25, r25
    3196:	0a 94       	dec	r0
    3198:	e2 f7       	brpl	.-8      	; 0x3192 <DIO_enumSetPinDirection+0x1a4>
    319a:	80 95       	com	r24
    319c:	84 23       	and	r24, r20
    319e:	8c 93       	st	X, r24
    31a0:	2d c0       	rjmp	.+90     	; 0x31fc <DIO_enumSetPinDirection+0x20e>
			case DIO_PORTC: CLR_BIT(DDRC_REG,copy_u8Pin);break;
    31a2:	a4 e3       	ldi	r26, 0x34	; 52
    31a4:	b0 e0       	ldi	r27, 0x00	; 0
    31a6:	e4 e3       	ldi	r30, 0x34	; 52
    31a8:	f0 e0       	ldi	r31, 0x00	; 0
    31aa:	80 81       	ld	r24, Z
    31ac:	48 2f       	mov	r20, r24
    31ae:	8b 81       	ldd	r24, Y+3	; 0x03
    31b0:	28 2f       	mov	r18, r24
    31b2:	30 e0       	ldi	r19, 0x00	; 0
    31b4:	81 e0       	ldi	r24, 0x01	; 1
    31b6:	90 e0       	ldi	r25, 0x00	; 0
    31b8:	02 2e       	mov	r0, r18
    31ba:	02 c0       	rjmp	.+4      	; 0x31c0 <DIO_enumSetPinDirection+0x1d2>
    31bc:	88 0f       	add	r24, r24
    31be:	99 1f       	adc	r25, r25
    31c0:	0a 94       	dec	r0
    31c2:	e2 f7       	brpl	.-8      	; 0x31bc <DIO_enumSetPinDirection+0x1ce>
    31c4:	80 95       	com	r24
    31c6:	84 23       	and	r24, r20
    31c8:	8c 93       	st	X, r24
    31ca:	18 c0       	rjmp	.+48     	; 0x31fc <DIO_enumSetPinDirection+0x20e>
			case DIO_PORTD: CLR_BIT(DDRD_REG,copy_u8Pin);break;
    31cc:	a1 e3       	ldi	r26, 0x31	; 49
    31ce:	b0 e0       	ldi	r27, 0x00	; 0
    31d0:	e1 e3       	ldi	r30, 0x31	; 49
    31d2:	f0 e0       	ldi	r31, 0x00	; 0
    31d4:	80 81       	ld	r24, Z
    31d6:	48 2f       	mov	r20, r24
    31d8:	8b 81       	ldd	r24, Y+3	; 0x03
    31da:	28 2f       	mov	r18, r24
    31dc:	30 e0       	ldi	r19, 0x00	; 0
    31de:	81 e0       	ldi	r24, 0x01	; 1
    31e0:	90 e0       	ldi	r25, 0x00	; 0
    31e2:	02 2e       	mov	r0, r18
    31e4:	02 c0       	rjmp	.+4      	; 0x31ea <DIO_enumSetPinDirection+0x1fc>
    31e6:	88 0f       	add	r24, r24
    31e8:	99 1f       	adc	r25, r25
    31ea:	0a 94       	dec	r0
    31ec:	e2 f7       	brpl	.-8      	; 0x31e6 <DIO_enumSetPinDirection+0x1f8>
    31ee:	80 95       	com	r24
    31f0:	84 23       	and	r24, r20
    31f2:	8c 93       	st	X, r24
    31f4:	03 c0       	rjmp	.+6      	; 0x31fc <DIO_enumSetPinDirection+0x20e>
			default: Loc_enumState =DIO_NOK;
    31f6:	19 82       	std	Y+1, r1	; 0x01
    31f8:	01 c0       	rjmp	.+2      	; 0x31fc <DIO_enumSetPinDirection+0x20e>
			
		}
		
	}
	else 
		Loc_enumState =DIO_NOK;
    31fa:	19 82       	std	Y+1, r1	; 0x01
		
 return Loc_enumState;
    31fc:	89 81       	ldd	r24, Y+1	; 0x01
}
    31fe:	28 96       	adiw	r28, 0x08	; 8
    3200:	0f b6       	in	r0, 0x3f	; 63
    3202:	f8 94       	cli
    3204:	de bf       	out	0x3e, r29	; 62
    3206:	0f be       	out	0x3f, r0	; 63
    3208:	cd bf       	out	0x3d, r28	; 61
    320a:	cf 91       	pop	r28
    320c:	df 91       	pop	r29
    320e:	08 95       	ret

00003210 <DIO_enumSetPinValue>:

/* function to set the value(high or low) in pin */
DIO_ErrorStatus DIO_enumSetPinValue(u8 copy_u8PORT,u8 copy_u8Pin,u8 copy_u8Value)
{
    3210:	df 93       	push	r29
    3212:	cf 93       	push	r28
    3214:	cd b7       	in	r28, 0x3d	; 61
    3216:	de b7       	in	r29, 0x3e	; 62
    3218:	28 97       	sbiw	r28, 0x08	; 8
    321a:	0f b6       	in	r0, 0x3f	; 63
    321c:	f8 94       	cli
    321e:	de bf       	out	0x3e, r29	; 62
    3220:	0f be       	out	0x3f, r0	; 63
    3222:	cd bf       	out	0x3d, r28	; 61
    3224:	8a 83       	std	Y+2, r24	; 0x02
    3226:	6b 83       	std	Y+3, r22	; 0x03
    3228:	4c 83       	std	Y+4, r20	; 0x04
	DIO_ErrorStatus Loc_enumState=DIO_OK;
    322a:	81 e0       	ldi	r24, 0x01	; 1
    322c:	89 83       	std	Y+1, r24	; 0x01
   if( (copy_u8Value == DIO_PIN_HIGH)  && (copy_u8Pin >= DIO_PIN0 && copy_u8Pin <= DIO_PIN7 ) )
    322e:	8c 81       	ldd	r24, Y+4	; 0x04
    3230:	81 30       	cpi	r24, 0x01	; 1
    3232:	09 f0       	breq	.+2      	; 0x3236 <DIO_enumSetPinValue+0x26>
    3234:	75 c0       	rjmp	.+234    	; 0x3320 <DIO_enumSetPinValue+0x110>
    3236:	8b 81       	ldd	r24, Y+3	; 0x03
    3238:	88 30       	cpi	r24, 0x08	; 8
    323a:	08 f0       	brcs	.+2      	; 0x323e <DIO_enumSetPinValue+0x2e>
    323c:	71 c0       	rjmp	.+226    	; 0x3320 <DIO_enumSetPinValue+0x110>
	{
		switch(copy_u8PORT)
    323e:	8a 81       	ldd	r24, Y+2	; 0x02
    3240:	28 2f       	mov	r18, r24
    3242:	30 e0       	ldi	r19, 0x00	; 0
    3244:	38 87       	std	Y+8, r19	; 0x08
    3246:	2f 83       	std	Y+7, r18	; 0x07
    3248:	8f 81       	ldd	r24, Y+7	; 0x07
    324a:	98 85       	ldd	r25, Y+8	; 0x08
    324c:	81 30       	cpi	r24, 0x01	; 1
    324e:	91 05       	cpc	r25, r1
    3250:	49 f1       	breq	.+82     	; 0x32a4 <DIO_enumSetPinValue+0x94>
    3252:	2f 81       	ldd	r18, Y+7	; 0x07
    3254:	38 85       	ldd	r19, Y+8	; 0x08
    3256:	22 30       	cpi	r18, 0x02	; 2
    3258:	31 05       	cpc	r19, r1
    325a:	2c f4       	brge	.+10     	; 0x3266 <DIO_enumSetPinValue+0x56>
    325c:	8f 81       	ldd	r24, Y+7	; 0x07
    325e:	98 85       	ldd	r25, Y+8	; 0x08
    3260:	00 97       	sbiw	r24, 0x00	; 0
    3262:	61 f0       	breq	.+24     	; 0x327c <DIO_enumSetPinValue+0x6c>
    3264:	5b c0       	rjmp	.+182    	; 0x331c <DIO_enumSetPinValue+0x10c>
    3266:	2f 81       	ldd	r18, Y+7	; 0x07
    3268:	38 85       	ldd	r19, Y+8	; 0x08
    326a:	22 30       	cpi	r18, 0x02	; 2
    326c:	31 05       	cpc	r19, r1
    326e:	71 f1       	breq	.+92     	; 0x32cc <DIO_enumSetPinValue+0xbc>
    3270:	8f 81       	ldd	r24, Y+7	; 0x07
    3272:	98 85       	ldd	r25, Y+8	; 0x08
    3274:	83 30       	cpi	r24, 0x03	; 3
    3276:	91 05       	cpc	r25, r1
    3278:	e9 f1       	breq	.+122    	; 0x32f4 <DIO_enumSetPinValue+0xe4>
    327a:	50 c0       	rjmp	.+160    	; 0x331c <DIO_enumSetPinValue+0x10c>
		{
			case DIO_PORTA: SET_BIT(PORTA_REG,copy_u8Pin);break;
    327c:	ab e3       	ldi	r26, 0x3B	; 59
    327e:	b0 e0       	ldi	r27, 0x00	; 0
    3280:	eb e3       	ldi	r30, 0x3B	; 59
    3282:	f0 e0       	ldi	r31, 0x00	; 0
    3284:	80 81       	ld	r24, Z
    3286:	48 2f       	mov	r20, r24
    3288:	8b 81       	ldd	r24, Y+3	; 0x03
    328a:	28 2f       	mov	r18, r24
    328c:	30 e0       	ldi	r19, 0x00	; 0
    328e:	81 e0       	ldi	r24, 0x01	; 1
    3290:	90 e0       	ldi	r25, 0x00	; 0
    3292:	02 2e       	mov	r0, r18
    3294:	02 c0       	rjmp	.+4      	; 0x329a <DIO_enumSetPinValue+0x8a>
    3296:	88 0f       	add	r24, r24
    3298:	99 1f       	adc	r25, r25
    329a:	0a 94       	dec	r0
    329c:	e2 f7       	brpl	.-8      	; 0x3296 <DIO_enumSetPinValue+0x86>
    329e:	84 2b       	or	r24, r20
    32a0:	8c 93       	st	X, r24
    32a2:	bd c0       	rjmp	.+378    	; 0x341e <DIO_enumSetPinValue+0x20e>
			case DIO_PORTB: SET_BIT(PORTB_REG,copy_u8Pin);break;
    32a4:	a8 e3       	ldi	r26, 0x38	; 56
    32a6:	b0 e0       	ldi	r27, 0x00	; 0
    32a8:	e8 e3       	ldi	r30, 0x38	; 56
    32aa:	f0 e0       	ldi	r31, 0x00	; 0
    32ac:	80 81       	ld	r24, Z
    32ae:	48 2f       	mov	r20, r24
    32b0:	8b 81       	ldd	r24, Y+3	; 0x03
    32b2:	28 2f       	mov	r18, r24
    32b4:	30 e0       	ldi	r19, 0x00	; 0
    32b6:	81 e0       	ldi	r24, 0x01	; 1
    32b8:	90 e0       	ldi	r25, 0x00	; 0
    32ba:	02 2e       	mov	r0, r18
    32bc:	02 c0       	rjmp	.+4      	; 0x32c2 <DIO_enumSetPinValue+0xb2>
    32be:	88 0f       	add	r24, r24
    32c0:	99 1f       	adc	r25, r25
    32c2:	0a 94       	dec	r0
    32c4:	e2 f7       	brpl	.-8      	; 0x32be <DIO_enumSetPinValue+0xae>
    32c6:	84 2b       	or	r24, r20
    32c8:	8c 93       	st	X, r24
    32ca:	a9 c0       	rjmp	.+338    	; 0x341e <DIO_enumSetPinValue+0x20e>
			case DIO_PORTC: SET_BIT(PORTC_REG,copy_u8Pin);break;
    32cc:	a5 e3       	ldi	r26, 0x35	; 53
    32ce:	b0 e0       	ldi	r27, 0x00	; 0
    32d0:	e5 e3       	ldi	r30, 0x35	; 53
    32d2:	f0 e0       	ldi	r31, 0x00	; 0
    32d4:	80 81       	ld	r24, Z
    32d6:	48 2f       	mov	r20, r24
    32d8:	8b 81       	ldd	r24, Y+3	; 0x03
    32da:	28 2f       	mov	r18, r24
    32dc:	30 e0       	ldi	r19, 0x00	; 0
    32de:	81 e0       	ldi	r24, 0x01	; 1
    32e0:	90 e0       	ldi	r25, 0x00	; 0
    32e2:	02 2e       	mov	r0, r18
    32e4:	02 c0       	rjmp	.+4      	; 0x32ea <DIO_enumSetPinValue+0xda>
    32e6:	88 0f       	add	r24, r24
    32e8:	99 1f       	adc	r25, r25
    32ea:	0a 94       	dec	r0
    32ec:	e2 f7       	brpl	.-8      	; 0x32e6 <DIO_enumSetPinValue+0xd6>
    32ee:	84 2b       	or	r24, r20
    32f0:	8c 93       	st	X, r24
    32f2:	95 c0       	rjmp	.+298    	; 0x341e <DIO_enumSetPinValue+0x20e>
			case DIO_PORTD: SET_BIT(PORTD_REG,copy_u8Pin);break;
    32f4:	a2 e3       	ldi	r26, 0x32	; 50
    32f6:	b0 e0       	ldi	r27, 0x00	; 0
    32f8:	e2 e3       	ldi	r30, 0x32	; 50
    32fa:	f0 e0       	ldi	r31, 0x00	; 0
    32fc:	80 81       	ld	r24, Z
    32fe:	48 2f       	mov	r20, r24
    3300:	8b 81       	ldd	r24, Y+3	; 0x03
    3302:	28 2f       	mov	r18, r24
    3304:	30 e0       	ldi	r19, 0x00	; 0
    3306:	81 e0       	ldi	r24, 0x01	; 1
    3308:	90 e0       	ldi	r25, 0x00	; 0
    330a:	02 2e       	mov	r0, r18
    330c:	02 c0       	rjmp	.+4      	; 0x3312 <DIO_enumSetPinValue+0x102>
    330e:	88 0f       	add	r24, r24
    3310:	99 1f       	adc	r25, r25
    3312:	0a 94       	dec	r0
    3314:	e2 f7       	brpl	.-8      	; 0x330e <DIO_enumSetPinValue+0xfe>
    3316:	84 2b       	or	r24, r20
    3318:	8c 93       	st	X, r24
    331a:	81 c0       	rjmp	.+258    	; 0x341e <DIO_enumSetPinValue+0x20e>
			default: Loc_enumState =DIO_NOK;
    331c:	19 82       	std	Y+1, r1	; 0x01
    331e:	7f c0       	rjmp	.+254    	; 0x341e <DIO_enumSetPinValue+0x20e>
			
		}
		
	}
	else if( (copy_u8Value == DIO_PIN_LOW)  && (copy_u8Pin >= DIO_PIN0 && copy_u8Pin <= DIO_PIN7 ) )
    3320:	8c 81       	ldd	r24, Y+4	; 0x04
    3322:	88 23       	and	r24, r24
    3324:	09 f0       	breq	.+2      	; 0x3328 <DIO_enumSetPinValue+0x118>
    3326:	7a c0       	rjmp	.+244    	; 0x341c <DIO_enumSetPinValue+0x20c>
    3328:	8b 81       	ldd	r24, Y+3	; 0x03
    332a:	88 30       	cpi	r24, 0x08	; 8
    332c:	08 f0       	brcs	.+2      	; 0x3330 <DIO_enumSetPinValue+0x120>
    332e:	76 c0       	rjmp	.+236    	; 0x341c <DIO_enumSetPinValue+0x20c>
	{
		switch(copy_u8PORT)
    3330:	8a 81       	ldd	r24, Y+2	; 0x02
    3332:	28 2f       	mov	r18, r24
    3334:	30 e0       	ldi	r19, 0x00	; 0
    3336:	3e 83       	std	Y+6, r19	; 0x06
    3338:	2d 83       	std	Y+5, r18	; 0x05
    333a:	8d 81       	ldd	r24, Y+5	; 0x05
    333c:	9e 81       	ldd	r25, Y+6	; 0x06
    333e:	81 30       	cpi	r24, 0x01	; 1
    3340:	91 05       	cpc	r25, r1
    3342:	59 f1       	breq	.+86     	; 0x339a <DIO_enumSetPinValue+0x18a>
    3344:	2d 81       	ldd	r18, Y+5	; 0x05
    3346:	3e 81       	ldd	r19, Y+6	; 0x06
    3348:	22 30       	cpi	r18, 0x02	; 2
    334a:	31 05       	cpc	r19, r1
    334c:	2c f4       	brge	.+10     	; 0x3358 <DIO_enumSetPinValue+0x148>
    334e:	8d 81       	ldd	r24, Y+5	; 0x05
    3350:	9e 81       	ldd	r25, Y+6	; 0x06
    3352:	00 97       	sbiw	r24, 0x00	; 0
    3354:	69 f0       	breq	.+26     	; 0x3370 <DIO_enumSetPinValue+0x160>
    3356:	60 c0       	rjmp	.+192    	; 0x3418 <DIO_enumSetPinValue+0x208>
    3358:	2d 81       	ldd	r18, Y+5	; 0x05
    335a:	3e 81       	ldd	r19, Y+6	; 0x06
    335c:	22 30       	cpi	r18, 0x02	; 2
    335e:	31 05       	cpc	r19, r1
    3360:	89 f1       	breq	.+98     	; 0x33c4 <DIO_enumSetPinValue+0x1b4>
    3362:	8d 81       	ldd	r24, Y+5	; 0x05
    3364:	9e 81       	ldd	r25, Y+6	; 0x06
    3366:	83 30       	cpi	r24, 0x03	; 3
    3368:	91 05       	cpc	r25, r1
    336a:	09 f4       	brne	.+2      	; 0x336e <DIO_enumSetPinValue+0x15e>
    336c:	40 c0       	rjmp	.+128    	; 0x33ee <DIO_enumSetPinValue+0x1de>
    336e:	54 c0       	rjmp	.+168    	; 0x3418 <DIO_enumSetPinValue+0x208>
		{
			case DIO_PORTA: CLR_BIT(PORTA_REG,copy_u8Pin);break;
    3370:	ab e3       	ldi	r26, 0x3B	; 59
    3372:	b0 e0       	ldi	r27, 0x00	; 0
    3374:	eb e3       	ldi	r30, 0x3B	; 59
    3376:	f0 e0       	ldi	r31, 0x00	; 0
    3378:	80 81       	ld	r24, Z
    337a:	48 2f       	mov	r20, r24
    337c:	8b 81       	ldd	r24, Y+3	; 0x03
    337e:	28 2f       	mov	r18, r24
    3380:	30 e0       	ldi	r19, 0x00	; 0
    3382:	81 e0       	ldi	r24, 0x01	; 1
    3384:	90 e0       	ldi	r25, 0x00	; 0
    3386:	02 2e       	mov	r0, r18
    3388:	02 c0       	rjmp	.+4      	; 0x338e <DIO_enumSetPinValue+0x17e>
    338a:	88 0f       	add	r24, r24
    338c:	99 1f       	adc	r25, r25
    338e:	0a 94       	dec	r0
    3390:	e2 f7       	brpl	.-8      	; 0x338a <DIO_enumSetPinValue+0x17a>
    3392:	80 95       	com	r24
    3394:	84 23       	and	r24, r20
    3396:	8c 93       	st	X, r24
    3398:	42 c0       	rjmp	.+132    	; 0x341e <DIO_enumSetPinValue+0x20e>
			case DIO_PORTB: CLR_BIT(PORTB_REG,copy_u8Pin);break;
    339a:	a8 e3       	ldi	r26, 0x38	; 56
    339c:	b0 e0       	ldi	r27, 0x00	; 0
    339e:	e8 e3       	ldi	r30, 0x38	; 56
    33a0:	f0 e0       	ldi	r31, 0x00	; 0
    33a2:	80 81       	ld	r24, Z
    33a4:	48 2f       	mov	r20, r24
    33a6:	8b 81       	ldd	r24, Y+3	; 0x03
    33a8:	28 2f       	mov	r18, r24
    33aa:	30 e0       	ldi	r19, 0x00	; 0
    33ac:	81 e0       	ldi	r24, 0x01	; 1
    33ae:	90 e0       	ldi	r25, 0x00	; 0
    33b0:	02 2e       	mov	r0, r18
    33b2:	02 c0       	rjmp	.+4      	; 0x33b8 <DIO_enumSetPinValue+0x1a8>
    33b4:	88 0f       	add	r24, r24
    33b6:	99 1f       	adc	r25, r25
    33b8:	0a 94       	dec	r0
    33ba:	e2 f7       	brpl	.-8      	; 0x33b4 <DIO_enumSetPinValue+0x1a4>
    33bc:	80 95       	com	r24
    33be:	84 23       	and	r24, r20
    33c0:	8c 93       	st	X, r24
    33c2:	2d c0       	rjmp	.+90     	; 0x341e <DIO_enumSetPinValue+0x20e>
			case DIO_PORTC: CLR_BIT(PORTC_REG,copy_u8Pin);break;
    33c4:	a5 e3       	ldi	r26, 0x35	; 53
    33c6:	b0 e0       	ldi	r27, 0x00	; 0
    33c8:	e5 e3       	ldi	r30, 0x35	; 53
    33ca:	f0 e0       	ldi	r31, 0x00	; 0
    33cc:	80 81       	ld	r24, Z
    33ce:	48 2f       	mov	r20, r24
    33d0:	8b 81       	ldd	r24, Y+3	; 0x03
    33d2:	28 2f       	mov	r18, r24
    33d4:	30 e0       	ldi	r19, 0x00	; 0
    33d6:	81 e0       	ldi	r24, 0x01	; 1
    33d8:	90 e0       	ldi	r25, 0x00	; 0
    33da:	02 2e       	mov	r0, r18
    33dc:	02 c0       	rjmp	.+4      	; 0x33e2 <DIO_enumSetPinValue+0x1d2>
    33de:	88 0f       	add	r24, r24
    33e0:	99 1f       	adc	r25, r25
    33e2:	0a 94       	dec	r0
    33e4:	e2 f7       	brpl	.-8      	; 0x33de <DIO_enumSetPinValue+0x1ce>
    33e6:	80 95       	com	r24
    33e8:	84 23       	and	r24, r20
    33ea:	8c 93       	st	X, r24
    33ec:	18 c0       	rjmp	.+48     	; 0x341e <DIO_enumSetPinValue+0x20e>
			case DIO_PORTD: CLR_BIT(PORTD_REG,copy_u8Pin);break;
    33ee:	a2 e3       	ldi	r26, 0x32	; 50
    33f0:	b0 e0       	ldi	r27, 0x00	; 0
    33f2:	e2 e3       	ldi	r30, 0x32	; 50
    33f4:	f0 e0       	ldi	r31, 0x00	; 0
    33f6:	80 81       	ld	r24, Z
    33f8:	48 2f       	mov	r20, r24
    33fa:	8b 81       	ldd	r24, Y+3	; 0x03
    33fc:	28 2f       	mov	r18, r24
    33fe:	30 e0       	ldi	r19, 0x00	; 0
    3400:	81 e0       	ldi	r24, 0x01	; 1
    3402:	90 e0       	ldi	r25, 0x00	; 0
    3404:	02 2e       	mov	r0, r18
    3406:	02 c0       	rjmp	.+4      	; 0x340c <DIO_enumSetPinValue+0x1fc>
    3408:	88 0f       	add	r24, r24
    340a:	99 1f       	adc	r25, r25
    340c:	0a 94       	dec	r0
    340e:	e2 f7       	brpl	.-8      	; 0x3408 <DIO_enumSetPinValue+0x1f8>
    3410:	80 95       	com	r24
    3412:	84 23       	and	r24, r20
    3414:	8c 93       	st	X, r24
    3416:	03 c0       	rjmp	.+6      	; 0x341e <DIO_enumSetPinValue+0x20e>
			default: Loc_enumState =DIO_NOK;
    3418:	19 82       	std	Y+1, r1	; 0x01
    341a:	01 c0       	rjmp	.+2      	; 0x341e <DIO_enumSetPinValue+0x20e>
			
		}
		
	}
	else 
		Loc_enumState =DIO_NOK;
    341c:	19 82       	std	Y+1, r1	; 0x01
	
 return Loc_enumState;
    341e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3420:	28 96       	adiw	r28, 0x08	; 8
    3422:	0f b6       	in	r0, 0x3f	; 63
    3424:	f8 94       	cli
    3426:	de bf       	out	0x3e, r29	; 62
    3428:	0f be       	out	0x3f, r0	; 63
    342a:	cd bf       	out	0x3d, r28	; 61
    342c:	cf 91       	pop	r28
    342e:	df 91       	pop	r29
    3430:	08 95       	ret

00003432 <DIO_enumGetPinValue>:
/* function to get the value(high or low) from pin */ 
DIO_ErrorStatus DIO_enumGetPinValue(u8 copy_u8PORT,u8 copy_u8Pin,u8 *copy_PtrData)
{
    3432:	df 93       	push	r29
    3434:	cf 93       	push	r28
    3436:	cd b7       	in	r28, 0x3d	; 61
    3438:	de b7       	in	r29, 0x3e	; 62
    343a:	27 97       	sbiw	r28, 0x07	; 7
    343c:	0f b6       	in	r0, 0x3f	; 63
    343e:	f8 94       	cli
    3440:	de bf       	out	0x3e, r29	; 62
    3442:	0f be       	out	0x3f, r0	; 63
    3444:	cd bf       	out	0x3d, r28	; 61
    3446:	8a 83       	std	Y+2, r24	; 0x02
    3448:	6b 83       	std	Y+3, r22	; 0x03
    344a:	5d 83       	std	Y+5, r21	; 0x05
    344c:	4c 83       	std	Y+4, r20	; 0x04
	DIO_ErrorStatus Loc_enumState=DIO_OK;
    344e:	81 e0       	ldi	r24, 0x01	; 1
    3450:	89 83       	std	Y+1, r24	; 0x01
   if( copy_u8Pin >= DIO_PIN0 && copy_u8Pin <= DIO_PIN7  )
    3452:	8b 81       	ldd	r24, Y+3	; 0x03
    3454:	88 30       	cpi	r24, 0x08	; 8
    3456:	08 f0       	brcs	.+2      	; 0x345a <DIO_enumGetPinValue+0x28>
    3458:	73 c0       	rjmp	.+230    	; 0x3540 <DIO_enumGetPinValue+0x10e>
	{
		switch(copy_u8PORT)
    345a:	8a 81       	ldd	r24, Y+2	; 0x02
    345c:	28 2f       	mov	r18, r24
    345e:	30 e0       	ldi	r19, 0x00	; 0
    3460:	3f 83       	std	Y+7, r19	; 0x07
    3462:	2e 83       	std	Y+6, r18	; 0x06
    3464:	4e 81       	ldd	r20, Y+6	; 0x06
    3466:	5f 81       	ldd	r21, Y+7	; 0x07
    3468:	41 30       	cpi	r20, 0x01	; 1
    346a:	51 05       	cpc	r21, r1
    346c:	59 f1       	breq	.+86     	; 0x34c4 <DIO_enumGetPinValue+0x92>
    346e:	8e 81       	ldd	r24, Y+6	; 0x06
    3470:	9f 81       	ldd	r25, Y+7	; 0x07
    3472:	82 30       	cpi	r24, 0x02	; 2
    3474:	91 05       	cpc	r25, r1
    3476:	34 f4       	brge	.+12     	; 0x3484 <DIO_enumGetPinValue+0x52>
    3478:	2e 81       	ldd	r18, Y+6	; 0x06
    347a:	3f 81       	ldd	r19, Y+7	; 0x07
    347c:	21 15       	cp	r18, r1
    347e:	31 05       	cpc	r19, r1
    3480:	69 f0       	breq	.+26     	; 0x349c <DIO_enumGetPinValue+0x6a>
    3482:	5c c0       	rjmp	.+184    	; 0x353c <DIO_enumGetPinValue+0x10a>
    3484:	4e 81       	ldd	r20, Y+6	; 0x06
    3486:	5f 81       	ldd	r21, Y+7	; 0x07
    3488:	42 30       	cpi	r20, 0x02	; 2
    348a:	51 05       	cpc	r21, r1
    348c:	79 f1       	breq	.+94     	; 0x34ec <DIO_enumGetPinValue+0xba>
    348e:	8e 81       	ldd	r24, Y+6	; 0x06
    3490:	9f 81       	ldd	r25, Y+7	; 0x07
    3492:	83 30       	cpi	r24, 0x03	; 3
    3494:	91 05       	cpc	r25, r1
    3496:	09 f4       	brne	.+2      	; 0x349a <DIO_enumGetPinValue+0x68>
    3498:	3d c0       	rjmp	.+122    	; 0x3514 <DIO_enumGetPinValue+0xe2>
    349a:	50 c0       	rjmp	.+160    	; 0x353c <DIO_enumGetPinValue+0x10a>
		{
			case DIO_PORTA: *copy_PtrData=GET_BIT(PINA_REG,copy_u8Pin);break;
    349c:	e9 e3       	ldi	r30, 0x39	; 57
    349e:	f0 e0       	ldi	r31, 0x00	; 0
    34a0:	80 81       	ld	r24, Z
    34a2:	28 2f       	mov	r18, r24
    34a4:	30 e0       	ldi	r19, 0x00	; 0
    34a6:	8b 81       	ldd	r24, Y+3	; 0x03
    34a8:	88 2f       	mov	r24, r24
    34aa:	90 e0       	ldi	r25, 0x00	; 0
    34ac:	a9 01       	movw	r20, r18
    34ae:	02 c0       	rjmp	.+4      	; 0x34b4 <DIO_enumGetPinValue+0x82>
    34b0:	55 95       	asr	r21
    34b2:	47 95       	ror	r20
    34b4:	8a 95       	dec	r24
    34b6:	e2 f7       	brpl	.-8      	; 0x34b0 <DIO_enumGetPinValue+0x7e>
    34b8:	ca 01       	movw	r24, r20
    34ba:	81 70       	andi	r24, 0x01	; 1
    34bc:	ec 81       	ldd	r30, Y+4	; 0x04
    34be:	fd 81       	ldd	r31, Y+5	; 0x05
    34c0:	80 83       	st	Z, r24
    34c2:	3f c0       	rjmp	.+126    	; 0x3542 <DIO_enumGetPinValue+0x110>
			case DIO_PORTB: *copy_PtrData=GET_BIT(PINB_REG,copy_u8Pin);break;
    34c4:	e6 e3       	ldi	r30, 0x36	; 54
    34c6:	f0 e0       	ldi	r31, 0x00	; 0
    34c8:	80 81       	ld	r24, Z
    34ca:	28 2f       	mov	r18, r24
    34cc:	30 e0       	ldi	r19, 0x00	; 0
    34ce:	8b 81       	ldd	r24, Y+3	; 0x03
    34d0:	88 2f       	mov	r24, r24
    34d2:	90 e0       	ldi	r25, 0x00	; 0
    34d4:	a9 01       	movw	r20, r18
    34d6:	02 c0       	rjmp	.+4      	; 0x34dc <DIO_enumGetPinValue+0xaa>
    34d8:	55 95       	asr	r21
    34da:	47 95       	ror	r20
    34dc:	8a 95       	dec	r24
    34de:	e2 f7       	brpl	.-8      	; 0x34d8 <DIO_enumGetPinValue+0xa6>
    34e0:	ca 01       	movw	r24, r20
    34e2:	81 70       	andi	r24, 0x01	; 1
    34e4:	ec 81       	ldd	r30, Y+4	; 0x04
    34e6:	fd 81       	ldd	r31, Y+5	; 0x05
    34e8:	80 83       	st	Z, r24
    34ea:	2b c0       	rjmp	.+86     	; 0x3542 <DIO_enumGetPinValue+0x110>
			case DIO_PORTC: *copy_PtrData=GET_BIT(PINC_REG,copy_u8Pin);break;
    34ec:	e3 e3       	ldi	r30, 0x33	; 51
    34ee:	f0 e0       	ldi	r31, 0x00	; 0
    34f0:	80 81       	ld	r24, Z
    34f2:	28 2f       	mov	r18, r24
    34f4:	30 e0       	ldi	r19, 0x00	; 0
    34f6:	8b 81       	ldd	r24, Y+3	; 0x03
    34f8:	88 2f       	mov	r24, r24
    34fa:	90 e0       	ldi	r25, 0x00	; 0
    34fc:	a9 01       	movw	r20, r18
    34fe:	02 c0       	rjmp	.+4      	; 0x3504 <DIO_enumGetPinValue+0xd2>
    3500:	55 95       	asr	r21
    3502:	47 95       	ror	r20
    3504:	8a 95       	dec	r24
    3506:	e2 f7       	brpl	.-8      	; 0x3500 <DIO_enumGetPinValue+0xce>
    3508:	ca 01       	movw	r24, r20
    350a:	81 70       	andi	r24, 0x01	; 1
    350c:	ec 81       	ldd	r30, Y+4	; 0x04
    350e:	fd 81       	ldd	r31, Y+5	; 0x05
    3510:	80 83       	st	Z, r24
    3512:	17 c0       	rjmp	.+46     	; 0x3542 <DIO_enumGetPinValue+0x110>
			case DIO_PORTD: *copy_PtrData=GET_BIT(PIND_REG,copy_u8Pin);break;
    3514:	e0 e3       	ldi	r30, 0x30	; 48
    3516:	f0 e0       	ldi	r31, 0x00	; 0
    3518:	80 81       	ld	r24, Z
    351a:	28 2f       	mov	r18, r24
    351c:	30 e0       	ldi	r19, 0x00	; 0
    351e:	8b 81       	ldd	r24, Y+3	; 0x03
    3520:	88 2f       	mov	r24, r24
    3522:	90 e0       	ldi	r25, 0x00	; 0
    3524:	a9 01       	movw	r20, r18
    3526:	02 c0       	rjmp	.+4      	; 0x352c <DIO_enumGetPinValue+0xfa>
    3528:	55 95       	asr	r21
    352a:	47 95       	ror	r20
    352c:	8a 95       	dec	r24
    352e:	e2 f7       	brpl	.-8      	; 0x3528 <DIO_enumGetPinValue+0xf6>
    3530:	ca 01       	movw	r24, r20
    3532:	81 70       	andi	r24, 0x01	; 1
    3534:	ec 81       	ldd	r30, Y+4	; 0x04
    3536:	fd 81       	ldd	r31, Y+5	; 0x05
    3538:	80 83       	st	Z, r24
    353a:	03 c0       	rjmp	.+6      	; 0x3542 <DIO_enumGetPinValue+0x110>
			default: Loc_enumState =DIO_NOK;
    353c:	19 82       	std	Y+1, r1	; 0x01
    353e:	01 c0       	rjmp	.+2      	; 0x3542 <DIO_enumGetPinValue+0x110>
		}
		
	}
	
	else 
		Loc_enumState =DIO_NOK;
    3540:	19 82       	std	Y+1, r1	; 0x01
	
 return Loc_enumState;
    3542:	89 81       	ldd	r24, Y+1	; 0x01
}
    3544:	27 96       	adiw	r28, 0x07	; 7
    3546:	0f b6       	in	r0, 0x3f	; 63
    3548:	f8 94       	cli
    354a:	de bf       	out	0x3e, r29	; 62
    354c:	0f be       	out	0x3f, r0	; 63
    354e:	cd bf       	out	0x3d, r28	; 61
    3550:	cf 91       	pop	r28
    3552:	df 91       	pop	r29
    3554:	08 95       	ret

00003556 <DIO_enumTogglePinValue>:
/* function to toggle the value(high or low) in pin */
DIO_ErrorStatus DIO_enumTogglePinValue(u8 copy_u8PORT,u8 copy_u8Pin)
{
    3556:	df 93       	push	r29
    3558:	cf 93       	push	r28
    355a:	00 d0       	rcall	.+0      	; 0x355c <DIO_enumTogglePinValue+0x6>
    355c:	00 d0       	rcall	.+0      	; 0x355e <DIO_enumTogglePinValue+0x8>
    355e:	0f 92       	push	r0
    3560:	cd b7       	in	r28, 0x3d	; 61
    3562:	de b7       	in	r29, 0x3e	; 62
    3564:	8a 83       	std	Y+2, r24	; 0x02
    3566:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus Loc_enumState=DIO_OK;
    3568:	81 e0       	ldi	r24, 0x01	; 1
    356a:	89 83       	std	Y+1, r24	; 0x01
   if( copy_u8Pin >= DIO_PIN0 && copy_u8Pin <= DIO_PIN7  )
    356c:	8b 81       	ldd	r24, Y+3	; 0x03
    356e:	88 30       	cpi	r24, 0x08	; 8
    3570:	08 f0       	brcs	.+2      	; 0x3574 <DIO_enumTogglePinValue+0x1e>
    3572:	71 c0       	rjmp	.+226    	; 0x3656 <DIO_enumTogglePinValue+0x100>
	{
		switch(copy_u8PORT)
    3574:	8a 81       	ldd	r24, Y+2	; 0x02
    3576:	28 2f       	mov	r18, r24
    3578:	30 e0       	ldi	r19, 0x00	; 0
    357a:	3d 83       	std	Y+5, r19	; 0x05
    357c:	2c 83       	std	Y+4, r18	; 0x04
    357e:	8c 81       	ldd	r24, Y+4	; 0x04
    3580:	9d 81       	ldd	r25, Y+5	; 0x05
    3582:	81 30       	cpi	r24, 0x01	; 1
    3584:	91 05       	cpc	r25, r1
    3586:	49 f1       	breq	.+82     	; 0x35da <DIO_enumTogglePinValue+0x84>
    3588:	2c 81       	ldd	r18, Y+4	; 0x04
    358a:	3d 81       	ldd	r19, Y+5	; 0x05
    358c:	22 30       	cpi	r18, 0x02	; 2
    358e:	31 05       	cpc	r19, r1
    3590:	2c f4       	brge	.+10     	; 0x359c <DIO_enumTogglePinValue+0x46>
    3592:	8c 81       	ldd	r24, Y+4	; 0x04
    3594:	9d 81       	ldd	r25, Y+5	; 0x05
    3596:	00 97       	sbiw	r24, 0x00	; 0
    3598:	61 f0       	breq	.+24     	; 0x35b2 <DIO_enumTogglePinValue+0x5c>
    359a:	5b c0       	rjmp	.+182    	; 0x3652 <DIO_enumTogglePinValue+0xfc>
    359c:	2c 81       	ldd	r18, Y+4	; 0x04
    359e:	3d 81       	ldd	r19, Y+5	; 0x05
    35a0:	22 30       	cpi	r18, 0x02	; 2
    35a2:	31 05       	cpc	r19, r1
    35a4:	71 f1       	breq	.+92     	; 0x3602 <DIO_enumTogglePinValue+0xac>
    35a6:	8c 81       	ldd	r24, Y+4	; 0x04
    35a8:	9d 81       	ldd	r25, Y+5	; 0x05
    35aa:	83 30       	cpi	r24, 0x03	; 3
    35ac:	91 05       	cpc	r25, r1
    35ae:	e9 f1       	breq	.+122    	; 0x362a <DIO_enumTogglePinValue+0xd4>
    35b0:	50 c0       	rjmp	.+160    	; 0x3652 <DIO_enumTogglePinValue+0xfc>
		{
			case DIO_PORTA: TOG_BIT(PORTA_REG,copy_u8Pin);break;
    35b2:	ab e3       	ldi	r26, 0x3B	; 59
    35b4:	b0 e0       	ldi	r27, 0x00	; 0
    35b6:	eb e3       	ldi	r30, 0x3B	; 59
    35b8:	f0 e0       	ldi	r31, 0x00	; 0
    35ba:	80 81       	ld	r24, Z
    35bc:	48 2f       	mov	r20, r24
    35be:	8b 81       	ldd	r24, Y+3	; 0x03
    35c0:	28 2f       	mov	r18, r24
    35c2:	30 e0       	ldi	r19, 0x00	; 0
    35c4:	81 e0       	ldi	r24, 0x01	; 1
    35c6:	90 e0       	ldi	r25, 0x00	; 0
    35c8:	02 2e       	mov	r0, r18
    35ca:	02 c0       	rjmp	.+4      	; 0x35d0 <DIO_enumTogglePinValue+0x7a>
    35cc:	88 0f       	add	r24, r24
    35ce:	99 1f       	adc	r25, r25
    35d0:	0a 94       	dec	r0
    35d2:	e2 f7       	brpl	.-8      	; 0x35cc <DIO_enumTogglePinValue+0x76>
    35d4:	84 27       	eor	r24, r20
    35d6:	8c 93       	st	X, r24
    35d8:	3f c0       	rjmp	.+126    	; 0x3658 <DIO_enumTogglePinValue+0x102>
			case DIO_PORTB: TOG_BIT(PORTB_REG,copy_u8Pin);break;
    35da:	a8 e3       	ldi	r26, 0x38	; 56
    35dc:	b0 e0       	ldi	r27, 0x00	; 0
    35de:	e8 e3       	ldi	r30, 0x38	; 56
    35e0:	f0 e0       	ldi	r31, 0x00	; 0
    35e2:	80 81       	ld	r24, Z
    35e4:	48 2f       	mov	r20, r24
    35e6:	8b 81       	ldd	r24, Y+3	; 0x03
    35e8:	28 2f       	mov	r18, r24
    35ea:	30 e0       	ldi	r19, 0x00	; 0
    35ec:	81 e0       	ldi	r24, 0x01	; 1
    35ee:	90 e0       	ldi	r25, 0x00	; 0
    35f0:	02 2e       	mov	r0, r18
    35f2:	02 c0       	rjmp	.+4      	; 0x35f8 <DIO_enumTogglePinValue+0xa2>
    35f4:	88 0f       	add	r24, r24
    35f6:	99 1f       	adc	r25, r25
    35f8:	0a 94       	dec	r0
    35fa:	e2 f7       	brpl	.-8      	; 0x35f4 <DIO_enumTogglePinValue+0x9e>
    35fc:	84 27       	eor	r24, r20
    35fe:	8c 93       	st	X, r24
    3600:	2b c0       	rjmp	.+86     	; 0x3658 <DIO_enumTogglePinValue+0x102>
			case DIO_PORTC: TOG_BIT(PORTC_REG,copy_u8Pin);break;
    3602:	a5 e3       	ldi	r26, 0x35	; 53
    3604:	b0 e0       	ldi	r27, 0x00	; 0
    3606:	e5 e3       	ldi	r30, 0x35	; 53
    3608:	f0 e0       	ldi	r31, 0x00	; 0
    360a:	80 81       	ld	r24, Z
    360c:	48 2f       	mov	r20, r24
    360e:	8b 81       	ldd	r24, Y+3	; 0x03
    3610:	28 2f       	mov	r18, r24
    3612:	30 e0       	ldi	r19, 0x00	; 0
    3614:	81 e0       	ldi	r24, 0x01	; 1
    3616:	90 e0       	ldi	r25, 0x00	; 0
    3618:	02 2e       	mov	r0, r18
    361a:	02 c0       	rjmp	.+4      	; 0x3620 <DIO_enumTogglePinValue+0xca>
    361c:	88 0f       	add	r24, r24
    361e:	99 1f       	adc	r25, r25
    3620:	0a 94       	dec	r0
    3622:	e2 f7       	brpl	.-8      	; 0x361c <DIO_enumTogglePinValue+0xc6>
    3624:	84 27       	eor	r24, r20
    3626:	8c 93       	st	X, r24
    3628:	17 c0       	rjmp	.+46     	; 0x3658 <DIO_enumTogglePinValue+0x102>
			case DIO_PORTD: TOG_BIT(PORTD_REG,copy_u8Pin);break;
    362a:	a2 e3       	ldi	r26, 0x32	; 50
    362c:	b0 e0       	ldi	r27, 0x00	; 0
    362e:	e2 e3       	ldi	r30, 0x32	; 50
    3630:	f0 e0       	ldi	r31, 0x00	; 0
    3632:	80 81       	ld	r24, Z
    3634:	48 2f       	mov	r20, r24
    3636:	8b 81       	ldd	r24, Y+3	; 0x03
    3638:	28 2f       	mov	r18, r24
    363a:	30 e0       	ldi	r19, 0x00	; 0
    363c:	81 e0       	ldi	r24, 0x01	; 1
    363e:	90 e0       	ldi	r25, 0x00	; 0
    3640:	02 2e       	mov	r0, r18
    3642:	02 c0       	rjmp	.+4      	; 0x3648 <DIO_enumTogglePinValue+0xf2>
    3644:	88 0f       	add	r24, r24
    3646:	99 1f       	adc	r25, r25
    3648:	0a 94       	dec	r0
    364a:	e2 f7       	brpl	.-8      	; 0x3644 <DIO_enumTogglePinValue+0xee>
    364c:	84 27       	eor	r24, r20
    364e:	8c 93       	st	X, r24
    3650:	03 c0       	rjmp	.+6      	; 0x3658 <DIO_enumTogglePinValue+0x102>
			default: Loc_enumState =DIO_NOK;
    3652:	19 82       	std	Y+1, r1	; 0x01
    3654:	01 c0       	rjmp	.+2      	; 0x3658 <DIO_enumTogglePinValue+0x102>
			
		}
		
	}
	else 
		Loc_enumState =DIO_NOK;
    3656:	19 82       	std	Y+1, r1	; 0x01
	
 return Loc_enumState;
    3658:	89 81       	ldd	r24, Y+1	; 0x01
}
    365a:	0f 90       	pop	r0
    365c:	0f 90       	pop	r0
    365e:	0f 90       	pop	r0
    3660:	0f 90       	pop	r0
    3662:	0f 90       	pop	r0
    3664:	cf 91       	pop	r28
    3666:	df 91       	pop	r29
    3668:	08 95       	ret

0000366a <DIO_enumSetLowNibbleValue>:
DIO_ErrorStatus DIO_enumSetLowNibbleValue  (u8 copy_u8PORT, u8 copy_u8Value)
{
    366a:	df 93       	push	r29
    366c:	cf 93       	push	r28
    366e:	00 d0       	rcall	.+0      	; 0x3670 <DIO_enumSetLowNibbleValue+0x6>
    3670:	00 d0       	rcall	.+0      	; 0x3672 <DIO_enumSetLowNibbleValue+0x8>
    3672:	0f 92       	push	r0
    3674:	cd b7       	in	r28, 0x3d	; 61
    3676:	de b7       	in	r29, 0x3e	; 62
    3678:	8a 83       	std	Y+2, r24	; 0x02
    367a:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus Loc_enumState=DIO_OK;
    367c:	81 e0       	ldi	r24, 0x01	; 1
    367e:	89 83       	std	Y+1, r24	; 0x01
	copy_u8Value &=0x0f;
    3680:	8b 81       	ldd	r24, Y+3	; 0x03
    3682:	8f 70       	andi	r24, 0x0F	; 15
    3684:	8b 83       	std	Y+3, r24	; 0x03
	
		switch(copy_u8PORT)
    3686:	8a 81       	ldd	r24, Y+2	; 0x02
    3688:	28 2f       	mov	r18, r24
    368a:	30 e0       	ldi	r19, 0x00	; 0
    368c:	3d 83       	std	Y+5, r19	; 0x05
    368e:	2c 83       	std	Y+4, r18	; 0x04
    3690:	8c 81       	ldd	r24, Y+4	; 0x04
    3692:	9d 81       	ldd	r25, Y+5	; 0x05
    3694:	81 30       	cpi	r24, 0x01	; 1
    3696:	91 05       	cpc	r25, r1
    3698:	29 f1       	breq	.+74     	; 0x36e4 <DIO_enumSetLowNibbleValue+0x7a>
    369a:	2c 81       	ldd	r18, Y+4	; 0x04
    369c:	3d 81       	ldd	r19, Y+5	; 0x05
    369e:	22 30       	cpi	r18, 0x02	; 2
    36a0:	31 05       	cpc	r19, r1
    36a2:	2c f4       	brge	.+10     	; 0x36ae <DIO_enumSetLowNibbleValue+0x44>
    36a4:	8c 81       	ldd	r24, Y+4	; 0x04
    36a6:	9d 81       	ldd	r25, Y+5	; 0x05
    36a8:	00 97       	sbiw	r24, 0x00	; 0
    36aa:	61 f0       	breq	.+24     	; 0x36c4 <DIO_enumSetLowNibbleValue+0x5a>
    36ac:	4b c0       	rjmp	.+150    	; 0x3744 <DIO_enumSetLowNibbleValue+0xda>
    36ae:	2c 81       	ldd	r18, Y+4	; 0x04
    36b0:	3d 81       	ldd	r19, Y+5	; 0x05
    36b2:	22 30       	cpi	r18, 0x02	; 2
    36b4:	31 05       	cpc	r19, r1
    36b6:	31 f1       	breq	.+76     	; 0x3704 <DIO_enumSetLowNibbleValue+0x9a>
    36b8:	8c 81       	ldd	r24, Y+4	; 0x04
    36ba:	9d 81       	ldd	r25, Y+5	; 0x05
    36bc:	83 30       	cpi	r24, 0x03	; 3
    36be:	91 05       	cpc	r25, r1
    36c0:	89 f1       	breq	.+98     	; 0x3724 <DIO_enumSetLowNibbleValue+0xba>
    36c2:	40 c0       	rjmp	.+128    	; 0x3744 <DIO_enumSetLowNibbleValue+0xda>
		{
			case DIO_PORTA: PORTA_REG&=0xf0;PORTA_REG|=copy_u8Value; break;
    36c4:	ab e3       	ldi	r26, 0x3B	; 59
    36c6:	b0 e0       	ldi	r27, 0x00	; 0
    36c8:	eb e3       	ldi	r30, 0x3B	; 59
    36ca:	f0 e0       	ldi	r31, 0x00	; 0
    36cc:	80 81       	ld	r24, Z
    36ce:	80 7f       	andi	r24, 0xF0	; 240
    36d0:	8c 93       	st	X, r24
    36d2:	ab e3       	ldi	r26, 0x3B	; 59
    36d4:	b0 e0       	ldi	r27, 0x00	; 0
    36d6:	eb e3       	ldi	r30, 0x3B	; 59
    36d8:	f0 e0       	ldi	r31, 0x00	; 0
    36da:	90 81       	ld	r25, Z
    36dc:	8b 81       	ldd	r24, Y+3	; 0x03
    36de:	89 2b       	or	r24, r25
    36e0:	8c 93       	st	X, r24
    36e2:	31 c0       	rjmp	.+98     	; 0x3746 <DIO_enumSetLowNibbleValue+0xdc>
			case DIO_PORTB: PORTB_REG&=0xf0;PORTB_REG|=copy_u8Value; break;
    36e4:	a8 e3       	ldi	r26, 0x38	; 56
    36e6:	b0 e0       	ldi	r27, 0x00	; 0
    36e8:	e8 e3       	ldi	r30, 0x38	; 56
    36ea:	f0 e0       	ldi	r31, 0x00	; 0
    36ec:	80 81       	ld	r24, Z
    36ee:	80 7f       	andi	r24, 0xF0	; 240
    36f0:	8c 93       	st	X, r24
    36f2:	a8 e3       	ldi	r26, 0x38	; 56
    36f4:	b0 e0       	ldi	r27, 0x00	; 0
    36f6:	e8 e3       	ldi	r30, 0x38	; 56
    36f8:	f0 e0       	ldi	r31, 0x00	; 0
    36fa:	90 81       	ld	r25, Z
    36fc:	8b 81       	ldd	r24, Y+3	; 0x03
    36fe:	89 2b       	or	r24, r25
    3700:	8c 93       	st	X, r24
    3702:	21 c0       	rjmp	.+66     	; 0x3746 <DIO_enumSetLowNibbleValue+0xdc>
			case DIO_PORTC: PORTC_REG&=0xf0;PORTC_REG|=copy_u8Value; break;
    3704:	a5 e3       	ldi	r26, 0x35	; 53
    3706:	b0 e0       	ldi	r27, 0x00	; 0
    3708:	e5 e3       	ldi	r30, 0x35	; 53
    370a:	f0 e0       	ldi	r31, 0x00	; 0
    370c:	80 81       	ld	r24, Z
    370e:	80 7f       	andi	r24, 0xF0	; 240
    3710:	8c 93       	st	X, r24
    3712:	a5 e3       	ldi	r26, 0x35	; 53
    3714:	b0 e0       	ldi	r27, 0x00	; 0
    3716:	e5 e3       	ldi	r30, 0x35	; 53
    3718:	f0 e0       	ldi	r31, 0x00	; 0
    371a:	90 81       	ld	r25, Z
    371c:	8b 81       	ldd	r24, Y+3	; 0x03
    371e:	89 2b       	or	r24, r25
    3720:	8c 93       	st	X, r24
    3722:	11 c0       	rjmp	.+34     	; 0x3746 <DIO_enumSetLowNibbleValue+0xdc>
			case DIO_PORTD: PORTD_REG&=0xf0;PORTD_REG|=copy_u8Value; break;
    3724:	a2 e3       	ldi	r26, 0x32	; 50
    3726:	b0 e0       	ldi	r27, 0x00	; 0
    3728:	e2 e3       	ldi	r30, 0x32	; 50
    372a:	f0 e0       	ldi	r31, 0x00	; 0
    372c:	80 81       	ld	r24, Z
    372e:	80 7f       	andi	r24, 0xF0	; 240
    3730:	8c 93       	st	X, r24
    3732:	a2 e3       	ldi	r26, 0x32	; 50
    3734:	b0 e0       	ldi	r27, 0x00	; 0
    3736:	e2 e3       	ldi	r30, 0x32	; 50
    3738:	f0 e0       	ldi	r31, 0x00	; 0
    373a:	90 81       	ld	r25, Z
    373c:	8b 81       	ldd	r24, Y+3	; 0x03
    373e:	89 2b       	or	r24, r25
    3740:	8c 93       	st	X, r24
    3742:	01 c0       	rjmp	.+2      	; 0x3746 <DIO_enumSetLowNibbleValue+0xdc>
			default: Loc_enumState =DIO_NOK;
    3744:	19 82       	std	Y+1, r1	; 0x01
			
		}
	return Loc_enumState;
    3746:	89 81       	ldd	r24, Y+1	; 0x01
	
}
    3748:	0f 90       	pop	r0
    374a:	0f 90       	pop	r0
    374c:	0f 90       	pop	r0
    374e:	0f 90       	pop	r0
    3750:	0f 90       	pop	r0
    3752:	cf 91       	pop	r28
    3754:	df 91       	pop	r29
    3756:	08 95       	ret

00003758 <DIO_enumSetHighNibbleValue>:
DIO_ErrorStatus DIO_enumSetHighNibbleValue (u8 copy_u8PORT,u8 copy_u8Value)
{
    3758:	df 93       	push	r29
    375a:	cf 93       	push	r28
    375c:	00 d0       	rcall	.+0      	; 0x375e <DIO_enumSetHighNibbleValue+0x6>
    375e:	00 d0       	rcall	.+0      	; 0x3760 <DIO_enumSetHighNibbleValue+0x8>
    3760:	0f 92       	push	r0
    3762:	cd b7       	in	r28, 0x3d	; 61
    3764:	de b7       	in	r29, 0x3e	; 62
    3766:	8a 83       	std	Y+2, r24	; 0x02
    3768:	6b 83       	std	Y+3, r22	; 0x03
	
	DIO_ErrorStatus Loc_enumState=DIO_OK;
    376a:	81 e0       	ldi	r24, 0x01	; 1
    376c:	89 83       	std	Y+1, r24	; 0x01
	copy_u8Value &=0xf0;
    376e:	8b 81       	ldd	r24, Y+3	; 0x03
    3770:	80 7f       	andi	r24, 0xF0	; 240
    3772:	8b 83       	std	Y+3, r24	; 0x03
	
		switch(copy_u8PORT)
    3774:	8a 81       	ldd	r24, Y+2	; 0x02
    3776:	28 2f       	mov	r18, r24
    3778:	30 e0       	ldi	r19, 0x00	; 0
    377a:	3d 83       	std	Y+5, r19	; 0x05
    377c:	2c 83       	std	Y+4, r18	; 0x04
    377e:	8c 81       	ldd	r24, Y+4	; 0x04
    3780:	9d 81       	ldd	r25, Y+5	; 0x05
    3782:	81 30       	cpi	r24, 0x01	; 1
    3784:	91 05       	cpc	r25, r1
    3786:	29 f1       	breq	.+74     	; 0x37d2 <DIO_enumSetHighNibbleValue+0x7a>
    3788:	2c 81       	ldd	r18, Y+4	; 0x04
    378a:	3d 81       	ldd	r19, Y+5	; 0x05
    378c:	22 30       	cpi	r18, 0x02	; 2
    378e:	31 05       	cpc	r19, r1
    3790:	2c f4       	brge	.+10     	; 0x379c <DIO_enumSetHighNibbleValue+0x44>
    3792:	8c 81       	ldd	r24, Y+4	; 0x04
    3794:	9d 81       	ldd	r25, Y+5	; 0x05
    3796:	00 97       	sbiw	r24, 0x00	; 0
    3798:	61 f0       	breq	.+24     	; 0x37b2 <DIO_enumSetHighNibbleValue+0x5a>
    379a:	4b c0       	rjmp	.+150    	; 0x3832 <DIO_enumSetHighNibbleValue+0xda>
    379c:	2c 81       	ldd	r18, Y+4	; 0x04
    379e:	3d 81       	ldd	r19, Y+5	; 0x05
    37a0:	22 30       	cpi	r18, 0x02	; 2
    37a2:	31 05       	cpc	r19, r1
    37a4:	31 f1       	breq	.+76     	; 0x37f2 <DIO_enumSetHighNibbleValue+0x9a>
    37a6:	8c 81       	ldd	r24, Y+4	; 0x04
    37a8:	9d 81       	ldd	r25, Y+5	; 0x05
    37aa:	83 30       	cpi	r24, 0x03	; 3
    37ac:	91 05       	cpc	r25, r1
    37ae:	89 f1       	breq	.+98     	; 0x3812 <DIO_enumSetHighNibbleValue+0xba>
    37b0:	40 c0       	rjmp	.+128    	; 0x3832 <DIO_enumSetHighNibbleValue+0xda>
		{
			case DIO_PORTA: PORTA_REG&=0x0f;PORTA_REG|=copy_u8Value; break;
    37b2:	ab e3       	ldi	r26, 0x3B	; 59
    37b4:	b0 e0       	ldi	r27, 0x00	; 0
    37b6:	eb e3       	ldi	r30, 0x3B	; 59
    37b8:	f0 e0       	ldi	r31, 0x00	; 0
    37ba:	80 81       	ld	r24, Z
    37bc:	8f 70       	andi	r24, 0x0F	; 15
    37be:	8c 93       	st	X, r24
    37c0:	ab e3       	ldi	r26, 0x3B	; 59
    37c2:	b0 e0       	ldi	r27, 0x00	; 0
    37c4:	eb e3       	ldi	r30, 0x3B	; 59
    37c6:	f0 e0       	ldi	r31, 0x00	; 0
    37c8:	90 81       	ld	r25, Z
    37ca:	8b 81       	ldd	r24, Y+3	; 0x03
    37cc:	89 2b       	or	r24, r25
    37ce:	8c 93       	st	X, r24
    37d0:	31 c0       	rjmp	.+98     	; 0x3834 <DIO_enumSetHighNibbleValue+0xdc>
			case DIO_PORTB: PORTB_REG&=0x0f;PORTB_REG|=copy_u8Value; break;
    37d2:	a8 e3       	ldi	r26, 0x38	; 56
    37d4:	b0 e0       	ldi	r27, 0x00	; 0
    37d6:	e8 e3       	ldi	r30, 0x38	; 56
    37d8:	f0 e0       	ldi	r31, 0x00	; 0
    37da:	80 81       	ld	r24, Z
    37dc:	8f 70       	andi	r24, 0x0F	; 15
    37de:	8c 93       	st	X, r24
    37e0:	a8 e3       	ldi	r26, 0x38	; 56
    37e2:	b0 e0       	ldi	r27, 0x00	; 0
    37e4:	e8 e3       	ldi	r30, 0x38	; 56
    37e6:	f0 e0       	ldi	r31, 0x00	; 0
    37e8:	90 81       	ld	r25, Z
    37ea:	8b 81       	ldd	r24, Y+3	; 0x03
    37ec:	89 2b       	or	r24, r25
    37ee:	8c 93       	st	X, r24
    37f0:	21 c0       	rjmp	.+66     	; 0x3834 <DIO_enumSetHighNibbleValue+0xdc>
			case DIO_PORTC: PORTC_REG&=0x0f;PORTC_REG|=copy_u8Value; break;
    37f2:	a5 e3       	ldi	r26, 0x35	; 53
    37f4:	b0 e0       	ldi	r27, 0x00	; 0
    37f6:	e5 e3       	ldi	r30, 0x35	; 53
    37f8:	f0 e0       	ldi	r31, 0x00	; 0
    37fa:	80 81       	ld	r24, Z
    37fc:	8f 70       	andi	r24, 0x0F	; 15
    37fe:	8c 93       	st	X, r24
    3800:	a5 e3       	ldi	r26, 0x35	; 53
    3802:	b0 e0       	ldi	r27, 0x00	; 0
    3804:	e5 e3       	ldi	r30, 0x35	; 53
    3806:	f0 e0       	ldi	r31, 0x00	; 0
    3808:	90 81       	ld	r25, Z
    380a:	8b 81       	ldd	r24, Y+3	; 0x03
    380c:	89 2b       	or	r24, r25
    380e:	8c 93       	st	X, r24
    3810:	11 c0       	rjmp	.+34     	; 0x3834 <DIO_enumSetHighNibbleValue+0xdc>
			case DIO_PORTD: PORTD_REG&=0x0f;PORTD_REG|=copy_u8Value; break;
    3812:	a2 e3       	ldi	r26, 0x32	; 50
    3814:	b0 e0       	ldi	r27, 0x00	; 0
    3816:	e2 e3       	ldi	r30, 0x32	; 50
    3818:	f0 e0       	ldi	r31, 0x00	; 0
    381a:	80 81       	ld	r24, Z
    381c:	8f 70       	andi	r24, 0x0F	; 15
    381e:	8c 93       	st	X, r24
    3820:	a2 e3       	ldi	r26, 0x32	; 50
    3822:	b0 e0       	ldi	r27, 0x00	; 0
    3824:	e2 e3       	ldi	r30, 0x32	; 50
    3826:	f0 e0       	ldi	r31, 0x00	; 0
    3828:	90 81       	ld	r25, Z
    382a:	8b 81       	ldd	r24, Y+3	; 0x03
    382c:	89 2b       	or	r24, r25
    382e:	8c 93       	st	X, r24
    3830:	01 c0       	rjmp	.+2      	; 0x3834 <DIO_enumSetHighNibbleValue+0xdc>
			default: Loc_enumState =DIO_NOK;
    3832:	19 82       	std	Y+1, r1	; 0x01
			
		}
	return Loc_enumState;
    3834:	89 81       	ldd	r24, Y+1	; 0x01
	
}
    3836:	0f 90       	pop	r0
    3838:	0f 90       	pop	r0
    383a:	0f 90       	pop	r0
    383c:	0f 90       	pop	r0
    383e:	0f 90       	pop	r0
    3840:	cf 91       	pop	r28
    3842:	df 91       	pop	r29
    3844:	08 95       	ret

00003846 <DIO_enumSetLowNibbleDirection>:
DIO_ErrorStatus DIO_enumSetLowNibbleDirection(u8 copy_u8PORT,u8 copy_u8Direction)
{
    3846:	df 93       	push	r29
    3848:	cf 93       	push	r28
    384a:	00 d0       	rcall	.+0      	; 0x384c <DIO_enumSetLowNibbleDirection+0x6>
    384c:	00 d0       	rcall	.+0      	; 0x384e <DIO_enumSetLowNibbleDirection+0x8>
    384e:	0f 92       	push	r0
    3850:	cd b7       	in	r28, 0x3d	; 61
    3852:	de b7       	in	r29, 0x3e	; 62
    3854:	8a 83       	std	Y+2, r24	; 0x02
    3856:	6b 83       	std	Y+3, r22	; 0x03
	
	DIO_ErrorStatus Loc_enumState =DIO_OK;
    3858:	81 e0       	ldi	r24, 0x01	; 1
    385a:	89 83       	std	Y+1, r24	; 0x01
	copy_u8Direction&=0x0f;
    385c:	8b 81       	ldd	r24, Y+3	; 0x03
    385e:	8f 70       	andi	r24, 0x0F	; 15
    3860:	8b 83       	std	Y+3, r24	; 0x03
		switch(copy_u8PORT)
    3862:	8a 81       	ldd	r24, Y+2	; 0x02
    3864:	28 2f       	mov	r18, r24
    3866:	30 e0       	ldi	r19, 0x00	; 0
    3868:	3d 83       	std	Y+5, r19	; 0x05
    386a:	2c 83       	std	Y+4, r18	; 0x04
    386c:	8c 81       	ldd	r24, Y+4	; 0x04
    386e:	9d 81       	ldd	r25, Y+5	; 0x05
    3870:	81 30       	cpi	r24, 0x01	; 1
    3872:	91 05       	cpc	r25, r1
    3874:	29 f1       	breq	.+74     	; 0x38c0 <DIO_enumSetLowNibbleDirection+0x7a>
    3876:	2c 81       	ldd	r18, Y+4	; 0x04
    3878:	3d 81       	ldd	r19, Y+5	; 0x05
    387a:	22 30       	cpi	r18, 0x02	; 2
    387c:	31 05       	cpc	r19, r1
    387e:	2c f4       	brge	.+10     	; 0x388a <DIO_enumSetLowNibbleDirection+0x44>
    3880:	8c 81       	ldd	r24, Y+4	; 0x04
    3882:	9d 81       	ldd	r25, Y+5	; 0x05
    3884:	00 97       	sbiw	r24, 0x00	; 0
    3886:	61 f0       	breq	.+24     	; 0x38a0 <DIO_enumSetLowNibbleDirection+0x5a>
    3888:	4b c0       	rjmp	.+150    	; 0x3920 <DIO_enumSetLowNibbleDirection+0xda>
    388a:	2c 81       	ldd	r18, Y+4	; 0x04
    388c:	3d 81       	ldd	r19, Y+5	; 0x05
    388e:	22 30       	cpi	r18, 0x02	; 2
    3890:	31 05       	cpc	r19, r1
    3892:	31 f1       	breq	.+76     	; 0x38e0 <DIO_enumSetLowNibbleDirection+0x9a>
    3894:	8c 81       	ldd	r24, Y+4	; 0x04
    3896:	9d 81       	ldd	r25, Y+5	; 0x05
    3898:	83 30       	cpi	r24, 0x03	; 3
    389a:	91 05       	cpc	r25, r1
    389c:	89 f1       	breq	.+98     	; 0x3900 <DIO_enumSetLowNibbleDirection+0xba>
    389e:	40 c0       	rjmp	.+128    	; 0x3920 <DIO_enumSetLowNibbleDirection+0xda>
		{
			case DIO_PORTA: DDRA_REG &=0xf0;DDRA_REG|=copy_u8Direction;break;
    38a0:	aa e3       	ldi	r26, 0x3A	; 58
    38a2:	b0 e0       	ldi	r27, 0x00	; 0
    38a4:	ea e3       	ldi	r30, 0x3A	; 58
    38a6:	f0 e0       	ldi	r31, 0x00	; 0
    38a8:	80 81       	ld	r24, Z
    38aa:	80 7f       	andi	r24, 0xF0	; 240
    38ac:	8c 93       	st	X, r24
    38ae:	aa e3       	ldi	r26, 0x3A	; 58
    38b0:	b0 e0       	ldi	r27, 0x00	; 0
    38b2:	ea e3       	ldi	r30, 0x3A	; 58
    38b4:	f0 e0       	ldi	r31, 0x00	; 0
    38b6:	90 81       	ld	r25, Z
    38b8:	8b 81       	ldd	r24, Y+3	; 0x03
    38ba:	89 2b       	or	r24, r25
    38bc:	8c 93       	st	X, r24
    38be:	31 c0       	rjmp	.+98     	; 0x3922 <DIO_enumSetLowNibbleDirection+0xdc>
			case DIO_PORTB: DDRB_REG &=0xf0;DDRB_REG|=copy_u8Direction;break;
    38c0:	a7 e3       	ldi	r26, 0x37	; 55
    38c2:	b0 e0       	ldi	r27, 0x00	; 0
    38c4:	e7 e3       	ldi	r30, 0x37	; 55
    38c6:	f0 e0       	ldi	r31, 0x00	; 0
    38c8:	80 81       	ld	r24, Z
    38ca:	80 7f       	andi	r24, 0xF0	; 240
    38cc:	8c 93       	st	X, r24
    38ce:	a7 e3       	ldi	r26, 0x37	; 55
    38d0:	b0 e0       	ldi	r27, 0x00	; 0
    38d2:	e7 e3       	ldi	r30, 0x37	; 55
    38d4:	f0 e0       	ldi	r31, 0x00	; 0
    38d6:	90 81       	ld	r25, Z
    38d8:	8b 81       	ldd	r24, Y+3	; 0x03
    38da:	89 2b       	or	r24, r25
    38dc:	8c 93       	st	X, r24
    38de:	21 c0       	rjmp	.+66     	; 0x3922 <DIO_enumSetLowNibbleDirection+0xdc>
			case DIO_PORTC: DDRC_REG &=0xf0;DDRC_REG|=copy_u8Direction;break;
    38e0:	a4 e3       	ldi	r26, 0x34	; 52
    38e2:	b0 e0       	ldi	r27, 0x00	; 0
    38e4:	e4 e3       	ldi	r30, 0x34	; 52
    38e6:	f0 e0       	ldi	r31, 0x00	; 0
    38e8:	80 81       	ld	r24, Z
    38ea:	80 7f       	andi	r24, 0xF0	; 240
    38ec:	8c 93       	st	X, r24
    38ee:	a4 e3       	ldi	r26, 0x34	; 52
    38f0:	b0 e0       	ldi	r27, 0x00	; 0
    38f2:	e4 e3       	ldi	r30, 0x34	; 52
    38f4:	f0 e0       	ldi	r31, 0x00	; 0
    38f6:	90 81       	ld	r25, Z
    38f8:	8b 81       	ldd	r24, Y+3	; 0x03
    38fa:	89 2b       	or	r24, r25
    38fc:	8c 93       	st	X, r24
    38fe:	11 c0       	rjmp	.+34     	; 0x3922 <DIO_enumSetLowNibbleDirection+0xdc>
			case DIO_PORTD: DDRD_REG &=0xf0;DDRD_REG|=copy_u8Direction;break;
    3900:	a1 e3       	ldi	r26, 0x31	; 49
    3902:	b0 e0       	ldi	r27, 0x00	; 0
    3904:	e1 e3       	ldi	r30, 0x31	; 49
    3906:	f0 e0       	ldi	r31, 0x00	; 0
    3908:	80 81       	ld	r24, Z
    390a:	80 7f       	andi	r24, 0xF0	; 240
    390c:	8c 93       	st	X, r24
    390e:	a1 e3       	ldi	r26, 0x31	; 49
    3910:	b0 e0       	ldi	r27, 0x00	; 0
    3912:	e1 e3       	ldi	r30, 0x31	; 49
    3914:	f0 e0       	ldi	r31, 0x00	; 0
    3916:	90 81       	ld	r25, Z
    3918:	8b 81       	ldd	r24, Y+3	; 0x03
    391a:	89 2b       	or	r24, r25
    391c:	8c 93       	st	X, r24
    391e:	01 c0       	rjmp	.+2      	; 0x3922 <DIO_enumSetLowNibbleDirection+0xdc>
			default: Loc_enumState =DIO_NOK;
    3920:	19 82       	std	Y+1, r1	; 0x01
		}
	

		
 return Loc_enumState;
    3922:	89 81       	ldd	r24, Y+1	; 0x01
	
}
    3924:	0f 90       	pop	r0
    3926:	0f 90       	pop	r0
    3928:	0f 90       	pop	r0
    392a:	0f 90       	pop	r0
    392c:	0f 90       	pop	r0
    392e:	cf 91       	pop	r28
    3930:	df 91       	pop	r29
    3932:	08 95       	ret

00003934 <DIO_enumSetHighNibbleDirection>:
DIO_ErrorStatus DIO_enumSetHighNibbleDirection(u8 copy_u8PORT,u8 copy_u8Direction)
{
    3934:	df 93       	push	r29
    3936:	cf 93       	push	r28
    3938:	00 d0       	rcall	.+0      	; 0x393a <DIO_enumSetHighNibbleDirection+0x6>
    393a:	00 d0       	rcall	.+0      	; 0x393c <DIO_enumSetHighNibbleDirection+0x8>
    393c:	0f 92       	push	r0
    393e:	cd b7       	in	r28, 0x3d	; 61
    3940:	de b7       	in	r29, 0x3e	; 62
    3942:	8a 83       	std	Y+2, r24	; 0x02
    3944:	6b 83       	std	Y+3, r22	; 0x03
	
	DIO_ErrorStatus Loc_enumState =DIO_OK;
    3946:	81 e0       	ldi	r24, 0x01	; 1
    3948:	89 83       	std	Y+1, r24	; 0x01
	copy_u8Direction&=0xf0;
    394a:	8b 81       	ldd	r24, Y+3	; 0x03
    394c:	80 7f       	andi	r24, 0xF0	; 240
    394e:	8b 83       	std	Y+3, r24	; 0x03
		switch(copy_u8PORT)
    3950:	8a 81       	ldd	r24, Y+2	; 0x02
    3952:	28 2f       	mov	r18, r24
    3954:	30 e0       	ldi	r19, 0x00	; 0
    3956:	3d 83       	std	Y+5, r19	; 0x05
    3958:	2c 83       	std	Y+4, r18	; 0x04
    395a:	8c 81       	ldd	r24, Y+4	; 0x04
    395c:	9d 81       	ldd	r25, Y+5	; 0x05
    395e:	81 30       	cpi	r24, 0x01	; 1
    3960:	91 05       	cpc	r25, r1
    3962:	29 f1       	breq	.+74     	; 0x39ae <DIO_enumSetHighNibbleDirection+0x7a>
    3964:	2c 81       	ldd	r18, Y+4	; 0x04
    3966:	3d 81       	ldd	r19, Y+5	; 0x05
    3968:	22 30       	cpi	r18, 0x02	; 2
    396a:	31 05       	cpc	r19, r1
    396c:	2c f4       	brge	.+10     	; 0x3978 <DIO_enumSetHighNibbleDirection+0x44>
    396e:	8c 81       	ldd	r24, Y+4	; 0x04
    3970:	9d 81       	ldd	r25, Y+5	; 0x05
    3972:	00 97       	sbiw	r24, 0x00	; 0
    3974:	61 f0       	breq	.+24     	; 0x398e <DIO_enumSetHighNibbleDirection+0x5a>
    3976:	4b c0       	rjmp	.+150    	; 0x3a0e <DIO_enumSetHighNibbleDirection+0xda>
    3978:	2c 81       	ldd	r18, Y+4	; 0x04
    397a:	3d 81       	ldd	r19, Y+5	; 0x05
    397c:	22 30       	cpi	r18, 0x02	; 2
    397e:	31 05       	cpc	r19, r1
    3980:	31 f1       	breq	.+76     	; 0x39ce <DIO_enumSetHighNibbleDirection+0x9a>
    3982:	8c 81       	ldd	r24, Y+4	; 0x04
    3984:	9d 81       	ldd	r25, Y+5	; 0x05
    3986:	83 30       	cpi	r24, 0x03	; 3
    3988:	91 05       	cpc	r25, r1
    398a:	89 f1       	breq	.+98     	; 0x39ee <DIO_enumSetHighNibbleDirection+0xba>
    398c:	40 c0       	rjmp	.+128    	; 0x3a0e <DIO_enumSetHighNibbleDirection+0xda>
		{
			case DIO_PORTA: DDRA_REG &=0x0f;DDRA_REG|=copy_u8Direction;break;
    398e:	aa e3       	ldi	r26, 0x3A	; 58
    3990:	b0 e0       	ldi	r27, 0x00	; 0
    3992:	ea e3       	ldi	r30, 0x3A	; 58
    3994:	f0 e0       	ldi	r31, 0x00	; 0
    3996:	80 81       	ld	r24, Z
    3998:	8f 70       	andi	r24, 0x0F	; 15
    399a:	8c 93       	st	X, r24
    399c:	aa e3       	ldi	r26, 0x3A	; 58
    399e:	b0 e0       	ldi	r27, 0x00	; 0
    39a0:	ea e3       	ldi	r30, 0x3A	; 58
    39a2:	f0 e0       	ldi	r31, 0x00	; 0
    39a4:	90 81       	ld	r25, Z
    39a6:	8b 81       	ldd	r24, Y+3	; 0x03
    39a8:	89 2b       	or	r24, r25
    39aa:	8c 93       	st	X, r24
    39ac:	31 c0       	rjmp	.+98     	; 0x3a10 <DIO_enumSetHighNibbleDirection+0xdc>
			case DIO_PORTB: DDRB_REG &=0x0f;DDRB_REG|=copy_u8Direction;break;
    39ae:	a7 e3       	ldi	r26, 0x37	; 55
    39b0:	b0 e0       	ldi	r27, 0x00	; 0
    39b2:	e7 e3       	ldi	r30, 0x37	; 55
    39b4:	f0 e0       	ldi	r31, 0x00	; 0
    39b6:	80 81       	ld	r24, Z
    39b8:	8f 70       	andi	r24, 0x0F	; 15
    39ba:	8c 93       	st	X, r24
    39bc:	a7 e3       	ldi	r26, 0x37	; 55
    39be:	b0 e0       	ldi	r27, 0x00	; 0
    39c0:	e7 e3       	ldi	r30, 0x37	; 55
    39c2:	f0 e0       	ldi	r31, 0x00	; 0
    39c4:	90 81       	ld	r25, Z
    39c6:	8b 81       	ldd	r24, Y+3	; 0x03
    39c8:	89 2b       	or	r24, r25
    39ca:	8c 93       	st	X, r24
    39cc:	21 c0       	rjmp	.+66     	; 0x3a10 <DIO_enumSetHighNibbleDirection+0xdc>
			case DIO_PORTC: DDRC_REG &=0x0f;DDRC_REG|=copy_u8Direction;break;
    39ce:	a4 e3       	ldi	r26, 0x34	; 52
    39d0:	b0 e0       	ldi	r27, 0x00	; 0
    39d2:	e4 e3       	ldi	r30, 0x34	; 52
    39d4:	f0 e0       	ldi	r31, 0x00	; 0
    39d6:	80 81       	ld	r24, Z
    39d8:	8f 70       	andi	r24, 0x0F	; 15
    39da:	8c 93       	st	X, r24
    39dc:	a4 e3       	ldi	r26, 0x34	; 52
    39de:	b0 e0       	ldi	r27, 0x00	; 0
    39e0:	e4 e3       	ldi	r30, 0x34	; 52
    39e2:	f0 e0       	ldi	r31, 0x00	; 0
    39e4:	90 81       	ld	r25, Z
    39e6:	8b 81       	ldd	r24, Y+3	; 0x03
    39e8:	89 2b       	or	r24, r25
    39ea:	8c 93       	st	X, r24
    39ec:	11 c0       	rjmp	.+34     	; 0x3a10 <DIO_enumSetHighNibbleDirection+0xdc>
			case DIO_PORTD: DDRD_REG &=0x0f;DDRD_REG|=copy_u8Direction;break;
    39ee:	a1 e3       	ldi	r26, 0x31	; 49
    39f0:	b0 e0       	ldi	r27, 0x00	; 0
    39f2:	e1 e3       	ldi	r30, 0x31	; 49
    39f4:	f0 e0       	ldi	r31, 0x00	; 0
    39f6:	80 81       	ld	r24, Z
    39f8:	8f 70       	andi	r24, 0x0F	; 15
    39fa:	8c 93       	st	X, r24
    39fc:	a1 e3       	ldi	r26, 0x31	; 49
    39fe:	b0 e0       	ldi	r27, 0x00	; 0
    3a00:	e1 e3       	ldi	r30, 0x31	; 49
    3a02:	f0 e0       	ldi	r31, 0x00	; 0
    3a04:	90 81       	ld	r25, Z
    3a06:	8b 81       	ldd	r24, Y+3	; 0x03
    3a08:	89 2b       	or	r24, r25
    3a0a:	8c 93       	st	X, r24
    3a0c:	01 c0       	rjmp	.+2      	; 0x3a10 <DIO_enumSetHighNibbleDirection+0xdc>
			default: Loc_enumState =DIO_NOK;
    3a0e:	19 82       	std	Y+1, r1	; 0x01
		}
	

		
 return Loc_enumState;
    3a10:	89 81       	ldd	r24, Y+1	; 0x01
	
}
    3a12:	0f 90       	pop	r0
    3a14:	0f 90       	pop	r0
    3a16:	0f 90       	pop	r0
    3a18:	0f 90       	pop	r0
    3a1a:	0f 90       	pop	r0
    3a1c:	cf 91       	pop	r28
    3a1e:	df 91       	pop	r29
    3a20:	08 95       	ret

00003a22 <ULS_voidInti>:
#include "../../LIB/BIT_MATH.h"
#include "../../MCAL/DIO/DIO_interface.h"


void ULS_voidInti()
{
    3a22:	df 93       	push	r29
    3a24:	cf 93       	push	r28
    3a26:	cd b7       	in	r28, 0x3d	; 61
    3a28:	de b7       	in	r29, 0x3e	; 62
	DIO_enumSetPinDirection (TR_PORT,TR_PIN,DIO_PIN_OUTPUT);
    3a2a:	83 e0       	ldi	r24, 0x03	; 3
    3a2c:	67 e0       	ldi	r22, 0x07	; 7
    3a2e:	41 e0       	ldi	r20, 0x01	; 1
    3a30:	0e 94 f7 17 	call	0x2fee	; 0x2fee <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection (ECHO_PORT,ECHO_PIN,DIO_PIN_INPUT);
    3a34:	83 e0       	ldi	r24, 0x03	; 3
    3a36:	66 e0       	ldi	r22, 0x06	; 6
    3a38:	40 e0       	ldi	r20, 0x00	; 0
    3a3a:	0e 94 f7 17 	call	0x2fee	; 0x2fee <DIO_enumSetPinDirection>

}
    3a3e:	cf 91       	pop	r28
    3a40:	df 91       	pop	r29
    3a42:	08 95       	ret

00003a44 <ULS_voidSendTr>:
void ULS_voidSendTr(void)
{
    3a44:	df 93       	push	r29
    3a46:	cf 93       	push	r28
    3a48:	cd b7       	in	r28, 0x3d	; 61
    3a4a:	de b7       	in	r29, 0x3e	; 62
    3a4c:	68 97       	sbiw	r28, 0x18	; 24
    3a4e:	0f b6       	in	r0, 0x3f	; 63
    3a50:	f8 94       	cli
    3a52:	de bf       	out	0x3e, r29	; 62
    3a54:	0f be       	out	0x3f, r0	; 63
    3a56:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPinValue(TR_PORT,TR_PIN,DIO_PIN_HIGH);
    3a58:	83 e0       	ldi	r24, 0x03	; 3
    3a5a:	67 e0       	ldi	r22, 0x07	; 7
    3a5c:	41 e0       	ldi	r20, 0x01	; 1
    3a5e:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
    3a62:	80 e0       	ldi	r24, 0x00	; 0
    3a64:	90 e0       	ldi	r25, 0x00	; 0
    3a66:	a0 ea       	ldi	r26, 0xA0	; 160
    3a68:	b1 e4       	ldi	r27, 0x41	; 65
    3a6a:	8d 8b       	std	Y+21, r24	; 0x15
    3a6c:	9e 8b       	std	Y+22, r25	; 0x16
    3a6e:	af 8b       	std	Y+23, r26	; 0x17
    3a70:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3a72:	6d 89       	ldd	r22, Y+21	; 0x15
    3a74:	7e 89       	ldd	r23, Y+22	; 0x16
    3a76:	8f 89       	ldd	r24, Y+23	; 0x17
    3a78:	98 8d       	ldd	r25, Y+24	; 0x18
    3a7a:	2b ea       	ldi	r18, 0xAB	; 171
    3a7c:	3a ea       	ldi	r19, 0xAA	; 170
    3a7e:	4a e2       	ldi	r20, 0x2A	; 42
    3a80:	50 e4       	ldi	r21, 0x40	; 64
    3a82:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    3a86:	dc 01       	movw	r26, r24
    3a88:	cb 01       	movw	r24, r22
    3a8a:	89 8b       	std	Y+17, r24	; 0x11
    3a8c:	9a 8b       	std	Y+18, r25	; 0x12
    3a8e:	ab 8b       	std	Y+19, r26	; 0x13
    3a90:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    3a92:	69 89       	ldd	r22, Y+17	; 0x11
    3a94:	7a 89       	ldd	r23, Y+18	; 0x12
    3a96:	8b 89       	ldd	r24, Y+19	; 0x13
    3a98:	9c 89       	ldd	r25, Y+20	; 0x14
    3a9a:	20 e0       	ldi	r18, 0x00	; 0
    3a9c:	30 e0       	ldi	r19, 0x00	; 0
    3a9e:	40 e8       	ldi	r20, 0x80	; 128
    3aa0:	5f e3       	ldi	r21, 0x3F	; 63
    3aa2:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    3aa6:	88 23       	and	r24, r24
    3aa8:	1c f4       	brge	.+6      	; 0x3ab0 <ULS_voidSendTr+0x6c>
		__ticks = 1;
    3aaa:	81 e0       	ldi	r24, 0x01	; 1
    3aac:	88 8b       	std	Y+16, r24	; 0x10
    3aae:	91 c0       	rjmp	.+290    	; 0x3bd2 <ULS_voidSendTr+0x18e>
	else if (__tmp > 255)
    3ab0:	69 89       	ldd	r22, Y+17	; 0x11
    3ab2:	7a 89       	ldd	r23, Y+18	; 0x12
    3ab4:	8b 89       	ldd	r24, Y+19	; 0x13
    3ab6:	9c 89       	ldd	r25, Y+20	; 0x14
    3ab8:	20 e0       	ldi	r18, 0x00	; 0
    3aba:	30 e0       	ldi	r19, 0x00	; 0
    3abc:	4f e7       	ldi	r20, 0x7F	; 127
    3abe:	53 e4       	ldi	r21, 0x43	; 67
    3ac0:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    3ac4:	18 16       	cp	r1, r24
    3ac6:	0c f0       	brlt	.+2      	; 0x3aca <ULS_voidSendTr+0x86>
    3ac8:	7b c0       	rjmp	.+246    	; 0x3bc0 <ULS_voidSendTr+0x17c>
	{
		_delay_ms(__us / 1000.0);
    3aca:	6d 89       	ldd	r22, Y+21	; 0x15
    3acc:	7e 89       	ldd	r23, Y+22	; 0x16
    3ace:	8f 89       	ldd	r24, Y+23	; 0x17
    3ad0:	98 8d       	ldd	r25, Y+24	; 0x18
    3ad2:	20 e0       	ldi	r18, 0x00	; 0
    3ad4:	30 e0       	ldi	r19, 0x00	; 0
    3ad6:	4a e7       	ldi	r20, 0x7A	; 122
    3ad8:	54 e4       	ldi	r21, 0x44	; 68
    3ada:	0e 94 1d 11 	call	0x223a	; 0x223a <__divsf3>
    3ade:	dc 01       	movw	r26, r24
    3ae0:	cb 01       	movw	r24, r22
    3ae2:	8c 87       	std	Y+12, r24	; 0x0c
    3ae4:	9d 87       	std	Y+13, r25	; 0x0d
    3ae6:	ae 87       	std	Y+14, r26	; 0x0e
    3ae8:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3aea:	6c 85       	ldd	r22, Y+12	; 0x0c
    3aec:	7d 85       	ldd	r23, Y+13	; 0x0d
    3aee:	8e 85       	ldd	r24, Y+14	; 0x0e
    3af0:	9f 85       	ldd	r25, Y+15	; 0x0f
    3af2:	20 e0       	ldi	r18, 0x00	; 0
    3af4:	30 e0       	ldi	r19, 0x00	; 0
    3af6:	4a ef       	ldi	r20, 0xFA	; 250
    3af8:	54 e4       	ldi	r21, 0x44	; 68
    3afa:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    3afe:	dc 01       	movw	r26, r24
    3b00:	cb 01       	movw	r24, r22
    3b02:	88 87       	std	Y+8, r24	; 0x08
    3b04:	99 87       	std	Y+9, r25	; 0x09
    3b06:	aa 87       	std	Y+10, r26	; 0x0a
    3b08:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    3b0a:	68 85       	ldd	r22, Y+8	; 0x08
    3b0c:	79 85       	ldd	r23, Y+9	; 0x09
    3b0e:	8a 85       	ldd	r24, Y+10	; 0x0a
    3b10:	9b 85       	ldd	r25, Y+11	; 0x0b
    3b12:	20 e0       	ldi	r18, 0x00	; 0
    3b14:	30 e0       	ldi	r19, 0x00	; 0
    3b16:	40 e8       	ldi	r20, 0x80	; 128
    3b18:	5f e3       	ldi	r21, 0x3F	; 63
    3b1a:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    3b1e:	88 23       	and	r24, r24
    3b20:	2c f4       	brge	.+10     	; 0x3b2c <ULS_voidSendTr+0xe8>
		__ticks = 1;
    3b22:	81 e0       	ldi	r24, 0x01	; 1
    3b24:	90 e0       	ldi	r25, 0x00	; 0
    3b26:	9f 83       	std	Y+7, r25	; 0x07
    3b28:	8e 83       	std	Y+6, r24	; 0x06
    3b2a:	3f c0       	rjmp	.+126    	; 0x3baa <ULS_voidSendTr+0x166>
	else if (__tmp > 65535)
    3b2c:	68 85       	ldd	r22, Y+8	; 0x08
    3b2e:	79 85       	ldd	r23, Y+9	; 0x09
    3b30:	8a 85       	ldd	r24, Y+10	; 0x0a
    3b32:	9b 85       	ldd	r25, Y+11	; 0x0b
    3b34:	20 e0       	ldi	r18, 0x00	; 0
    3b36:	3f ef       	ldi	r19, 0xFF	; 255
    3b38:	4f e7       	ldi	r20, 0x7F	; 127
    3b3a:	57 e4       	ldi	r21, 0x47	; 71
    3b3c:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    3b40:	18 16       	cp	r1, r24
    3b42:	4c f5       	brge	.+82     	; 0x3b96 <ULS_voidSendTr+0x152>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3b44:	6c 85       	ldd	r22, Y+12	; 0x0c
    3b46:	7d 85       	ldd	r23, Y+13	; 0x0d
    3b48:	8e 85       	ldd	r24, Y+14	; 0x0e
    3b4a:	9f 85       	ldd	r25, Y+15	; 0x0f
    3b4c:	20 e0       	ldi	r18, 0x00	; 0
    3b4e:	30 e0       	ldi	r19, 0x00	; 0
    3b50:	40 e2       	ldi	r20, 0x20	; 32
    3b52:	51 e4       	ldi	r21, 0x41	; 65
    3b54:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    3b58:	dc 01       	movw	r26, r24
    3b5a:	cb 01       	movw	r24, r22
    3b5c:	bc 01       	movw	r22, r24
    3b5e:	cd 01       	movw	r24, r26
    3b60:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3b64:	dc 01       	movw	r26, r24
    3b66:	cb 01       	movw	r24, r22
    3b68:	9f 83       	std	Y+7, r25	; 0x07
    3b6a:	8e 83       	std	Y+6, r24	; 0x06
    3b6c:	0f c0       	rjmp	.+30     	; 0x3b8c <ULS_voidSendTr+0x148>
    3b6e:	88 ec       	ldi	r24, 0xC8	; 200
    3b70:	90 e0       	ldi	r25, 0x00	; 0
    3b72:	9d 83       	std	Y+5, r25	; 0x05
    3b74:	8c 83       	std	Y+4, r24	; 0x04
    3b76:	8c 81       	ldd	r24, Y+4	; 0x04
    3b78:	9d 81       	ldd	r25, Y+5	; 0x05
    3b7a:	01 97       	sbiw	r24, 0x01	; 1
    3b7c:	f1 f7       	brne	.-4      	; 0x3b7a <ULS_voidSendTr+0x136>
    3b7e:	9d 83       	std	Y+5, r25	; 0x05
    3b80:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b82:	8e 81       	ldd	r24, Y+6	; 0x06
    3b84:	9f 81       	ldd	r25, Y+7	; 0x07
    3b86:	01 97       	sbiw	r24, 0x01	; 1
    3b88:	9f 83       	std	Y+7, r25	; 0x07
    3b8a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b8c:	8e 81       	ldd	r24, Y+6	; 0x06
    3b8e:	9f 81       	ldd	r25, Y+7	; 0x07
    3b90:	00 97       	sbiw	r24, 0x00	; 0
    3b92:	69 f7       	brne	.-38     	; 0x3b6e <ULS_voidSendTr+0x12a>
    3b94:	24 c0       	rjmp	.+72     	; 0x3bde <ULS_voidSendTr+0x19a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b96:	68 85       	ldd	r22, Y+8	; 0x08
    3b98:	79 85       	ldd	r23, Y+9	; 0x09
    3b9a:	8a 85       	ldd	r24, Y+10	; 0x0a
    3b9c:	9b 85       	ldd	r25, Y+11	; 0x0b
    3b9e:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3ba2:	dc 01       	movw	r26, r24
    3ba4:	cb 01       	movw	r24, r22
    3ba6:	9f 83       	std	Y+7, r25	; 0x07
    3ba8:	8e 83       	std	Y+6, r24	; 0x06
    3baa:	8e 81       	ldd	r24, Y+6	; 0x06
    3bac:	9f 81       	ldd	r25, Y+7	; 0x07
    3bae:	9b 83       	std	Y+3, r25	; 0x03
    3bb0:	8a 83       	std	Y+2, r24	; 0x02
    3bb2:	8a 81       	ldd	r24, Y+2	; 0x02
    3bb4:	9b 81       	ldd	r25, Y+3	; 0x03
    3bb6:	01 97       	sbiw	r24, 0x01	; 1
    3bb8:	f1 f7       	brne	.-4      	; 0x3bb6 <ULS_voidSendTr+0x172>
    3bba:	9b 83       	std	Y+3, r25	; 0x03
    3bbc:	8a 83       	std	Y+2, r24	; 0x02
    3bbe:	0f c0       	rjmp	.+30     	; 0x3bde <ULS_voidSendTr+0x19a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3bc0:	69 89       	ldd	r22, Y+17	; 0x11
    3bc2:	7a 89       	ldd	r23, Y+18	; 0x12
    3bc4:	8b 89       	ldd	r24, Y+19	; 0x13
    3bc6:	9c 89       	ldd	r25, Y+20	; 0x14
    3bc8:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3bcc:	dc 01       	movw	r26, r24
    3bce:	cb 01       	movw	r24, r22
    3bd0:	88 8b       	std	Y+16, r24	; 0x10
    3bd2:	88 89       	ldd	r24, Y+16	; 0x10
    3bd4:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3bd6:	89 81       	ldd	r24, Y+1	; 0x01
    3bd8:	8a 95       	dec	r24
    3bda:	f1 f7       	brne	.-4      	; 0x3bd8 <ULS_voidSendTr+0x194>
    3bdc:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(20);
	DIO_enumSetPinValue(TR_PORT,TR_PIN,DIO_PIN_LOW);
    3bde:	83 e0       	ldi	r24, 0x03	; 3
    3be0:	67 e0       	ldi	r22, 0x07	; 7
    3be2:	40 e0       	ldi	r20, 0x00	; 0
    3be4:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
}
    3be8:	68 96       	adiw	r28, 0x18	; 24
    3bea:	0f b6       	in	r0, 0x3f	; 63
    3bec:	f8 94       	cli
    3bee:	de bf       	out	0x3e, r29	; 62
    3bf0:	0f be       	out	0x3f, r0	; 63
    3bf2:	cd bf       	out	0x3d, r28	; 61
    3bf4:	cf 91       	pop	r28
    3bf6:	df 91       	pop	r29
    3bf8:	08 95       	ret

00003bfa <LED_VoidInit>:
#include "LED_interface.h"


/* this function initialize the pin which connected to led as output pin */
void LED_VoidInit (LED_TYPE LED_configration )
{
    3bfa:	df 93       	push	r29
    3bfc:	cf 93       	push	r28
    3bfe:	00 d0       	rcall	.+0      	; 0x3c00 <LED_VoidInit+0x6>
    3c00:	0f 92       	push	r0
    3c02:	cd b7       	in	r28, 0x3d	; 61
    3c04:	de b7       	in	r29, 0x3e	; 62
    3c06:	69 83       	std	Y+1, r22	; 0x01
    3c08:	7a 83       	std	Y+2, r23	; 0x02
    3c0a:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumSetPinDirection(LED_configration.port,LED_configration.pin,DIO_PIN_OUTPUT);
    3c0c:	89 81       	ldd	r24, Y+1	; 0x01
    3c0e:	9a 81       	ldd	r25, Y+2	; 0x02
    3c10:	69 2f       	mov	r22, r25
    3c12:	41 e0       	ldi	r20, 0x01	; 1
    3c14:	0e 94 f7 17 	call	0x2fee	; 0x2fee <DIO_enumSetPinDirection>
}
    3c18:	0f 90       	pop	r0
    3c1a:	0f 90       	pop	r0
    3c1c:	0f 90       	pop	r0
    3c1e:	cf 91       	pop	r28
    3c20:	df 91       	pop	r29
    3c22:	08 95       	ret

00003c24 <LED_VoidOn>:

/* this function to make led on when the pin out high(source connection) */
void LED_VoidOn(LED_TYPE LED_configration)
{
    3c24:	df 93       	push	r29
    3c26:	cf 93       	push	r28
    3c28:	00 d0       	rcall	.+0      	; 0x3c2a <LED_VoidOn+0x6>
    3c2a:	0f 92       	push	r0
    3c2c:	cd b7       	in	r28, 0x3d	; 61
    3c2e:	de b7       	in	r29, 0x3e	; 62
    3c30:	69 83       	std	Y+1, r22	; 0x01
    3c32:	7a 83       	std	Y+2, r23	; 0x02
    3c34:	8b 83       	std	Y+3, r24	; 0x03
 if(LED_configration.Active_State == ACTIVE_HIGH )
    3c36:	8b 81       	ldd	r24, Y+3	; 0x03
    3c38:	81 30       	cpi	r24, 0x01	; 1
    3c3a:	39 f4       	brne	.+14     	; 0x3c4a <LED_VoidOn+0x26>
  {
	 DIO_enumSetPinValue (LED_configration.port  , LED_configration.pin, DIO_PIN_HIGH  );
    3c3c:	89 81       	ldd	r24, Y+1	; 0x01
    3c3e:	9a 81       	ldd	r25, Y+2	; 0x02
    3c40:	69 2f       	mov	r22, r25
    3c42:	41 e0       	ldi	r20, 0x01	; 1
    3c44:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
    3c48:	09 c0       	rjmp	.+18     	; 0x3c5c <LED_VoidOn+0x38>
  }
 else if(LED_configration.Active_State == ACTIVE_LOW)
    3c4a:	8b 81       	ldd	r24, Y+3	; 0x03
    3c4c:	88 23       	and	r24, r24
    3c4e:	31 f4       	brne	.+12     	; 0x3c5c <LED_VoidOn+0x38>
  {
	 DIO_enumSetPinValue (LED_configration.port  , LED_configration.pin, DIO_PIN_LOW  );
    3c50:	89 81       	ldd	r24, Y+1	; 0x01
    3c52:	9a 81       	ldd	r25, Y+2	; 0x02
    3c54:	69 2f       	mov	r22, r25
    3c56:	40 e0       	ldi	r20, 0x00	; 0
    3c58:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
  }
	
}
    3c5c:	0f 90       	pop	r0
    3c5e:	0f 90       	pop	r0
    3c60:	0f 90       	pop	r0
    3c62:	cf 91       	pop	r28
    3c64:	df 91       	pop	r29
    3c66:	08 95       	ret

00003c68 <LED_VoidOff>:

   /* this function to make led on when the pin out low(sink connection)   */
void LED_VoidOff(LED_TYPE LED_configration)
{
    3c68:	df 93       	push	r29
    3c6a:	cf 93       	push	r28
    3c6c:	00 d0       	rcall	.+0      	; 0x3c6e <LED_VoidOff+0x6>
    3c6e:	0f 92       	push	r0
    3c70:	cd b7       	in	r28, 0x3d	; 61
    3c72:	de b7       	in	r29, 0x3e	; 62
    3c74:	69 83       	std	Y+1, r22	; 0x01
    3c76:	7a 83       	std	Y+2, r23	; 0x02
    3c78:	8b 83       	std	Y+3, r24	; 0x03
 if( LED_configration.Active_State == ACTIVE_HIGH)
    3c7a:	8b 81       	ldd	r24, Y+3	; 0x03
    3c7c:	81 30       	cpi	r24, 0x01	; 1
    3c7e:	39 f4       	brne	.+14     	; 0x3c8e <LED_VoidOff+0x26>
  {
	 DIO_enumSetPinValue ( LED_configration.port, LED_configration.pin, DIO_PIN_LOW );
    3c80:	89 81       	ldd	r24, Y+1	; 0x01
    3c82:	9a 81       	ldd	r25, Y+2	; 0x02
    3c84:	69 2f       	mov	r22, r25
    3c86:	40 e0       	ldi	r20, 0x00	; 0
    3c88:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
    3c8c:	09 c0       	rjmp	.+18     	; 0x3ca0 <LED_VoidOff+0x38>
  }
 else if( LED_configration.Active_State == ACTIVE_LOW)
    3c8e:	8b 81       	ldd	r24, Y+3	; 0x03
    3c90:	88 23       	and	r24, r24
    3c92:	31 f4       	brne	.+12     	; 0x3ca0 <LED_VoidOff+0x38>
  {
	 DIO_enumSetPinValue ( LED_configration.port, LED_configration.pin,  DIO_PIN_HIGH );
    3c94:	89 81       	ldd	r24, Y+1	; 0x01
    3c96:	9a 81       	ldd	r25, Y+2	; 0x02
    3c98:	69 2f       	mov	r22, r25
    3c9a:	41 e0       	ldi	r20, 0x01	; 1
    3c9c:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
  }
}
    3ca0:	0f 90       	pop	r0
    3ca2:	0f 90       	pop	r0
    3ca4:	0f 90       	pop	r0
    3ca6:	cf 91       	pop	r28
    3ca8:	df 91       	pop	r29
    3caa:	08 95       	ret

00003cac <LED_voidToggle>:
   /*this function toggle led pin */
void LED_voidToggle(LED_TYPE LED_configration)
{
    3cac:	df 93       	push	r29
    3cae:	cf 93       	push	r28
    3cb0:	00 d0       	rcall	.+0      	; 0x3cb2 <LED_voidToggle+0x6>
    3cb2:	0f 92       	push	r0
    3cb4:	cd b7       	in	r28, 0x3d	; 61
    3cb6:	de b7       	in	r29, 0x3e	; 62
    3cb8:	69 83       	std	Y+1, r22	; 0x01
    3cba:	7a 83       	std	Y+2, r23	; 0x02
    3cbc:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumTogglePinValue ( LED_configration.port, LED_configration.pin );
    3cbe:	89 81       	ldd	r24, Y+1	; 0x01
    3cc0:	9a 81       	ldd	r25, Y+2	; 0x02
    3cc2:	69 2f       	mov	r22, r25
    3cc4:	0e 94 ab 1a 	call	0x3556	; 0x3556 <DIO_enumTogglePinValue>
}
    3cc8:	0f 90       	pop	r0
    3cca:	0f 90       	pop	r0
    3ccc:	0f 90       	pop	r0
    3cce:	cf 91       	pop	r28
    3cd0:	df 91       	pop	r29
    3cd2:	08 95       	ret

00003cd4 <DCMOTOR_Init>:
#include "../../MCAL/DIO/DIO_interface.h"
#include "dcmotor.h"
#include <avr/delay.h>

void DCMOTOR_Init(void)
{
    3cd4:	df 93       	push	r29
    3cd6:	cf 93       	push	r28
    3cd8:	cd b7       	in	r28, 0x3d	; 61
    3cda:	de b7       	in	r29, 0x3e	; 62
	 DIO_enumSetPortDirection(DCMOTOR_PORT,0x0f);
    3cdc:	80 e0       	ldi	r24, 0x00	; 0
    3cde:	6f e0       	ldi	r22, 0x0F	; 15
    3ce0:	0e 94 c4 16 	call	0x2d88	; 0x2d88 <DIO_enumSetPortDirection>
}
    3ce4:	cf 91       	pop	r28
    3ce6:	df 91       	pop	r29
    3ce8:	08 95       	ret

00003cea <DCMOTOR_Stop>:


void DCMOTOR_Stop(void)
{
    3cea:	df 93       	push	r29
    3cec:	cf 93       	push	r28
    3cee:	cd b7       	in	r28, 0x3d	; 61
    3cf0:	de b7       	in	r29, 0x3e	; 62
	DIO_enumSetPinValue(DCMOTOR_PORT,BLUE,DIO_PIN_LOW);
    3cf2:	80 e0       	ldi	r24, 0x00	; 0
    3cf4:	60 e0       	ldi	r22, 0x00	; 0
    3cf6:	40 e0       	ldi	r20, 0x00	; 0
    3cf8:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(DCMOTOR_PORT,PINK,DIO_PIN_LOW);
    3cfc:	80 e0       	ldi	r24, 0x00	; 0
    3cfe:	61 e0       	ldi	r22, 0x01	; 1
    3d00:	40 e0       	ldi	r20, 0x00	; 0
    3d02:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(DCMOTOR_PORT,YELLOW,DIO_PIN_LOW);
    3d06:	80 e0       	ldi	r24, 0x00	; 0
    3d08:	62 e0       	ldi	r22, 0x02	; 2
    3d0a:	40 e0       	ldi	r20, 0x00	; 0
    3d0c:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(DCMOTOR_PORT,ORANGE,DIO_PIN_LOW);
    3d10:	80 e0       	ldi	r24, 0x00	; 0
    3d12:	63 e0       	ldi	r22, 0x03	; 3
    3d14:	40 e0       	ldi	r20, 0x00	; 0
    3d16:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
}
    3d1a:	cf 91       	pop	r28
    3d1c:	df 91       	pop	r29
    3d1e:	08 95       	ret

00003d20 <DCMOTOR_CW>:

void DCMOTOR_CW(void)
{
    3d20:	df 93       	push	r29
    3d22:	cf 93       	push	r28
    3d24:	cd b7       	in	r28, 0x3d	; 61
    3d26:	de b7       	in	r29, 0x3e	; 62
	DIO_enumSetPinValue(DCMOTOR_PORT,BLUE,DIO_PIN_HIGH);
    3d28:	80 e0       	ldi	r24, 0x00	; 0
    3d2a:	60 e0       	ldi	r22, 0x00	; 0
    3d2c:	41 e0       	ldi	r20, 0x01	; 1
    3d2e:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(DCMOTOR_PORT,PINK,DIO_PIN_LOW);
    3d32:	80 e0       	ldi	r24, 0x00	; 0
    3d34:	61 e0       	ldi	r22, 0x01	; 1
    3d36:	40 e0       	ldi	r20, 0x00	; 0
    3d38:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(DCMOTOR_PORT,YELLOW,DIO_PIN_HIGH);
    3d3c:	80 e0       	ldi	r24, 0x00	; 0
    3d3e:	62 e0       	ldi	r22, 0x02	; 2
    3d40:	41 e0       	ldi	r20, 0x01	; 1
    3d42:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(DCMOTOR_PORT,ORANGE,DIO_PIN_LOW);
    3d46:	80 e0       	ldi	r24, 0x00	; 0
    3d48:	63 e0       	ldi	r22, 0x03	; 3
    3d4a:	40 e0       	ldi	r20, 0x00	; 0
    3d4c:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>

}
    3d50:	cf 91       	pop	r28
    3d52:	df 91       	pop	r29
    3d54:	08 95       	ret

00003d56 <DCMOTOR_CCW>:
void DCMOTOR_CCW(void)
{
    3d56:	df 93       	push	r29
    3d58:	cf 93       	push	r28
    3d5a:	cd b7       	in	r28, 0x3d	; 61
    3d5c:	de b7       	in	r29, 0x3e	; 62
	DIO_enumSetPinValue(DCMOTOR_PORT,BLUE,DIO_PIN_LOW);
    3d5e:	80 e0       	ldi	r24, 0x00	; 0
    3d60:	60 e0       	ldi	r22, 0x00	; 0
    3d62:	40 e0       	ldi	r20, 0x00	; 0
    3d64:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(DCMOTOR_PORT,PINK,DIO_PIN_HIGH);
    3d68:	80 e0       	ldi	r24, 0x00	; 0
    3d6a:	61 e0       	ldi	r22, 0x01	; 1
    3d6c:	41 e0       	ldi	r20, 0x01	; 1
    3d6e:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(DCMOTOR_PORT,YELLOW,DIO_PIN_LOW);
    3d72:	80 e0       	ldi	r24, 0x00	; 0
    3d74:	62 e0       	ldi	r22, 0x02	; 2
    3d76:	40 e0       	ldi	r20, 0x00	; 0
    3d78:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(DCMOTOR_PORT,ORANGE,DIO_PIN_HIGH);
    3d7c:	80 e0       	ldi	r24, 0x00	; 0
    3d7e:	63 e0       	ldi	r22, 0x03	; 3
    3d80:	41 e0       	ldi	r20, 0x01	; 1
    3d82:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>

}
    3d86:	cf 91       	pop	r28
    3d88:	df 91       	pop	r29
    3d8a:	08 95       	ret

00003d8c <CLCD_voidInti>:
#include "CLCD_extrachar.h"



void CLCD_voidInti(void)
{
    3d8c:	0f 93       	push	r16
    3d8e:	1f 93       	push	r17
    3d90:	df 93       	push	r29
    3d92:	cf 93       	push	r28
    3d94:	cd b7       	in	r28, 0x3d	; 61
    3d96:	de b7       	in	r29, 0x3e	; 62
    3d98:	c6 54       	subi	r28, 0x46	; 70
    3d9a:	d0 40       	sbci	r29, 0x00	; 0
    3d9c:	0f b6       	in	r0, 0x3f	; 63
    3d9e:	f8 94       	cli
    3da0:	de bf       	out	0x3e, r29	; 62
    3da2:	0f be       	out	0x3f, r0	; 63
    3da4:	cd bf       	out	0x3d, r28	; 61
    3da6:	fe 01       	movw	r30, r28
    3da8:	ed 5b       	subi	r30, 0xBD	; 189
    3daa:	ff 4f       	sbci	r31, 0xFF	; 255
    3dac:	80 e0       	ldi	r24, 0x00	; 0
    3dae:	90 e0       	ldi	r25, 0x00	; 0
    3db0:	a8 e4       	ldi	r26, 0x48	; 72
    3db2:	b2 e4       	ldi	r27, 0x42	; 66
    3db4:	80 83       	st	Z, r24
    3db6:	91 83       	std	Z+1, r25	; 0x01
    3db8:	a2 83       	std	Z+2, r26	; 0x02
    3dba:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3dbc:	8e 01       	movw	r16, r28
    3dbe:	01 5c       	subi	r16, 0xC1	; 193
    3dc0:	1f 4f       	sbci	r17, 0xFF	; 255
    3dc2:	fe 01       	movw	r30, r28
    3dc4:	ed 5b       	subi	r30, 0xBD	; 189
    3dc6:	ff 4f       	sbci	r31, 0xFF	; 255
    3dc8:	60 81       	ld	r22, Z
    3dca:	71 81       	ldd	r23, Z+1	; 0x01
    3dcc:	82 81       	ldd	r24, Z+2	; 0x02
    3dce:	93 81       	ldd	r25, Z+3	; 0x03
    3dd0:	20 e0       	ldi	r18, 0x00	; 0
    3dd2:	30 e0       	ldi	r19, 0x00	; 0
    3dd4:	4a ef       	ldi	r20, 0xFA	; 250
    3dd6:	54 e4       	ldi	r21, 0x44	; 68
    3dd8:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    3ddc:	dc 01       	movw	r26, r24
    3dde:	cb 01       	movw	r24, r22
    3de0:	f8 01       	movw	r30, r16
    3de2:	80 83       	st	Z, r24
    3de4:	91 83       	std	Z+1, r25	; 0x01
    3de6:	a2 83       	std	Z+2, r26	; 0x02
    3de8:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3dea:	fe 01       	movw	r30, r28
    3dec:	ff 96       	adiw	r30, 0x3f	; 63
    3dee:	60 81       	ld	r22, Z
    3df0:	71 81       	ldd	r23, Z+1	; 0x01
    3df2:	82 81       	ldd	r24, Z+2	; 0x02
    3df4:	93 81       	ldd	r25, Z+3	; 0x03
    3df6:	20 e0       	ldi	r18, 0x00	; 0
    3df8:	30 e0       	ldi	r19, 0x00	; 0
    3dfa:	40 e8       	ldi	r20, 0x80	; 128
    3dfc:	5f e3       	ldi	r21, 0x3F	; 63
    3dfe:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    3e02:	88 23       	and	r24, r24
    3e04:	2c f4       	brge	.+10     	; 0x3e10 <CLCD_voidInti+0x84>
		__ticks = 1;
    3e06:	81 e0       	ldi	r24, 0x01	; 1
    3e08:	90 e0       	ldi	r25, 0x00	; 0
    3e0a:	9e af       	std	Y+62, r25	; 0x3e
    3e0c:	8d af       	std	Y+61, r24	; 0x3d
    3e0e:	46 c0       	rjmp	.+140    	; 0x3e9c <CLCD_voidInti+0x110>
	else if (__tmp > 65535)
    3e10:	fe 01       	movw	r30, r28
    3e12:	ff 96       	adiw	r30, 0x3f	; 63
    3e14:	60 81       	ld	r22, Z
    3e16:	71 81       	ldd	r23, Z+1	; 0x01
    3e18:	82 81       	ldd	r24, Z+2	; 0x02
    3e1a:	93 81       	ldd	r25, Z+3	; 0x03
    3e1c:	20 e0       	ldi	r18, 0x00	; 0
    3e1e:	3f ef       	ldi	r19, 0xFF	; 255
    3e20:	4f e7       	ldi	r20, 0x7F	; 127
    3e22:	57 e4       	ldi	r21, 0x47	; 71
    3e24:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    3e28:	18 16       	cp	r1, r24
    3e2a:	64 f5       	brge	.+88     	; 0x3e84 <CLCD_voidInti+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3e2c:	fe 01       	movw	r30, r28
    3e2e:	ed 5b       	subi	r30, 0xBD	; 189
    3e30:	ff 4f       	sbci	r31, 0xFF	; 255
    3e32:	60 81       	ld	r22, Z
    3e34:	71 81       	ldd	r23, Z+1	; 0x01
    3e36:	82 81       	ldd	r24, Z+2	; 0x02
    3e38:	93 81       	ldd	r25, Z+3	; 0x03
    3e3a:	20 e0       	ldi	r18, 0x00	; 0
    3e3c:	30 e0       	ldi	r19, 0x00	; 0
    3e3e:	40 e2       	ldi	r20, 0x20	; 32
    3e40:	51 e4       	ldi	r21, 0x41	; 65
    3e42:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    3e46:	dc 01       	movw	r26, r24
    3e48:	cb 01       	movw	r24, r22
    3e4a:	bc 01       	movw	r22, r24
    3e4c:	cd 01       	movw	r24, r26
    3e4e:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3e52:	dc 01       	movw	r26, r24
    3e54:	cb 01       	movw	r24, r22
    3e56:	9e af       	std	Y+62, r25	; 0x3e
    3e58:	8d af       	std	Y+61, r24	; 0x3d
    3e5a:	0f c0       	rjmp	.+30     	; 0x3e7a <CLCD_voidInti+0xee>
    3e5c:	88 ec       	ldi	r24, 0xC8	; 200
    3e5e:	90 e0       	ldi	r25, 0x00	; 0
    3e60:	9c af       	std	Y+60, r25	; 0x3c
    3e62:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3e64:	8b ad       	ldd	r24, Y+59	; 0x3b
    3e66:	9c ad       	ldd	r25, Y+60	; 0x3c
    3e68:	01 97       	sbiw	r24, 0x01	; 1
    3e6a:	f1 f7       	brne	.-4      	; 0x3e68 <CLCD_voidInti+0xdc>
    3e6c:	9c af       	std	Y+60, r25	; 0x3c
    3e6e:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e70:	8d ad       	ldd	r24, Y+61	; 0x3d
    3e72:	9e ad       	ldd	r25, Y+62	; 0x3e
    3e74:	01 97       	sbiw	r24, 0x01	; 1
    3e76:	9e af       	std	Y+62, r25	; 0x3e
    3e78:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e7a:	8d ad       	ldd	r24, Y+61	; 0x3d
    3e7c:	9e ad       	ldd	r25, Y+62	; 0x3e
    3e7e:	00 97       	sbiw	r24, 0x00	; 0
    3e80:	69 f7       	brne	.-38     	; 0x3e5c <CLCD_voidInti+0xd0>
    3e82:	16 c0       	rjmp	.+44     	; 0x3eb0 <CLCD_voidInti+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e84:	fe 01       	movw	r30, r28
    3e86:	ff 96       	adiw	r30, 0x3f	; 63
    3e88:	60 81       	ld	r22, Z
    3e8a:	71 81       	ldd	r23, Z+1	; 0x01
    3e8c:	82 81       	ldd	r24, Z+2	; 0x02
    3e8e:	93 81       	ldd	r25, Z+3	; 0x03
    3e90:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3e94:	dc 01       	movw	r26, r24
    3e96:	cb 01       	movw	r24, r22
    3e98:	9e af       	std	Y+62, r25	; 0x3e
    3e9a:	8d af       	std	Y+61, r24	; 0x3d
    3e9c:	8d ad       	ldd	r24, Y+61	; 0x3d
    3e9e:	9e ad       	ldd	r25, Y+62	; 0x3e
    3ea0:	9a af       	std	Y+58, r25	; 0x3a
    3ea2:	89 af       	std	Y+57, r24	; 0x39
    3ea4:	89 ad       	ldd	r24, Y+57	; 0x39
    3ea6:	9a ad       	ldd	r25, Y+58	; 0x3a
    3ea8:	01 97       	sbiw	r24, 0x01	; 1
    3eaa:	f1 f7       	brne	.-4      	; 0x3ea8 <CLCD_voidInti+0x11c>
    3eac:	9a af       	std	Y+58, r25	; 0x3a
    3eae:	89 af       	std	Y+57, r24	; 0x39

	#if CLCD_MODE==8
	 _delay_ms(50);
	 DIO_enumSetPortDirection(CLCD_DATA_PORT,0xff);
    3eb0:	80 e0       	ldi	r24, 0x00	; 0
    3eb2:	6f ef       	ldi	r22, 0xFF	; 255
    3eb4:	0e 94 c4 16 	call	0x2d88	; 0x2d88 <DIO_enumSetPortDirection>
	 DIO_enumSetPinDirection (CLCD_CONTROLER_PORT,CLCD_RS,DIO_PIN_OUTPUT);
    3eb8:	81 e0       	ldi	r24, 0x01	; 1
    3eba:	67 e0       	ldi	r22, 0x07	; 7
    3ebc:	41 e0       	ldi	r20, 0x01	; 1
    3ebe:	0e 94 f7 17 	call	0x2fee	; 0x2fee <DIO_enumSetPinDirection>
	 DIO_enumSetPinDirection (CLCD_CONTROLER_PORT,CLCD_RW,DIO_PIN_OUTPUT);
    3ec2:	81 e0       	ldi	r24, 0x01	; 1
    3ec4:	66 e0       	ldi	r22, 0x06	; 6
    3ec6:	41 e0       	ldi	r20, 0x01	; 1
    3ec8:	0e 94 f7 17 	call	0x2fee	; 0x2fee <DIO_enumSetPinDirection>
	 DIO_enumSetPinDirection (CLCD_CONTROLER_PORT,CLCD_EN,DIO_PIN_OUTPUT);
    3ecc:	81 e0       	ldi	r24, 0x01	; 1
    3ece:	65 e0       	ldi	r22, 0x05	; 5
    3ed0:	41 e0       	ldi	r20, 0x01	; 1
    3ed2:	0e 94 f7 17 	call	0x2fee	; 0x2fee <DIO_enumSetPinDirection>

	 CLCD_voidSendCommand(LCD_HOME);
    3ed6:	82 e0       	ldi	r24, 0x02	; 2
    3ed8:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <CLCD_voidSendCommand>
    3edc:	80 e0       	ldi	r24, 0x00	; 0
    3ede:	90 e0       	ldi	r25, 0x00	; 0
    3ee0:	a0 e8       	ldi	r26, 0x80	; 128
    3ee2:	bf e3       	ldi	r27, 0x3F	; 63
    3ee4:	8d ab       	std	Y+53, r24	; 0x35
    3ee6:	9e ab       	std	Y+54, r25	; 0x36
    3ee8:	af ab       	std	Y+55, r26	; 0x37
    3eea:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3eec:	6d a9       	ldd	r22, Y+53	; 0x35
    3eee:	7e a9       	ldd	r23, Y+54	; 0x36
    3ef0:	8f a9       	ldd	r24, Y+55	; 0x37
    3ef2:	98 ad       	ldd	r25, Y+56	; 0x38
    3ef4:	20 e0       	ldi	r18, 0x00	; 0
    3ef6:	30 e0       	ldi	r19, 0x00	; 0
    3ef8:	4a ef       	ldi	r20, 0xFA	; 250
    3efa:	54 e4       	ldi	r21, 0x44	; 68
    3efc:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    3f00:	dc 01       	movw	r26, r24
    3f02:	cb 01       	movw	r24, r22
    3f04:	89 ab       	std	Y+49, r24	; 0x31
    3f06:	9a ab       	std	Y+50, r25	; 0x32
    3f08:	ab ab       	std	Y+51, r26	; 0x33
    3f0a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3f0c:	69 a9       	ldd	r22, Y+49	; 0x31
    3f0e:	7a a9       	ldd	r23, Y+50	; 0x32
    3f10:	8b a9       	ldd	r24, Y+51	; 0x33
    3f12:	9c a9       	ldd	r25, Y+52	; 0x34
    3f14:	20 e0       	ldi	r18, 0x00	; 0
    3f16:	30 e0       	ldi	r19, 0x00	; 0
    3f18:	40 e8       	ldi	r20, 0x80	; 128
    3f1a:	5f e3       	ldi	r21, 0x3F	; 63
    3f1c:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    3f20:	88 23       	and	r24, r24
    3f22:	2c f4       	brge	.+10     	; 0x3f2e <CLCD_voidInti+0x1a2>
		__ticks = 1;
    3f24:	81 e0       	ldi	r24, 0x01	; 1
    3f26:	90 e0       	ldi	r25, 0x00	; 0
    3f28:	98 ab       	std	Y+48, r25	; 0x30
    3f2a:	8f a7       	std	Y+47, r24	; 0x2f
    3f2c:	3f c0       	rjmp	.+126    	; 0x3fac <CLCD_voidInti+0x220>
	else if (__tmp > 65535)
    3f2e:	69 a9       	ldd	r22, Y+49	; 0x31
    3f30:	7a a9       	ldd	r23, Y+50	; 0x32
    3f32:	8b a9       	ldd	r24, Y+51	; 0x33
    3f34:	9c a9       	ldd	r25, Y+52	; 0x34
    3f36:	20 e0       	ldi	r18, 0x00	; 0
    3f38:	3f ef       	ldi	r19, 0xFF	; 255
    3f3a:	4f e7       	ldi	r20, 0x7F	; 127
    3f3c:	57 e4       	ldi	r21, 0x47	; 71
    3f3e:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    3f42:	18 16       	cp	r1, r24
    3f44:	4c f5       	brge	.+82     	; 0x3f98 <CLCD_voidInti+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f46:	6d a9       	ldd	r22, Y+53	; 0x35
    3f48:	7e a9       	ldd	r23, Y+54	; 0x36
    3f4a:	8f a9       	ldd	r24, Y+55	; 0x37
    3f4c:	98 ad       	ldd	r25, Y+56	; 0x38
    3f4e:	20 e0       	ldi	r18, 0x00	; 0
    3f50:	30 e0       	ldi	r19, 0x00	; 0
    3f52:	40 e2       	ldi	r20, 0x20	; 32
    3f54:	51 e4       	ldi	r21, 0x41	; 65
    3f56:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    3f5a:	dc 01       	movw	r26, r24
    3f5c:	cb 01       	movw	r24, r22
    3f5e:	bc 01       	movw	r22, r24
    3f60:	cd 01       	movw	r24, r26
    3f62:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3f66:	dc 01       	movw	r26, r24
    3f68:	cb 01       	movw	r24, r22
    3f6a:	98 ab       	std	Y+48, r25	; 0x30
    3f6c:	8f a7       	std	Y+47, r24	; 0x2f
    3f6e:	0f c0       	rjmp	.+30     	; 0x3f8e <CLCD_voidInti+0x202>
    3f70:	88 ec       	ldi	r24, 0xC8	; 200
    3f72:	90 e0       	ldi	r25, 0x00	; 0
    3f74:	9e a7       	std	Y+46, r25	; 0x2e
    3f76:	8d a7       	std	Y+45, r24	; 0x2d
    3f78:	8d a5       	ldd	r24, Y+45	; 0x2d
    3f7a:	9e a5       	ldd	r25, Y+46	; 0x2e
    3f7c:	01 97       	sbiw	r24, 0x01	; 1
    3f7e:	f1 f7       	brne	.-4      	; 0x3f7c <CLCD_voidInti+0x1f0>
    3f80:	9e a7       	std	Y+46, r25	; 0x2e
    3f82:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3f84:	8f a5       	ldd	r24, Y+47	; 0x2f
    3f86:	98 a9       	ldd	r25, Y+48	; 0x30
    3f88:	01 97       	sbiw	r24, 0x01	; 1
    3f8a:	98 ab       	std	Y+48, r25	; 0x30
    3f8c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3f8e:	8f a5       	ldd	r24, Y+47	; 0x2f
    3f90:	98 a9       	ldd	r25, Y+48	; 0x30
    3f92:	00 97       	sbiw	r24, 0x00	; 0
    3f94:	69 f7       	brne	.-38     	; 0x3f70 <CLCD_voidInti+0x1e4>
    3f96:	14 c0       	rjmp	.+40     	; 0x3fc0 <CLCD_voidInti+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3f98:	69 a9       	ldd	r22, Y+49	; 0x31
    3f9a:	7a a9       	ldd	r23, Y+50	; 0x32
    3f9c:	8b a9       	ldd	r24, Y+51	; 0x33
    3f9e:	9c a9       	ldd	r25, Y+52	; 0x34
    3fa0:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3fa4:	dc 01       	movw	r26, r24
    3fa6:	cb 01       	movw	r24, r22
    3fa8:	98 ab       	std	Y+48, r25	; 0x30
    3faa:	8f a7       	std	Y+47, r24	; 0x2f
    3fac:	8f a5       	ldd	r24, Y+47	; 0x2f
    3fae:	98 a9       	ldd	r25, Y+48	; 0x30
    3fb0:	9c a7       	std	Y+44, r25	; 0x2c
    3fb2:	8b a7       	std	Y+43, r24	; 0x2b
    3fb4:	8b a5       	ldd	r24, Y+43	; 0x2b
    3fb6:	9c a5       	ldd	r25, Y+44	; 0x2c
    3fb8:	01 97       	sbiw	r24, 0x01	; 1
    3fba:	f1 f7       	brne	.-4      	; 0x3fb8 <CLCD_voidInti+0x22c>
    3fbc:	9c a7       	std	Y+44, r25	; 0x2c
    3fbe:	8b a7       	std	Y+43, r24	; 0x2b
	 _delay_ms(1);

	 CLCD_voidSendCommand(EIGHT_BITS);
    3fc0:	88 e3       	ldi	r24, 0x38	; 56
    3fc2:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <CLCD_voidSendCommand>
    3fc6:	80 e0       	ldi	r24, 0x00	; 0
    3fc8:	90 e0       	ldi	r25, 0x00	; 0
    3fca:	a0 e8       	ldi	r26, 0x80	; 128
    3fcc:	bf e3       	ldi	r27, 0x3F	; 63
    3fce:	8f a3       	std	Y+39, r24	; 0x27
    3fd0:	98 a7       	std	Y+40, r25	; 0x28
    3fd2:	a9 a7       	std	Y+41, r26	; 0x29
    3fd4:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3fd6:	6f a1       	ldd	r22, Y+39	; 0x27
    3fd8:	78 a5       	ldd	r23, Y+40	; 0x28
    3fda:	89 a5       	ldd	r24, Y+41	; 0x29
    3fdc:	9a a5       	ldd	r25, Y+42	; 0x2a
    3fde:	20 e0       	ldi	r18, 0x00	; 0
    3fe0:	30 e0       	ldi	r19, 0x00	; 0
    3fe2:	4a ef       	ldi	r20, 0xFA	; 250
    3fe4:	54 e4       	ldi	r21, 0x44	; 68
    3fe6:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    3fea:	dc 01       	movw	r26, r24
    3fec:	cb 01       	movw	r24, r22
    3fee:	8b a3       	std	Y+35, r24	; 0x23
    3ff0:	9c a3       	std	Y+36, r25	; 0x24
    3ff2:	ad a3       	std	Y+37, r26	; 0x25
    3ff4:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3ff6:	6b a1       	ldd	r22, Y+35	; 0x23
    3ff8:	7c a1       	ldd	r23, Y+36	; 0x24
    3ffa:	8d a1       	ldd	r24, Y+37	; 0x25
    3ffc:	9e a1       	ldd	r25, Y+38	; 0x26
    3ffe:	20 e0       	ldi	r18, 0x00	; 0
    4000:	30 e0       	ldi	r19, 0x00	; 0
    4002:	40 e8       	ldi	r20, 0x80	; 128
    4004:	5f e3       	ldi	r21, 0x3F	; 63
    4006:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    400a:	88 23       	and	r24, r24
    400c:	2c f4       	brge	.+10     	; 0x4018 <CLCD_voidInti+0x28c>
		__ticks = 1;
    400e:	81 e0       	ldi	r24, 0x01	; 1
    4010:	90 e0       	ldi	r25, 0x00	; 0
    4012:	9a a3       	std	Y+34, r25	; 0x22
    4014:	89 a3       	std	Y+33, r24	; 0x21
    4016:	3f c0       	rjmp	.+126    	; 0x4096 <CLCD_voidInti+0x30a>
	else if (__tmp > 65535)
    4018:	6b a1       	ldd	r22, Y+35	; 0x23
    401a:	7c a1       	ldd	r23, Y+36	; 0x24
    401c:	8d a1       	ldd	r24, Y+37	; 0x25
    401e:	9e a1       	ldd	r25, Y+38	; 0x26
    4020:	20 e0       	ldi	r18, 0x00	; 0
    4022:	3f ef       	ldi	r19, 0xFF	; 255
    4024:	4f e7       	ldi	r20, 0x7F	; 127
    4026:	57 e4       	ldi	r21, 0x47	; 71
    4028:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    402c:	18 16       	cp	r1, r24
    402e:	4c f5       	brge	.+82     	; 0x4082 <CLCD_voidInti+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4030:	6f a1       	ldd	r22, Y+39	; 0x27
    4032:	78 a5       	ldd	r23, Y+40	; 0x28
    4034:	89 a5       	ldd	r24, Y+41	; 0x29
    4036:	9a a5       	ldd	r25, Y+42	; 0x2a
    4038:	20 e0       	ldi	r18, 0x00	; 0
    403a:	30 e0       	ldi	r19, 0x00	; 0
    403c:	40 e2       	ldi	r20, 0x20	; 32
    403e:	51 e4       	ldi	r21, 0x41	; 65
    4040:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    4044:	dc 01       	movw	r26, r24
    4046:	cb 01       	movw	r24, r22
    4048:	bc 01       	movw	r22, r24
    404a:	cd 01       	movw	r24, r26
    404c:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    4050:	dc 01       	movw	r26, r24
    4052:	cb 01       	movw	r24, r22
    4054:	9a a3       	std	Y+34, r25	; 0x22
    4056:	89 a3       	std	Y+33, r24	; 0x21
    4058:	0f c0       	rjmp	.+30     	; 0x4078 <CLCD_voidInti+0x2ec>
    405a:	88 ec       	ldi	r24, 0xC8	; 200
    405c:	90 e0       	ldi	r25, 0x00	; 0
    405e:	98 a3       	std	Y+32, r25	; 0x20
    4060:	8f 8f       	std	Y+31, r24	; 0x1f
    4062:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4064:	98 a1       	ldd	r25, Y+32	; 0x20
    4066:	01 97       	sbiw	r24, 0x01	; 1
    4068:	f1 f7       	brne	.-4      	; 0x4066 <CLCD_voidInti+0x2da>
    406a:	98 a3       	std	Y+32, r25	; 0x20
    406c:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    406e:	89 a1       	ldd	r24, Y+33	; 0x21
    4070:	9a a1       	ldd	r25, Y+34	; 0x22
    4072:	01 97       	sbiw	r24, 0x01	; 1
    4074:	9a a3       	std	Y+34, r25	; 0x22
    4076:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4078:	89 a1       	ldd	r24, Y+33	; 0x21
    407a:	9a a1       	ldd	r25, Y+34	; 0x22
    407c:	00 97       	sbiw	r24, 0x00	; 0
    407e:	69 f7       	brne	.-38     	; 0x405a <CLCD_voidInti+0x2ce>
    4080:	14 c0       	rjmp	.+40     	; 0x40aa <CLCD_voidInti+0x31e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4082:	6b a1       	ldd	r22, Y+35	; 0x23
    4084:	7c a1       	ldd	r23, Y+36	; 0x24
    4086:	8d a1       	ldd	r24, Y+37	; 0x25
    4088:	9e a1       	ldd	r25, Y+38	; 0x26
    408a:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    408e:	dc 01       	movw	r26, r24
    4090:	cb 01       	movw	r24, r22
    4092:	9a a3       	std	Y+34, r25	; 0x22
    4094:	89 a3       	std	Y+33, r24	; 0x21
    4096:	89 a1       	ldd	r24, Y+33	; 0x21
    4098:	9a a1       	ldd	r25, Y+34	; 0x22
    409a:	9e 8f       	std	Y+30, r25	; 0x1e
    409c:	8d 8f       	std	Y+29, r24	; 0x1d
    409e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    40a0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    40a2:	01 97       	sbiw	r24, 0x01	; 1
    40a4:	f1 f7       	brne	.-4      	; 0x40a2 <CLCD_voidInti+0x316>
    40a6:	9e 8f       	std	Y+30, r25	; 0x1e
    40a8:	8d 8f       	std	Y+29, r24	; 0x1d
	 _delay_ms(1);

	  CLCD_voidSendCommand(LCD_DISPLAY_ON_CURSORON);
    40aa:	8e e0       	ldi	r24, 0x0E	; 14
    40ac:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <CLCD_voidSendCommand>
    40b0:	80 e0       	ldi	r24, 0x00	; 0
    40b2:	90 e0       	ldi	r25, 0x00	; 0
    40b4:	a0 e8       	ldi	r26, 0x80	; 128
    40b6:	bf e3       	ldi	r27, 0x3F	; 63
    40b8:	89 8f       	std	Y+25, r24	; 0x19
    40ba:	9a 8f       	std	Y+26, r25	; 0x1a
    40bc:	ab 8f       	std	Y+27, r26	; 0x1b
    40be:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    40c0:	69 8d       	ldd	r22, Y+25	; 0x19
    40c2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    40c4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    40c6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    40c8:	20 e0       	ldi	r18, 0x00	; 0
    40ca:	30 e0       	ldi	r19, 0x00	; 0
    40cc:	4a ef       	ldi	r20, 0xFA	; 250
    40ce:	54 e4       	ldi	r21, 0x44	; 68
    40d0:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    40d4:	dc 01       	movw	r26, r24
    40d6:	cb 01       	movw	r24, r22
    40d8:	8d 8b       	std	Y+21, r24	; 0x15
    40da:	9e 8b       	std	Y+22, r25	; 0x16
    40dc:	af 8b       	std	Y+23, r26	; 0x17
    40de:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    40e0:	6d 89       	ldd	r22, Y+21	; 0x15
    40e2:	7e 89       	ldd	r23, Y+22	; 0x16
    40e4:	8f 89       	ldd	r24, Y+23	; 0x17
    40e6:	98 8d       	ldd	r25, Y+24	; 0x18
    40e8:	20 e0       	ldi	r18, 0x00	; 0
    40ea:	30 e0       	ldi	r19, 0x00	; 0
    40ec:	40 e8       	ldi	r20, 0x80	; 128
    40ee:	5f e3       	ldi	r21, 0x3F	; 63
    40f0:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    40f4:	88 23       	and	r24, r24
    40f6:	2c f4       	brge	.+10     	; 0x4102 <CLCD_voidInti+0x376>
		__ticks = 1;
    40f8:	81 e0       	ldi	r24, 0x01	; 1
    40fa:	90 e0       	ldi	r25, 0x00	; 0
    40fc:	9c 8b       	std	Y+20, r25	; 0x14
    40fe:	8b 8b       	std	Y+19, r24	; 0x13
    4100:	3f c0       	rjmp	.+126    	; 0x4180 <CLCD_voidInti+0x3f4>
	else if (__tmp > 65535)
    4102:	6d 89       	ldd	r22, Y+21	; 0x15
    4104:	7e 89       	ldd	r23, Y+22	; 0x16
    4106:	8f 89       	ldd	r24, Y+23	; 0x17
    4108:	98 8d       	ldd	r25, Y+24	; 0x18
    410a:	20 e0       	ldi	r18, 0x00	; 0
    410c:	3f ef       	ldi	r19, 0xFF	; 255
    410e:	4f e7       	ldi	r20, 0x7F	; 127
    4110:	57 e4       	ldi	r21, 0x47	; 71
    4112:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    4116:	18 16       	cp	r1, r24
    4118:	4c f5       	brge	.+82     	; 0x416c <CLCD_voidInti+0x3e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    411a:	69 8d       	ldd	r22, Y+25	; 0x19
    411c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    411e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4120:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4122:	20 e0       	ldi	r18, 0x00	; 0
    4124:	30 e0       	ldi	r19, 0x00	; 0
    4126:	40 e2       	ldi	r20, 0x20	; 32
    4128:	51 e4       	ldi	r21, 0x41	; 65
    412a:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    412e:	dc 01       	movw	r26, r24
    4130:	cb 01       	movw	r24, r22
    4132:	bc 01       	movw	r22, r24
    4134:	cd 01       	movw	r24, r26
    4136:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    413a:	dc 01       	movw	r26, r24
    413c:	cb 01       	movw	r24, r22
    413e:	9c 8b       	std	Y+20, r25	; 0x14
    4140:	8b 8b       	std	Y+19, r24	; 0x13
    4142:	0f c0       	rjmp	.+30     	; 0x4162 <CLCD_voidInti+0x3d6>
    4144:	88 ec       	ldi	r24, 0xC8	; 200
    4146:	90 e0       	ldi	r25, 0x00	; 0
    4148:	9a 8b       	std	Y+18, r25	; 0x12
    414a:	89 8b       	std	Y+17, r24	; 0x11
    414c:	89 89       	ldd	r24, Y+17	; 0x11
    414e:	9a 89       	ldd	r25, Y+18	; 0x12
    4150:	01 97       	sbiw	r24, 0x01	; 1
    4152:	f1 f7       	brne	.-4      	; 0x4150 <CLCD_voidInti+0x3c4>
    4154:	9a 8b       	std	Y+18, r25	; 0x12
    4156:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4158:	8b 89       	ldd	r24, Y+19	; 0x13
    415a:	9c 89       	ldd	r25, Y+20	; 0x14
    415c:	01 97       	sbiw	r24, 0x01	; 1
    415e:	9c 8b       	std	Y+20, r25	; 0x14
    4160:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4162:	8b 89       	ldd	r24, Y+19	; 0x13
    4164:	9c 89       	ldd	r25, Y+20	; 0x14
    4166:	00 97       	sbiw	r24, 0x00	; 0
    4168:	69 f7       	brne	.-38     	; 0x4144 <CLCD_voidInti+0x3b8>
    416a:	14 c0       	rjmp	.+40     	; 0x4194 <CLCD_voidInti+0x408>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    416c:	6d 89       	ldd	r22, Y+21	; 0x15
    416e:	7e 89       	ldd	r23, Y+22	; 0x16
    4170:	8f 89       	ldd	r24, Y+23	; 0x17
    4172:	98 8d       	ldd	r25, Y+24	; 0x18
    4174:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    4178:	dc 01       	movw	r26, r24
    417a:	cb 01       	movw	r24, r22
    417c:	9c 8b       	std	Y+20, r25	; 0x14
    417e:	8b 8b       	std	Y+19, r24	; 0x13
    4180:	8b 89       	ldd	r24, Y+19	; 0x13
    4182:	9c 89       	ldd	r25, Y+20	; 0x14
    4184:	98 8b       	std	Y+16, r25	; 0x10
    4186:	8f 87       	std	Y+15, r24	; 0x0f
    4188:	8f 85       	ldd	r24, Y+15	; 0x0f
    418a:	98 89       	ldd	r25, Y+16	; 0x10
    418c:	01 97       	sbiw	r24, 0x01	; 1
    418e:	f1 f7       	brne	.-4      	; 0x418c <CLCD_voidInti+0x400>
    4190:	98 8b       	std	Y+16, r25	; 0x10
    4192:	8f 87       	std	Y+15, r24	; 0x0f
	 _delay_ms(1);

	 CLCD_voidClearScreen();
    4194:	0e 94 a5 28 	call	0x514a	; 0x514a <CLCD_voidClearScreen>

	  CLCD_voidSendCommand(LCD_ENTRY_MODE);
    4198:	86 e0       	ldi	r24, 0x06	; 6
    419a:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <CLCD_voidSendCommand>
    419e:	80 e0       	ldi	r24, 0x00	; 0
    41a0:	90 e0       	ldi	r25, 0x00	; 0
    41a2:	a0 e8       	ldi	r26, 0x80	; 128
    41a4:	bf e3       	ldi	r27, 0x3F	; 63
    41a6:	8b 87       	std	Y+11, r24	; 0x0b
    41a8:	9c 87       	std	Y+12, r25	; 0x0c
    41aa:	ad 87       	std	Y+13, r26	; 0x0d
    41ac:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    41ae:	6b 85       	ldd	r22, Y+11	; 0x0b
    41b0:	7c 85       	ldd	r23, Y+12	; 0x0c
    41b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    41b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    41b6:	20 e0       	ldi	r18, 0x00	; 0
    41b8:	30 e0       	ldi	r19, 0x00	; 0
    41ba:	4a ef       	ldi	r20, 0xFA	; 250
    41bc:	54 e4       	ldi	r21, 0x44	; 68
    41be:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    41c2:	dc 01       	movw	r26, r24
    41c4:	cb 01       	movw	r24, r22
    41c6:	8f 83       	std	Y+7, r24	; 0x07
    41c8:	98 87       	std	Y+8, r25	; 0x08
    41ca:	a9 87       	std	Y+9, r26	; 0x09
    41cc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    41ce:	6f 81       	ldd	r22, Y+7	; 0x07
    41d0:	78 85       	ldd	r23, Y+8	; 0x08
    41d2:	89 85       	ldd	r24, Y+9	; 0x09
    41d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    41d6:	20 e0       	ldi	r18, 0x00	; 0
    41d8:	30 e0       	ldi	r19, 0x00	; 0
    41da:	40 e8       	ldi	r20, 0x80	; 128
    41dc:	5f e3       	ldi	r21, 0x3F	; 63
    41de:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    41e2:	88 23       	and	r24, r24
    41e4:	2c f4       	brge	.+10     	; 0x41f0 <CLCD_voidInti+0x464>
		__ticks = 1;
    41e6:	81 e0       	ldi	r24, 0x01	; 1
    41e8:	90 e0       	ldi	r25, 0x00	; 0
    41ea:	9e 83       	std	Y+6, r25	; 0x06
    41ec:	8d 83       	std	Y+5, r24	; 0x05
    41ee:	3f c0       	rjmp	.+126    	; 0x426e <CLCD_voidInti+0x4e2>
	else if (__tmp > 65535)
    41f0:	6f 81       	ldd	r22, Y+7	; 0x07
    41f2:	78 85       	ldd	r23, Y+8	; 0x08
    41f4:	89 85       	ldd	r24, Y+9	; 0x09
    41f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    41f8:	20 e0       	ldi	r18, 0x00	; 0
    41fa:	3f ef       	ldi	r19, 0xFF	; 255
    41fc:	4f e7       	ldi	r20, 0x7F	; 127
    41fe:	57 e4       	ldi	r21, 0x47	; 71
    4200:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    4204:	18 16       	cp	r1, r24
    4206:	4c f5       	brge	.+82     	; 0x425a <CLCD_voidInti+0x4ce>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4208:	6b 85       	ldd	r22, Y+11	; 0x0b
    420a:	7c 85       	ldd	r23, Y+12	; 0x0c
    420c:	8d 85       	ldd	r24, Y+13	; 0x0d
    420e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4210:	20 e0       	ldi	r18, 0x00	; 0
    4212:	30 e0       	ldi	r19, 0x00	; 0
    4214:	40 e2       	ldi	r20, 0x20	; 32
    4216:	51 e4       	ldi	r21, 0x41	; 65
    4218:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    421c:	dc 01       	movw	r26, r24
    421e:	cb 01       	movw	r24, r22
    4220:	bc 01       	movw	r22, r24
    4222:	cd 01       	movw	r24, r26
    4224:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    4228:	dc 01       	movw	r26, r24
    422a:	cb 01       	movw	r24, r22
    422c:	9e 83       	std	Y+6, r25	; 0x06
    422e:	8d 83       	std	Y+5, r24	; 0x05
    4230:	0f c0       	rjmp	.+30     	; 0x4250 <CLCD_voidInti+0x4c4>
    4232:	88 ec       	ldi	r24, 0xC8	; 200
    4234:	90 e0       	ldi	r25, 0x00	; 0
    4236:	9c 83       	std	Y+4, r25	; 0x04
    4238:	8b 83       	std	Y+3, r24	; 0x03
    423a:	8b 81       	ldd	r24, Y+3	; 0x03
    423c:	9c 81       	ldd	r25, Y+4	; 0x04
    423e:	01 97       	sbiw	r24, 0x01	; 1
    4240:	f1 f7       	brne	.-4      	; 0x423e <CLCD_voidInti+0x4b2>
    4242:	9c 83       	std	Y+4, r25	; 0x04
    4244:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4246:	8d 81       	ldd	r24, Y+5	; 0x05
    4248:	9e 81       	ldd	r25, Y+6	; 0x06
    424a:	01 97       	sbiw	r24, 0x01	; 1
    424c:	9e 83       	std	Y+6, r25	; 0x06
    424e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4250:	8d 81       	ldd	r24, Y+5	; 0x05
    4252:	9e 81       	ldd	r25, Y+6	; 0x06
    4254:	00 97       	sbiw	r24, 0x00	; 0
    4256:	69 f7       	brne	.-38     	; 0x4232 <CLCD_voidInti+0x4a6>
    4258:	14 c0       	rjmp	.+40     	; 0x4282 <CLCD_voidInti+0x4f6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    425a:	6f 81       	ldd	r22, Y+7	; 0x07
    425c:	78 85       	ldd	r23, Y+8	; 0x08
    425e:	89 85       	ldd	r24, Y+9	; 0x09
    4260:	9a 85       	ldd	r25, Y+10	; 0x0a
    4262:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    4266:	dc 01       	movw	r26, r24
    4268:	cb 01       	movw	r24, r22
    426a:	9e 83       	std	Y+6, r25	; 0x06
    426c:	8d 83       	std	Y+5, r24	; 0x05
    426e:	8d 81       	ldd	r24, Y+5	; 0x05
    4270:	9e 81       	ldd	r25, Y+6	; 0x06
    4272:	9a 83       	std	Y+2, r25	; 0x02
    4274:	89 83       	std	Y+1, r24	; 0x01
    4276:	89 81       	ldd	r24, Y+1	; 0x01
    4278:	9a 81       	ldd	r25, Y+2	; 0x02
    427a:	01 97       	sbiw	r24, 0x01	; 1
    427c:	f1 f7       	brne	.-4      	; 0x427a <CLCD_voidInti+0x4ee>
    427e:	9a 83       	std	Y+2, r25	; 0x02
    4280:	89 83       	std	Y+1, r24	; 0x01
	 _delay_ms(1);


	#endif

}
    4282:	ca 5b       	subi	r28, 0xBA	; 186
    4284:	df 4f       	sbci	r29, 0xFF	; 255
    4286:	0f b6       	in	r0, 0x3f	; 63
    4288:	f8 94       	cli
    428a:	de bf       	out	0x3e, r29	; 62
    428c:	0f be       	out	0x3f, r0	; 63
    428e:	cd bf       	out	0x3d, r28	; 61
    4290:	cf 91       	pop	r28
    4292:	df 91       	pop	r29
    4294:	1f 91       	pop	r17
    4296:	0f 91       	pop	r16
    4298:	08 95       	ret

0000429a <CLCD_voidSendData>:

void CLCD_voidSendData(u8 copy_u8Data)
{
    429a:	df 93       	push	r29
    429c:	cf 93       	push	r28
    429e:	cd b7       	in	r28, 0x3d	; 61
    42a0:	de b7       	in	r29, 0x3e	; 62
    42a2:	2f 97       	sbiw	r28, 0x0f	; 15
    42a4:	0f b6       	in	r0, 0x3f	; 63
    42a6:	f8 94       	cli
    42a8:	de bf       	out	0x3e, r29	; 62
    42aa:	0f be       	out	0x3f, r0	; 63
    42ac:	cd bf       	out	0x3d, r28	; 61
    42ae:	8f 87       	std	Y+15, r24	; 0x0f
	#if CLCD_MODE==8
	DIO_enumSetPortValue (CLCD_DATA_PORT,copy_u8Data);
    42b0:	80 e0       	ldi	r24, 0x00	; 0
    42b2:	6f 85       	ldd	r22, Y+15	; 0x0f
    42b4:	0e 94 0c 17 	call	0x2e18	; 0x2e18 <DIO_enumSetPortValue>
	DIO_enumSetPinValue  (CLCD_CONTROLER_PORT,CLCD_RS,DIO_PIN_HIGH);
    42b8:	81 e0       	ldi	r24, 0x01	; 1
    42ba:	67 e0       	ldi	r22, 0x07	; 7
    42bc:	41 e0       	ldi	r20, 0x01	; 1
    42be:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  (CLCD_CONTROLER_PORT,CLCD_RW,DIO_PIN_LOW);
    42c2:	81 e0       	ldi	r24, 0x01	; 1
    42c4:	66 e0       	ldi	r22, 0x06	; 6
    42c6:	40 e0       	ldi	r20, 0x00	; 0
    42c8:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	CLCD_voidSendFallingEdge();
    42cc:	0e 94 2d 29 	call	0x525a	; 0x525a <CLCD_voidSendFallingEdge>
    42d0:	80 e0       	ldi	r24, 0x00	; 0
    42d2:	90 e0       	ldi	r25, 0x00	; 0
    42d4:	a0 e8       	ldi	r26, 0x80	; 128
    42d6:	bf e3       	ldi	r27, 0x3F	; 63
    42d8:	8b 87       	std	Y+11, r24	; 0x0b
    42da:	9c 87       	std	Y+12, r25	; 0x0c
    42dc:	ad 87       	std	Y+13, r26	; 0x0d
    42de:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    42e0:	6b 85       	ldd	r22, Y+11	; 0x0b
    42e2:	7c 85       	ldd	r23, Y+12	; 0x0c
    42e4:	8d 85       	ldd	r24, Y+13	; 0x0d
    42e6:	9e 85       	ldd	r25, Y+14	; 0x0e
    42e8:	20 e0       	ldi	r18, 0x00	; 0
    42ea:	30 e0       	ldi	r19, 0x00	; 0
    42ec:	4a ef       	ldi	r20, 0xFA	; 250
    42ee:	54 e4       	ldi	r21, 0x44	; 68
    42f0:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    42f4:	dc 01       	movw	r26, r24
    42f6:	cb 01       	movw	r24, r22
    42f8:	8f 83       	std	Y+7, r24	; 0x07
    42fa:	98 87       	std	Y+8, r25	; 0x08
    42fc:	a9 87       	std	Y+9, r26	; 0x09
    42fe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4300:	6f 81       	ldd	r22, Y+7	; 0x07
    4302:	78 85       	ldd	r23, Y+8	; 0x08
    4304:	89 85       	ldd	r24, Y+9	; 0x09
    4306:	9a 85       	ldd	r25, Y+10	; 0x0a
    4308:	20 e0       	ldi	r18, 0x00	; 0
    430a:	30 e0       	ldi	r19, 0x00	; 0
    430c:	40 e8       	ldi	r20, 0x80	; 128
    430e:	5f e3       	ldi	r21, 0x3F	; 63
    4310:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    4314:	88 23       	and	r24, r24
    4316:	2c f4       	brge	.+10     	; 0x4322 <CLCD_voidSendData+0x88>
		__ticks = 1;
    4318:	81 e0       	ldi	r24, 0x01	; 1
    431a:	90 e0       	ldi	r25, 0x00	; 0
    431c:	9e 83       	std	Y+6, r25	; 0x06
    431e:	8d 83       	std	Y+5, r24	; 0x05
    4320:	3f c0       	rjmp	.+126    	; 0x43a0 <CLCD_voidSendData+0x106>
	else if (__tmp > 65535)
    4322:	6f 81       	ldd	r22, Y+7	; 0x07
    4324:	78 85       	ldd	r23, Y+8	; 0x08
    4326:	89 85       	ldd	r24, Y+9	; 0x09
    4328:	9a 85       	ldd	r25, Y+10	; 0x0a
    432a:	20 e0       	ldi	r18, 0x00	; 0
    432c:	3f ef       	ldi	r19, 0xFF	; 255
    432e:	4f e7       	ldi	r20, 0x7F	; 127
    4330:	57 e4       	ldi	r21, 0x47	; 71
    4332:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    4336:	18 16       	cp	r1, r24
    4338:	4c f5       	brge	.+82     	; 0x438c <CLCD_voidSendData+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    433a:	6b 85       	ldd	r22, Y+11	; 0x0b
    433c:	7c 85       	ldd	r23, Y+12	; 0x0c
    433e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4340:	9e 85       	ldd	r25, Y+14	; 0x0e
    4342:	20 e0       	ldi	r18, 0x00	; 0
    4344:	30 e0       	ldi	r19, 0x00	; 0
    4346:	40 e2       	ldi	r20, 0x20	; 32
    4348:	51 e4       	ldi	r21, 0x41	; 65
    434a:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    434e:	dc 01       	movw	r26, r24
    4350:	cb 01       	movw	r24, r22
    4352:	bc 01       	movw	r22, r24
    4354:	cd 01       	movw	r24, r26
    4356:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    435a:	dc 01       	movw	r26, r24
    435c:	cb 01       	movw	r24, r22
    435e:	9e 83       	std	Y+6, r25	; 0x06
    4360:	8d 83       	std	Y+5, r24	; 0x05
    4362:	0f c0       	rjmp	.+30     	; 0x4382 <CLCD_voidSendData+0xe8>
    4364:	88 ec       	ldi	r24, 0xC8	; 200
    4366:	90 e0       	ldi	r25, 0x00	; 0
    4368:	9c 83       	std	Y+4, r25	; 0x04
    436a:	8b 83       	std	Y+3, r24	; 0x03
    436c:	8b 81       	ldd	r24, Y+3	; 0x03
    436e:	9c 81       	ldd	r25, Y+4	; 0x04
    4370:	01 97       	sbiw	r24, 0x01	; 1
    4372:	f1 f7       	brne	.-4      	; 0x4370 <CLCD_voidSendData+0xd6>
    4374:	9c 83       	std	Y+4, r25	; 0x04
    4376:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4378:	8d 81       	ldd	r24, Y+5	; 0x05
    437a:	9e 81       	ldd	r25, Y+6	; 0x06
    437c:	01 97       	sbiw	r24, 0x01	; 1
    437e:	9e 83       	std	Y+6, r25	; 0x06
    4380:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4382:	8d 81       	ldd	r24, Y+5	; 0x05
    4384:	9e 81       	ldd	r25, Y+6	; 0x06
    4386:	00 97       	sbiw	r24, 0x00	; 0
    4388:	69 f7       	brne	.-38     	; 0x4364 <CLCD_voidSendData+0xca>
    438a:	14 c0       	rjmp	.+40     	; 0x43b4 <CLCD_voidSendData+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    438c:	6f 81       	ldd	r22, Y+7	; 0x07
    438e:	78 85       	ldd	r23, Y+8	; 0x08
    4390:	89 85       	ldd	r24, Y+9	; 0x09
    4392:	9a 85       	ldd	r25, Y+10	; 0x0a
    4394:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    4398:	dc 01       	movw	r26, r24
    439a:	cb 01       	movw	r24, r22
    439c:	9e 83       	std	Y+6, r25	; 0x06
    439e:	8d 83       	std	Y+5, r24	; 0x05
    43a0:	8d 81       	ldd	r24, Y+5	; 0x05
    43a2:	9e 81       	ldd	r25, Y+6	; 0x06
    43a4:	9a 83       	std	Y+2, r25	; 0x02
    43a6:	89 83       	std	Y+1, r24	; 0x01
    43a8:	89 81       	ldd	r24, Y+1	; 0x01
    43aa:	9a 81       	ldd	r25, Y+2	; 0x02
    43ac:	01 97       	sbiw	r24, 0x01	; 1
    43ae:	f1 f7       	brne	.-4      	; 0x43ac <CLCD_voidSendData+0x112>
    43b0:	9a 83       	std	Y+2, r25	; 0x02
    43b2:	89 83       	std	Y+1, r24	; 0x01

	#endif
	_delay_ms(1);


}
    43b4:	2f 96       	adiw	r28, 0x0f	; 15
    43b6:	0f b6       	in	r0, 0x3f	; 63
    43b8:	f8 94       	cli
    43ba:	de bf       	out	0x3e, r29	; 62
    43bc:	0f be       	out	0x3f, r0	; 63
    43be:	cd bf       	out	0x3d, r28	; 61
    43c0:	cf 91       	pop	r28
    43c2:	df 91       	pop	r29
    43c4:	08 95       	ret

000043c6 <CLCD_voidSendCommand>:
void CLCD_voidSendCommand(u8 copy_u8Command)
{
    43c6:	df 93       	push	r29
    43c8:	cf 93       	push	r28
    43ca:	cd b7       	in	r28, 0x3d	; 61
    43cc:	de b7       	in	r29, 0x3e	; 62
    43ce:	2f 97       	sbiw	r28, 0x0f	; 15
    43d0:	0f b6       	in	r0, 0x3f	; 63
    43d2:	f8 94       	cli
    43d4:	de bf       	out	0x3e, r29	; 62
    43d6:	0f be       	out	0x3f, r0	; 63
    43d8:	cd bf       	out	0x3d, r28	; 61
    43da:	8f 87       	std	Y+15, r24	; 0x0f

	#if CLCD_MODE==8
	DIO_enumSetPortValue (CLCD_DATA_PORT, copy_u8Command);
    43dc:	80 e0       	ldi	r24, 0x00	; 0
    43de:	6f 85       	ldd	r22, Y+15	; 0x0f
    43e0:	0e 94 0c 17 	call	0x2e18	; 0x2e18 <DIO_enumSetPortValue>
	DIO_enumSetPinValue  (CLCD_CONTROLER_PORT,CLCD_RS,DIO_PIN_LOW);
    43e4:	81 e0       	ldi	r24, 0x01	; 1
    43e6:	67 e0       	ldi	r22, 0x07	; 7
    43e8:	40 e0       	ldi	r20, 0x00	; 0
    43ea:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  (CLCD_CONTROLER_PORT,CLCD_RW,DIO_PIN_LOW);
    43ee:	81 e0       	ldi	r24, 0x01	; 1
    43f0:	66 e0       	ldi	r22, 0x06	; 6
    43f2:	40 e0       	ldi	r20, 0x00	; 0
    43f4:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
	CLCD_voidSendFallingEdge();
    43f8:	0e 94 2d 29 	call	0x525a	; 0x525a <CLCD_voidSendFallingEdge>
    43fc:	80 e0       	ldi	r24, 0x00	; 0
    43fe:	90 e0       	ldi	r25, 0x00	; 0
    4400:	a0 e8       	ldi	r26, 0x80	; 128
    4402:	bf e3       	ldi	r27, 0x3F	; 63
    4404:	8b 87       	std	Y+11, r24	; 0x0b
    4406:	9c 87       	std	Y+12, r25	; 0x0c
    4408:	ad 87       	std	Y+13, r26	; 0x0d
    440a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    440c:	6b 85       	ldd	r22, Y+11	; 0x0b
    440e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4410:	8d 85       	ldd	r24, Y+13	; 0x0d
    4412:	9e 85       	ldd	r25, Y+14	; 0x0e
    4414:	20 e0       	ldi	r18, 0x00	; 0
    4416:	30 e0       	ldi	r19, 0x00	; 0
    4418:	4a ef       	ldi	r20, 0xFA	; 250
    441a:	54 e4       	ldi	r21, 0x44	; 68
    441c:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    4420:	dc 01       	movw	r26, r24
    4422:	cb 01       	movw	r24, r22
    4424:	8f 83       	std	Y+7, r24	; 0x07
    4426:	98 87       	std	Y+8, r25	; 0x08
    4428:	a9 87       	std	Y+9, r26	; 0x09
    442a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    442c:	6f 81       	ldd	r22, Y+7	; 0x07
    442e:	78 85       	ldd	r23, Y+8	; 0x08
    4430:	89 85       	ldd	r24, Y+9	; 0x09
    4432:	9a 85       	ldd	r25, Y+10	; 0x0a
    4434:	20 e0       	ldi	r18, 0x00	; 0
    4436:	30 e0       	ldi	r19, 0x00	; 0
    4438:	40 e8       	ldi	r20, 0x80	; 128
    443a:	5f e3       	ldi	r21, 0x3F	; 63
    443c:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    4440:	88 23       	and	r24, r24
    4442:	2c f4       	brge	.+10     	; 0x444e <CLCD_voidSendCommand+0x88>
		__ticks = 1;
    4444:	81 e0       	ldi	r24, 0x01	; 1
    4446:	90 e0       	ldi	r25, 0x00	; 0
    4448:	9e 83       	std	Y+6, r25	; 0x06
    444a:	8d 83       	std	Y+5, r24	; 0x05
    444c:	3f c0       	rjmp	.+126    	; 0x44cc <CLCD_voidSendCommand+0x106>
	else if (__tmp > 65535)
    444e:	6f 81       	ldd	r22, Y+7	; 0x07
    4450:	78 85       	ldd	r23, Y+8	; 0x08
    4452:	89 85       	ldd	r24, Y+9	; 0x09
    4454:	9a 85       	ldd	r25, Y+10	; 0x0a
    4456:	20 e0       	ldi	r18, 0x00	; 0
    4458:	3f ef       	ldi	r19, 0xFF	; 255
    445a:	4f e7       	ldi	r20, 0x7F	; 127
    445c:	57 e4       	ldi	r21, 0x47	; 71
    445e:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    4462:	18 16       	cp	r1, r24
    4464:	4c f5       	brge	.+82     	; 0x44b8 <CLCD_voidSendCommand+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4466:	6b 85       	ldd	r22, Y+11	; 0x0b
    4468:	7c 85       	ldd	r23, Y+12	; 0x0c
    446a:	8d 85       	ldd	r24, Y+13	; 0x0d
    446c:	9e 85       	ldd	r25, Y+14	; 0x0e
    446e:	20 e0       	ldi	r18, 0x00	; 0
    4470:	30 e0       	ldi	r19, 0x00	; 0
    4472:	40 e2       	ldi	r20, 0x20	; 32
    4474:	51 e4       	ldi	r21, 0x41	; 65
    4476:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    447a:	dc 01       	movw	r26, r24
    447c:	cb 01       	movw	r24, r22
    447e:	bc 01       	movw	r22, r24
    4480:	cd 01       	movw	r24, r26
    4482:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    4486:	dc 01       	movw	r26, r24
    4488:	cb 01       	movw	r24, r22
    448a:	9e 83       	std	Y+6, r25	; 0x06
    448c:	8d 83       	std	Y+5, r24	; 0x05
    448e:	0f c0       	rjmp	.+30     	; 0x44ae <CLCD_voidSendCommand+0xe8>
    4490:	88 ec       	ldi	r24, 0xC8	; 200
    4492:	90 e0       	ldi	r25, 0x00	; 0
    4494:	9c 83       	std	Y+4, r25	; 0x04
    4496:	8b 83       	std	Y+3, r24	; 0x03
    4498:	8b 81       	ldd	r24, Y+3	; 0x03
    449a:	9c 81       	ldd	r25, Y+4	; 0x04
    449c:	01 97       	sbiw	r24, 0x01	; 1
    449e:	f1 f7       	brne	.-4      	; 0x449c <CLCD_voidSendCommand+0xd6>
    44a0:	9c 83       	std	Y+4, r25	; 0x04
    44a2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    44a4:	8d 81       	ldd	r24, Y+5	; 0x05
    44a6:	9e 81       	ldd	r25, Y+6	; 0x06
    44a8:	01 97       	sbiw	r24, 0x01	; 1
    44aa:	9e 83       	std	Y+6, r25	; 0x06
    44ac:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    44ae:	8d 81       	ldd	r24, Y+5	; 0x05
    44b0:	9e 81       	ldd	r25, Y+6	; 0x06
    44b2:	00 97       	sbiw	r24, 0x00	; 0
    44b4:	69 f7       	brne	.-38     	; 0x4490 <CLCD_voidSendCommand+0xca>
    44b6:	14 c0       	rjmp	.+40     	; 0x44e0 <CLCD_voidSendCommand+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    44b8:	6f 81       	ldd	r22, Y+7	; 0x07
    44ba:	78 85       	ldd	r23, Y+8	; 0x08
    44bc:	89 85       	ldd	r24, Y+9	; 0x09
    44be:	9a 85       	ldd	r25, Y+10	; 0x0a
    44c0:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    44c4:	dc 01       	movw	r26, r24
    44c6:	cb 01       	movw	r24, r22
    44c8:	9e 83       	std	Y+6, r25	; 0x06
    44ca:	8d 83       	std	Y+5, r24	; 0x05
    44cc:	8d 81       	ldd	r24, Y+5	; 0x05
    44ce:	9e 81       	ldd	r25, Y+6	; 0x06
    44d0:	9a 83       	std	Y+2, r25	; 0x02
    44d2:	89 83       	std	Y+1, r24	; 0x01
    44d4:	89 81       	ldd	r24, Y+1	; 0x01
    44d6:	9a 81       	ldd	r25, Y+2	; 0x02
    44d8:	01 97       	sbiw	r24, 0x01	; 1
    44da:	f1 f7       	brne	.-4      	; 0x44d8 <CLCD_voidSendCommand+0x112>
    44dc:	9a 83       	std	Y+2, r25	; 0x02
    44de:	89 83       	std	Y+1, r24	; 0x01
	 #endif
	#endif
	_delay_ms(1);


}
    44e0:	2f 96       	adiw	r28, 0x0f	; 15
    44e2:	0f b6       	in	r0, 0x3f	; 63
    44e4:	f8 94       	cli
    44e6:	de bf       	out	0x3e, r29	; 62
    44e8:	0f be       	out	0x3f, r0	; 63
    44ea:	cd bf       	out	0x3d, r28	; 61
    44ec:	cf 91       	pop	r28
    44ee:	df 91       	pop	r29
    44f0:	08 95       	ret

000044f2 <CLCD_voidSendString>:
void CLCD_voidSendString(const u8 *copy_u8PtrString)
{
    44f2:	df 93       	push	r29
    44f4:	cf 93       	push	r28
    44f6:	00 d0       	rcall	.+0      	; 0x44f8 <CLCD_voidSendString+0x6>
    44f8:	0f 92       	push	r0
    44fa:	cd b7       	in	r28, 0x3d	; 61
    44fc:	de b7       	in	r29, 0x3e	; 62
    44fe:	9b 83       	std	Y+3, r25	; 0x03
    4500:	8a 83       	std	Y+2, r24	; 0x02
	u8 LOC_u8Iterator=0;
    4502:	19 82       	std	Y+1, r1	; 0x01
    4504:	0e c0       	rjmp	.+28     	; 0x4522 <CLCD_voidSendString+0x30>
	while(copy_u8PtrString[LOC_u8Iterator]!='\0')
	{
		CLCD_voidSendData(copy_u8PtrString[LOC_u8Iterator]);
    4506:	89 81       	ldd	r24, Y+1	; 0x01
    4508:	28 2f       	mov	r18, r24
    450a:	30 e0       	ldi	r19, 0x00	; 0
    450c:	8a 81       	ldd	r24, Y+2	; 0x02
    450e:	9b 81       	ldd	r25, Y+3	; 0x03
    4510:	fc 01       	movw	r30, r24
    4512:	e2 0f       	add	r30, r18
    4514:	f3 1f       	adc	r31, r19
    4516:	80 81       	ld	r24, Z
    4518:	0e 94 4d 21 	call	0x429a	; 0x429a <CLCD_voidSendData>
		++LOC_u8Iterator;
    451c:	89 81       	ldd	r24, Y+1	; 0x01
    451e:	8f 5f       	subi	r24, 0xFF	; 255
    4520:	89 83       	std	Y+1, r24	; 0x01

}
void CLCD_voidSendString(const u8 *copy_u8PtrString)
{
	u8 LOC_u8Iterator=0;
	while(copy_u8PtrString[LOC_u8Iterator]!='\0')
    4522:	89 81       	ldd	r24, Y+1	; 0x01
    4524:	28 2f       	mov	r18, r24
    4526:	30 e0       	ldi	r19, 0x00	; 0
    4528:	8a 81       	ldd	r24, Y+2	; 0x02
    452a:	9b 81       	ldd	r25, Y+3	; 0x03
    452c:	fc 01       	movw	r30, r24
    452e:	e2 0f       	add	r30, r18
    4530:	f3 1f       	adc	r31, r19
    4532:	80 81       	ld	r24, Z
    4534:	88 23       	and	r24, r24
    4536:	39 f7       	brne	.-50     	; 0x4506 <CLCD_voidSendString+0x14>
	{
		CLCD_voidSendData(copy_u8PtrString[LOC_u8Iterator]);
		++LOC_u8Iterator;
	}
}
    4538:	0f 90       	pop	r0
    453a:	0f 90       	pop	r0
    453c:	0f 90       	pop	r0
    453e:	cf 91       	pop	r28
    4540:	df 91       	pop	r29
    4542:	08 95       	ret

00004544 <CLCD_voidSetPosition>:
void CLCD_voidSetPosition(u8 copy_u8Row,u8 copy_u8Col)
{
    4544:	df 93       	push	r29
    4546:	cf 93       	push	r28
    4548:	cd b7       	in	r28, 0x3d	; 61
    454a:	de b7       	in	r29, 0x3e	; 62
    454c:	61 97       	sbiw	r28, 0x11	; 17
    454e:	0f b6       	in	r0, 0x3f	; 63
    4550:	f8 94       	cli
    4552:	de bf       	out	0x3e, r29	; 62
    4554:	0f be       	out	0x3f, r0	; 63
    4556:	cd bf       	out	0x3d, r28	; 61
    4558:	88 8b       	std	Y+16, r24	; 0x10
    455a:	69 8b       	std	Y+17, r22	; 0x11
	u8 LOC_Data;

	if( copy_u8Row>2 || copy_u8Row<1 || copy_u8Col<1 || copy_u8Col>16)
    455c:	88 89       	ldd	r24, Y+16	; 0x10
    455e:	83 30       	cpi	r24, 0x03	; 3
    4560:	48 f4       	brcc	.+18     	; 0x4574 <CLCD_voidSetPosition+0x30>
    4562:	88 89       	ldd	r24, Y+16	; 0x10
    4564:	88 23       	and	r24, r24
    4566:	31 f0       	breq	.+12     	; 0x4574 <CLCD_voidSetPosition+0x30>
    4568:	89 89       	ldd	r24, Y+17	; 0x11
    456a:	88 23       	and	r24, r24
    456c:	19 f0       	breq	.+6      	; 0x4574 <CLCD_voidSetPosition+0x30>
    456e:	89 89       	ldd	r24, Y+17	; 0x11
    4570:	81 31       	cpi	r24, 0x11	; 17
    4572:	18 f0       	brcs	.+6      	; 0x457a <CLCD_voidSetPosition+0x36>
	{
		LOC_Data=LCD_SetCurser;
    4574:	80 e8       	ldi	r24, 0x80	; 128
    4576:	8f 87       	std	Y+15, r24	; 0x0f
    4578:	0d c0       	rjmp	.+26     	; 0x4594 <CLCD_voidSetPosition+0x50>
	}
	else if(copy_u8Row==CLCD_ROW_1)
    457a:	88 89       	ldd	r24, Y+16	; 0x10
    457c:	81 30       	cpi	r24, 0x01	; 1
    457e:	21 f4       	brne	.+8      	; 0x4588 <CLCD_voidSetPosition+0x44>
	{
		LOC_Data=(LCD_SetCurser+(copy_u8Col-1));
    4580:	89 89       	ldd	r24, Y+17	; 0x11
    4582:	81 58       	subi	r24, 0x81	; 129
    4584:	8f 87       	std	Y+15, r24	; 0x0f
    4586:	06 c0       	rjmp	.+12     	; 0x4594 <CLCD_voidSetPosition+0x50>
	}
	else if(copy_u8Row==CLCD_ROW_2)
    4588:	88 89       	ldd	r24, Y+16	; 0x10
    458a:	82 30       	cpi	r24, 0x02	; 2
    458c:	19 f4       	brne	.+6      	; 0x4594 <CLCD_voidSetPosition+0x50>
	{
		LOC_Data=((LCD_SetCurser+64)+(copy_u8Col-1));
    458e:	89 89       	ldd	r24, Y+17	; 0x11
    4590:	81 54       	subi	r24, 0x41	; 65
    4592:	8f 87       	std	Y+15, r24	; 0x0f
	}
	CLCD_voidSendCommand(LOC_Data);
    4594:	8f 85       	ldd	r24, Y+15	; 0x0f
    4596:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <CLCD_voidSendCommand>
    459a:	80 e0       	ldi	r24, 0x00	; 0
    459c:	90 e0       	ldi	r25, 0x00	; 0
    459e:	a0 e8       	ldi	r26, 0x80	; 128
    45a0:	bf e3       	ldi	r27, 0x3F	; 63
    45a2:	8b 87       	std	Y+11, r24	; 0x0b
    45a4:	9c 87       	std	Y+12, r25	; 0x0c
    45a6:	ad 87       	std	Y+13, r26	; 0x0d
    45a8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    45aa:	6b 85       	ldd	r22, Y+11	; 0x0b
    45ac:	7c 85       	ldd	r23, Y+12	; 0x0c
    45ae:	8d 85       	ldd	r24, Y+13	; 0x0d
    45b0:	9e 85       	ldd	r25, Y+14	; 0x0e
    45b2:	20 e0       	ldi	r18, 0x00	; 0
    45b4:	30 e0       	ldi	r19, 0x00	; 0
    45b6:	4a ef       	ldi	r20, 0xFA	; 250
    45b8:	54 e4       	ldi	r21, 0x44	; 68
    45ba:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    45be:	dc 01       	movw	r26, r24
    45c0:	cb 01       	movw	r24, r22
    45c2:	8f 83       	std	Y+7, r24	; 0x07
    45c4:	98 87       	std	Y+8, r25	; 0x08
    45c6:	a9 87       	std	Y+9, r26	; 0x09
    45c8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    45ca:	6f 81       	ldd	r22, Y+7	; 0x07
    45cc:	78 85       	ldd	r23, Y+8	; 0x08
    45ce:	89 85       	ldd	r24, Y+9	; 0x09
    45d0:	9a 85       	ldd	r25, Y+10	; 0x0a
    45d2:	20 e0       	ldi	r18, 0x00	; 0
    45d4:	30 e0       	ldi	r19, 0x00	; 0
    45d6:	40 e8       	ldi	r20, 0x80	; 128
    45d8:	5f e3       	ldi	r21, 0x3F	; 63
    45da:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    45de:	88 23       	and	r24, r24
    45e0:	2c f4       	brge	.+10     	; 0x45ec <CLCD_voidSetPosition+0xa8>
		__ticks = 1;
    45e2:	81 e0       	ldi	r24, 0x01	; 1
    45e4:	90 e0       	ldi	r25, 0x00	; 0
    45e6:	9e 83       	std	Y+6, r25	; 0x06
    45e8:	8d 83       	std	Y+5, r24	; 0x05
    45ea:	3f c0       	rjmp	.+126    	; 0x466a <CLCD_voidSetPosition+0x126>
	else if (__tmp > 65535)
    45ec:	6f 81       	ldd	r22, Y+7	; 0x07
    45ee:	78 85       	ldd	r23, Y+8	; 0x08
    45f0:	89 85       	ldd	r24, Y+9	; 0x09
    45f2:	9a 85       	ldd	r25, Y+10	; 0x0a
    45f4:	20 e0       	ldi	r18, 0x00	; 0
    45f6:	3f ef       	ldi	r19, 0xFF	; 255
    45f8:	4f e7       	ldi	r20, 0x7F	; 127
    45fa:	57 e4       	ldi	r21, 0x47	; 71
    45fc:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    4600:	18 16       	cp	r1, r24
    4602:	4c f5       	brge	.+82     	; 0x4656 <CLCD_voidSetPosition+0x112>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4604:	6b 85       	ldd	r22, Y+11	; 0x0b
    4606:	7c 85       	ldd	r23, Y+12	; 0x0c
    4608:	8d 85       	ldd	r24, Y+13	; 0x0d
    460a:	9e 85       	ldd	r25, Y+14	; 0x0e
    460c:	20 e0       	ldi	r18, 0x00	; 0
    460e:	30 e0       	ldi	r19, 0x00	; 0
    4610:	40 e2       	ldi	r20, 0x20	; 32
    4612:	51 e4       	ldi	r21, 0x41	; 65
    4614:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    4618:	dc 01       	movw	r26, r24
    461a:	cb 01       	movw	r24, r22
    461c:	bc 01       	movw	r22, r24
    461e:	cd 01       	movw	r24, r26
    4620:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    4624:	dc 01       	movw	r26, r24
    4626:	cb 01       	movw	r24, r22
    4628:	9e 83       	std	Y+6, r25	; 0x06
    462a:	8d 83       	std	Y+5, r24	; 0x05
    462c:	0f c0       	rjmp	.+30     	; 0x464c <CLCD_voidSetPosition+0x108>
    462e:	88 ec       	ldi	r24, 0xC8	; 200
    4630:	90 e0       	ldi	r25, 0x00	; 0
    4632:	9c 83       	std	Y+4, r25	; 0x04
    4634:	8b 83       	std	Y+3, r24	; 0x03
    4636:	8b 81       	ldd	r24, Y+3	; 0x03
    4638:	9c 81       	ldd	r25, Y+4	; 0x04
    463a:	01 97       	sbiw	r24, 0x01	; 1
    463c:	f1 f7       	brne	.-4      	; 0x463a <CLCD_voidSetPosition+0xf6>
    463e:	9c 83       	std	Y+4, r25	; 0x04
    4640:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4642:	8d 81       	ldd	r24, Y+5	; 0x05
    4644:	9e 81       	ldd	r25, Y+6	; 0x06
    4646:	01 97       	sbiw	r24, 0x01	; 1
    4648:	9e 83       	std	Y+6, r25	; 0x06
    464a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    464c:	8d 81       	ldd	r24, Y+5	; 0x05
    464e:	9e 81       	ldd	r25, Y+6	; 0x06
    4650:	00 97       	sbiw	r24, 0x00	; 0
    4652:	69 f7       	brne	.-38     	; 0x462e <CLCD_voidSetPosition+0xea>
    4654:	14 c0       	rjmp	.+40     	; 0x467e <CLCD_voidSetPosition+0x13a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4656:	6f 81       	ldd	r22, Y+7	; 0x07
    4658:	78 85       	ldd	r23, Y+8	; 0x08
    465a:	89 85       	ldd	r24, Y+9	; 0x09
    465c:	9a 85       	ldd	r25, Y+10	; 0x0a
    465e:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    4662:	dc 01       	movw	r26, r24
    4664:	cb 01       	movw	r24, r22
    4666:	9e 83       	std	Y+6, r25	; 0x06
    4668:	8d 83       	std	Y+5, r24	; 0x05
    466a:	8d 81       	ldd	r24, Y+5	; 0x05
    466c:	9e 81       	ldd	r25, Y+6	; 0x06
    466e:	9a 83       	std	Y+2, r25	; 0x02
    4670:	89 83       	std	Y+1, r24	; 0x01
    4672:	89 81       	ldd	r24, Y+1	; 0x01
    4674:	9a 81       	ldd	r25, Y+2	; 0x02
    4676:	01 97       	sbiw	r24, 0x01	; 1
    4678:	f1 f7       	brne	.-4      	; 0x4676 <CLCD_voidSetPosition+0x132>
    467a:	9a 83       	std	Y+2, r25	; 0x02
    467c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);


}
    467e:	61 96       	adiw	r28, 0x11	; 17
    4680:	0f b6       	in	r0, 0x3f	; 63
    4682:	f8 94       	cli
    4684:	de bf       	out	0x3e, r29	; 62
    4686:	0f be       	out	0x3f, r0	; 63
    4688:	cd bf       	out	0x3d, r28	; 61
    468a:	cf 91       	pop	r28
    468c:	df 91       	pop	r29
    468e:	08 95       	ret

00004690 <CLCD_voidSendNumber>:
void CLCD_voidSendNumber(u64 copy_u64Number)
{
    4690:	af 92       	push	r10
    4692:	bf 92       	push	r11
    4694:	cf 92       	push	r12
    4696:	df 92       	push	r13
    4698:	ef 92       	push	r14
    469a:	ff 92       	push	r15
    469c:	0f 93       	push	r16
    469e:	1f 93       	push	r17
    46a0:	df 93       	push	r29
    46a2:	cf 93       	push	r28
    46a4:	cd b7       	in	r28, 0x3d	; 61
    46a6:	de b7       	in	r29, 0x3e	; 62
    46a8:	c6 56       	subi	r28, 0x66	; 102
    46aa:	d0 40       	sbci	r29, 0x00	; 0
    46ac:	0f b6       	in	r0, 0x3f	; 63
    46ae:	f8 94       	cli
    46b0:	de bf       	out	0x3e, r29	; 62
    46b2:	0f be       	out	0x3f, r0	; 63
    46b4:	cd bf       	out	0x3d, r28	; 61
    46b6:	29 87       	std	Y+9, r18	; 0x09
    46b8:	3a 87       	std	Y+10, r19	; 0x0a
    46ba:	4b 87       	std	Y+11, r20	; 0x0b
    46bc:	5c 87       	std	Y+12, r21	; 0x0c
    46be:	6d 87       	std	Y+13, r22	; 0x0d
    46c0:	7e 87       	std	Y+14, r23	; 0x0e
    46c2:	8f 87       	std	Y+15, r24	; 0x0f
    46c4:	98 8b       	std	Y+16, r25	; 0x10
	u64 Loc_ReversNumber=1;
    46c6:	81 e0       	ldi	r24, 0x01	; 1
    46c8:	89 83       	std	Y+1, r24	; 0x01
    46ca:	1a 82       	std	Y+2, r1	; 0x02
    46cc:	1b 82       	std	Y+3, r1	; 0x03
    46ce:	1c 82       	std	Y+4, r1	; 0x04
    46d0:	1d 82       	std	Y+5, r1	; 0x05
    46d2:	1e 82       	std	Y+6, r1	; 0x06
    46d4:	1f 82       	std	Y+7, r1	; 0x07
    46d6:	18 86       	std	Y+8, r1	; 0x08
	if(copy_u64Number==0)
    46d8:	89 85       	ldd	r24, Y+9	; 0x09
    46da:	9a 85       	ldd	r25, Y+10	; 0x0a
    46dc:	89 2b       	or	r24, r25
    46de:	9b 85       	ldd	r25, Y+11	; 0x0b
    46e0:	89 2b       	or	r24, r25
    46e2:	9c 85       	ldd	r25, Y+12	; 0x0c
    46e4:	89 2b       	or	r24, r25
    46e6:	9d 85       	ldd	r25, Y+13	; 0x0d
    46e8:	89 2b       	or	r24, r25
    46ea:	9e 85       	ldd	r25, Y+14	; 0x0e
    46ec:	89 2b       	or	r24, r25
    46ee:	9f 85       	ldd	r25, Y+15	; 0x0f
    46f0:	89 2b       	or	r24, r25
    46f2:	98 89       	ldd	r25, Y+16	; 0x10
    46f4:	89 2b       	or	r24, r25
    46f6:	88 23       	and	r24, r24
    46f8:	09 f0       	breq	.+2      	; 0x46fc <CLCD_voidSendNumber+0x6c>
    46fa:	62 c3       	rjmp	.+1732   	; 0x4dc0 <CLCD_voidSendNumber+0x730>
	{
		CLCD_voidSendData('0');
    46fc:	80 e3       	ldi	r24, 0x30	; 48
    46fe:	0e 94 4d 21 	call	0x429a	; 0x429a <CLCD_voidSendData>
    4702:	04 c4       	rjmp	.+2056   	; 0x4f0c <CLCD_voidSendNumber+0x87c>
	}
	else
	{
		while(copy_u64Number>0)
		{
			Loc_ReversNumber=Loc_ReversNumber*10+(copy_u64Number%10);
    4704:	29 81       	ldd	r18, Y+1	; 0x01
    4706:	3a 81       	ldd	r19, Y+2	; 0x02
    4708:	4b 81       	ldd	r20, Y+3	; 0x03
    470a:	5c 81       	ldd	r21, Y+4	; 0x04
    470c:	6d 81       	ldd	r22, Y+5	; 0x05
    470e:	7e 81       	ldd	r23, Y+6	; 0x06
    4710:	8f 81       	ldd	r24, Y+7	; 0x07
    4712:	98 85       	ldd	r25, Y+8	; 0x08
    4714:	a2 2e       	mov	r10, r18
    4716:	b3 2e       	mov	r11, r19
    4718:	c4 2e       	mov	r12, r20
    471a:	d5 2e       	mov	r13, r21
    471c:	e6 2e       	mov	r14, r22
    471e:	f7 2e       	mov	r15, r23
    4720:	08 2f       	mov	r16, r24
    4722:	19 2f       	mov	r17, r25
    4724:	2a 2d       	mov	r18, r10
    4726:	3b 2d       	mov	r19, r11
    4728:	4c 2d       	mov	r20, r12
    472a:	5d 2d       	mov	r21, r13
    472c:	6e 2d       	mov	r22, r14
    472e:	7f 2d       	mov	r23, r15
    4730:	80 2f       	mov	r24, r16
    4732:	91 2f       	mov	r25, r17
    4734:	01 e0       	ldi	r16, 0x01	; 1
    4736:	0e 94 41 00 	call	0x82	; 0x82 <__ashldi3>
    473a:	29 a3       	std	Y+33, r18	; 0x21
    473c:	3a a3       	std	Y+34, r19	; 0x22
    473e:	4b a3       	std	Y+35, r20	; 0x23
    4740:	5c a3       	std	Y+36, r21	; 0x24
    4742:	6d a3       	std	Y+37, r22	; 0x25
    4744:	7e a3       	std	Y+38, r23	; 0x26
    4746:	8f a3       	std	Y+39, r24	; 0x27
    4748:	98 a7       	std	Y+40, r25	; 0x28
    474a:	29 a1       	ldd	r18, Y+33	; 0x21
    474c:	3a a1       	ldd	r19, Y+34	; 0x22
    474e:	4b a1       	ldd	r20, Y+35	; 0x23
    4750:	5c a1       	ldd	r21, Y+36	; 0x24
    4752:	6d a1       	ldd	r22, Y+37	; 0x25
    4754:	7e a1       	ldd	r23, Y+38	; 0x26
    4756:	8f a1       	ldd	r24, Y+39	; 0x27
    4758:	98 a5       	ldd	r25, Y+40	; 0x28
    475a:	02 e0       	ldi	r16, 0x02	; 2
    475c:	0e 94 41 00 	call	0x82	; 0x82 <__ashldi3>
    4760:	29 a7       	std	Y+41, r18	; 0x29
    4762:	3a a7       	std	Y+42, r19	; 0x2a
    4764:	4b a7       	std	Y+43, r20	; 0x2b
    4766:	5c a7       	std	Y+44, r21	; 0x2c
    4768:	6d a7       	std	Y+45, r22	; 0x2d
    476a:	7e a7       	std	Y+46, r23	; 0x2e
    476c:	8f a7       	std	Y+47, r24	; 0x2f
    476e:	98 ab       	std	Y+48, r25	; 0x30
    4770:	89 a1       	ldd	r24, Y+33	; 0x21
    4772:	99 a5       	ldd	r25, Y+41	; 0x29
    4774:	89 0f       	add	r24, r25
    4776:	89 ab       	std	Y+49, r24	; 0x31
    4778:	81 e0       	ldi	r24, 0x01	; 1
    477a:	89 af       	std	Y+57, r24	; 0x39
    477c:	99 a9       	ldd	r25, Y+49	; 0x31
    477e:	89 a1       	ldd	r24, Y+33	; 0x21
    4780:	98 17       	cp	r25, r24
    4782:	08 f0       	brcs	.+2      	; 0x4786 <CLCD_voidSendNumber+0xf6>
    4784:	19 ae       	std	Y+57, r1	; 0x39
    4786:	9a a1       	ldd	r25, Y+34	; 0x22
    4788:	8a a5       	ldd	r24, Y+42	; 0x2a
    478a:	98 0f       	add	r25, r24
    478c:	9a ab       	std	Y+50, r25	; 0x32
    478e:	91 e0       	ldi	r25, 0x01	; 1
    4790:	9a af       	std	Y+58, r25	; 0x3a
    4792:	8a a9       	ldd	r24, Y+50	; 0x32
    4794:	9a a1       	ldd	r25, Y+34	; 0x22
    4796:	89 17       	cp	r24, r25
    4798:	08 f0       	brcs	.+2      	; 0x479c <CLCD_voidSendNumber+0x10c>
    479a:	1a ae       	std	Y+58, r1	; 0x3a
    479c:	89 ad       	ldd	r24, Y+57	; 0x39
    479e:	9a a9       	ldd	r25, Y+50	; 0x32
    47a0:	89 0f       	add	r24, r25
    47a2:	8b af       	std	Y+59, r24	; 0x3b
    47a4:	81 e0       	ldi	r24, 0x01	; 1
    47a6:	8c af       	std	Y+60, r24	; 0x3c
    47a8:	9b ad       	ldd	r25, Y+59	; 0x3b
    47aa:	8a a9       	ldd	r24, Y+50	; 0x32
    47ac:	98 17       	cp	r25, r24
    47ae:	08 f0       	brcs	.+2      	; 0x47b2 <CLCD_voidSendNumber+0x122>
    47b0:	1c ae       	std	Y+60, r1	; 0x3c
    47b2:	9a ad       	ldd	r25, Y+58	; 0x3a
    47b4:	8c ad       	ldd	r24, Y+60	; 0x3c
    47b6:	98 2b       	or	r25, r24
    47b8:	9a af       	std	Y+58, r25	; 0x3a
    47ba:	9b ad       	ldd	r25, Y+59	; 0x3b
    47bc:	9a ab       	std	Y+50, r25	; 0x32
    47be:	8b a1       	ldd	r24, Y+35	; 0x23
    47c0:	9b a5       	ldd	r25, Y+43	; 0x2b
    47c2:	89 0f       	add	r24, r25
    47c4:	8b ab       	std	Y+51, r24	; 0x33
    47c6:	81 e0       	ldi	r24, 0x01	; 1
    47c8:	8d af       	std	Y+61, r24	; 0x3d
    47ca:	9b a9       	ldd	r25, Y+51	; 0x33
    47cc:	8b a1       	ldd	r24, Y+35	; 0x23
    47ce:	98 17       	cp	r25, r24
    47d0:	08 f0       	brcs	.+2      	; 0x47d4 <CLCD_voidSendNumber+0x144>
    47d2:	1d ae       	std	Y+61, r1	; 0x3d
    47d4:	9a ad       	ldd	r25, Y+58	; 0x3a
    47d6:	8b a9       	ldd	r24, Y+51	; 0x33
    47d8:	98 0f       	add	r25, r24
    47da:	9e af       	std	Y+62, r25	; 0x3e
    47dc:	91 e0       	ldi	r25, 0x01	; 1
    47de:	9f af       	std	Y+63, r25	; 0x3f
    47e0:	8e ad       	ldd	r24, Y+62	; 0x3e
    47e2:	9b a9       	ldd	r25, Y+51	; 0x33
    47e4:	89 17       	cp	r24, r25
    47e6:	08 f0       	brcs	.+2      	; 0x47ea <CLCD_voidSendNumber+0x15a>
    47e8:	1f ae       	std	Y+63, r1	; 0x3f
    47ea:	8d ad       	ldd	r24, Y+61	; 0x3d
    47ec:	9f ad       	ldd	r25, Y+63	; 0x3f
    47ee:	89 2b       	or	r24, r25
    47f0:	8d af       	std	Y+61, r24	; 0x3d
    47f2:	8e ad       	ldd	r24, Y+62	; 0x3e
    47f4:	8b ab       	std	Y+51, r24	; 0x33
    47f6:	9c a1       	ldd	r25, Y+36	; 0x24
    47f8:	8c a5       	ldd	r24, Y+44	; 0x2c
    47fa:	98 0f       	add	r25, r24
    47fc:	9c ab       	std	Y+52, r25	; 0x34
    47fe:	91 e0       	ldi	r25, 0x01	; 1
    4800:	21 96       	adiw	r28, 0x01	; 1
    4802:	9f af       	std	Y+63, r25	; 0x3f
    4804:	21 97       	sbiw	r28, 0x01	; 1
    4806:	8c a9       	ldd	r24, Y+52	; 0x34
    4808:	9c a1       	ldd	r25, Y+36	; 0x24
    480a:	89 17       	cp	r24, r25
    480c:	18 f0       	brcs	.+6      	; 0x4814 <CLCD_voidSendNumber+0x184>
    480e:	21 96       	adiw	r28, 0x01	; 1
    4810:	1f ae       	std	Y+63, r1	; 0x3f
    4812:	21 97       	sbiw	r28, 0x01	; 1
    4814:	8d ad       	ldd	r24, Y+61	; 0x3d
    4816:	9c a9       	ldd	r25, Y+52	; 0x34
    4818:	89 0f       	add	r24, r25
    481a:	22 96       	adiw	r28, 0x02	; 2
    481c:	8f af       	std	Y+63, r24	; 0x3f
    481e:	22 97       	sbiw	r28, 0x02	; 2
    4820:	81 e0       	ldi	r24, 0x01	; 1
    4822:	23 96       	adiw	r28, 0x03	; 3
    4824:	8f af       	std	Y+63, r24	; 0x3f
    4826:	23 97       	sbiw	r28, 0x03	; 3
    4828:	22 96       	adiw	r28, 0x02	; 2
    482a:	9f ad       	ldd	r25, Y+63	; 0x3f
    482c:	22 97       	sbiw	r28, 0x02	; 2
    482e:	8c a9       	ldd	r24, Y+52	; 0x34
    4830:	98 17       	cp	r25, r24
    4832:	18 f0       	brcs	.+6      	; 0x483a <CLCD_voidSendNumber+0x1aa>
    4834:	23 96       	adiw	r28, 0x03	; 3
    4836:	1f ae       	std	Y+63, r1	; 0x3f
    4838:	23 97       	sbiw	r28, 0x03	; 3
    483a:	21 96       	adiw	r28, 0x01	; 1
    483c:	9f ad       	ldd	r25, Y+63	; 0x3f
    483e:	21 97       	sbiw	r28, 0x01	; 1
    4840:	23 96       	adiw	r28, 0x03	; 3
    4842:	8f ad       	ldd	r24, Y+63	; 0x3f
    4844:	23 97       	sbiw	r28, 0x03	; 3
    4846:	98 2b       	or	r25, r24
    4848:	21 96       	adiw	r28, 0x01	; 1
    484a:	9f af       	std	Y+63, r25	; 0x3f
    484c:	21 97       	sbiw	r28, 0x01	; 1
    484e:	22 96       	adiw	r28, 0x02	; 2
    4850:	9f ad       	ldd	r25, Y+63	; 0x3f
    4852:	22 97       	sbiw	r28, 0x02	; 2
    4854:	9c ab       	std	Y+52, r25	; 0x34
    4856:	8d a1       	ldd	r24, Y+37	; 0x25
    4858:	9d a5       	ldd	r25, Y+45	; 0x2d
    485a:	89 0f       	add	r24, r25
    485c:	8d ab       	std	Y+53, r24	; 0x35
    485e:	81 e0       	ldi	r24, 0x01	; 1
    4860:	24 96       	adiw	r28, 0x04	; 4
    4862:	8f af       	std	Y+63, r24	; 0x3f
    4864:	24 97       	sbiw	r28, 0x04	; 4
    4866:	9d a9       	ldd	r25, Y+53	; 0x35
    4868:	8d a1       	ldd	r24, Y+37	; 0x25
    486a:	98 17       	cp	r25, r24
    486c:	18 f0       	brcs	.+6      	; 0x4874 <CLCD_voidSendNumber+0x1e4>
    486e:	24 96       	adiw	r28, 0x04	; 4
    4870:	1f ae       	std	Y+63, r1	; 0x3f
    4872:	24 97       	sbiw	r28, 0x04	; 4
    4874:	21 96       	adiw	r28, 0x01	; 1
    4876:	9f ad       	ldd	r25, Y+63	; 0x3f
    4878:	21 97       	sbiw	r28, 0x01	; 1
    487a:	8d a9       	ldd	r24, Y+53	; 0x35
    487c:	98 0f       	add	r25, r24
    487e:	25 96       	adiw	r28, 0x05	; 5
    4880:	9f af       	std	Y+63, r25	; 0x3f
    4882:	25 97       	sbiw	r28, 0x05	; 5
    4884:	91 e0       	ldi	r25, 0x01	; 1
    4886:	26 96       	adiw	r28, 0x06	; 6
    4888:	9f af       	std	Y+63, r25	; 0x3f
    488a:	26 97       	sbiw	r28, 0x06	; 6
    488c:	25 96       	adiw	r28, 0x05	; 5
    488e:	8f ad       	ldd	r24, Y+63	; 0x3f
    4890:	25 97       	sbiw	r28, 0x05	; 5
    4892:	9d a9       	ldd	r25, Y+53	; 0x35
    4894:	89 17       	cp	r24, r25
    4896:	18 f0       	brcs	.+6      	; 0x489e <CLCD_voidSendNumber+0x20e>
    4898:	26 96       	adiw	r28, 0x06	; 6
    489a:	1f ae       	std	Y+63, r1	; 0x3f
    489c:	26 97       	sbiw	r28, 0x06	; 6
    489e:	24 96       	adiw	r28, 0x04	; 4
    48a0:	8f ad       	ldd	r24, Y+63	; 0x3f
    48a2:	24 97       	sbiw	r28, 0x04	; 4
    48a4:	26 96       	adiw	r28, 0x06	; 6
    48a6:	9f ad       	ldd	r25, Y+63	; 0x3f
    48a8:	26 97       	sbiw	r28, 0x06	; 6
    48aa:	89 2b       	or	r24, r25
    48ac:	24 96       	adiw	r28, 0x04	; 4
    48ae:	8f af       	std	Y+63, r24	; 0x3f
    48b0:	24 97       	sbiw	r28, 0x04	; 4
    48b2:	25 96       	adiw	r28, 0x05	; 5
    48b4:	8f ad       	ldd	r24, Y+63	; 0x3f
    48b6:	25 97       	sbiw	r28, 0x05	; 5
    48b8:	8d ab       	std	Y+53, r24	; 0x35
    48ba:	9e a1       	ldd	r25, Y+38	; 0x26
    48bc:	8e a5       	ldd	r24, Y+46	; 0x2e
    48be:	98 0f       	add	r25, r24
    48c0:	9e ab       	std	Y+54, r25	; 0x36
    48c2:	91 e0       	ldi	r25, 0x01	; 1
    48c4:	27 96       	adiw	r28, 0x07	; 7
    48c6:	9f af       	std	Y+63, r25	; 0x3f
    48c8:	27 97       	sbiw	r28, 0x07	; 7
    48ca:	8e a9       	ldd	r24, Y+54	; 0x36
    48cc:	9e a1       	ldd	r25, Y+38	; 0x26
    48ce:	89 17       	cp	r24, r25
    48d0:	18 f0       	brcs	.+6      	; 0x48d8 <CLCD_voidSendNumber+0x248>
    48d2:	27 96       	adiw	r28, 0x07	; 7
    48d4:	1f ae       	std	Y+63, r1	; 0x3f
    48d6:	27 97       	sbiw	r28, 0x07	; 7
    48d8:	24 96       	adiw	r28, 0x04	; 4
    48da:	8f ad       	ldd	r24, Y+63	; 0x3f
    48dc:	24 97       	sbiw	r28, 0x04	; 4
    48de:	9e a9       	ldd	r25, Y+54	; 0x36
    48e0:	89 0f       	add	r24, r25
    48e2:	28 96       	adiw	r28, 0x08	; 8
    48e4:	8f af       	std	Y+63, r24	; 0x3f
    48e6:	28 97       	sbiw	r28, 0x08	; 8
    48e8:	81 e0       	ldi	r24, 0x01	; 1
    48ea:	29 96       	adiw	r28, 0x09	; 9
    48ec:	8f af       	std	Y+63, r24	; 0x3f
    48ee:	29 97       	sbiw	r28, 0x09	; 9
    48f0:	28 96       	adiw	r28, 0x08	; 8
    48f2:	9f ad       	ldd	r25, Y+63	; 0x3f
    48f4:	28 97       	sbiw	r28, 0x08	; 8
    48f6:	8e a9       	ldd	r24, Y+54	; 0x36
    48f8:	98 17       	cp	r25, r24
    48fa:	18 f0       	brcs	.+6      	; 0x4902 <CLCD_voidSendNumber+0x272>
    48fc:	29 96       	adiw	r28, 0x09	; 9
    48fe:	1f ae       	std	Y+63, r1	; 0x3f
    4900:	29 97       	sbiw	r28, 0x09	; 9
    4902:	27 96       	adiw	r28, 0x07	; 7
    4904:	9f ad       	ldd	r25, Y+63	; 0x3f
    4906:	27 97       	sbiw	r28, 0x07	; 7
    4908:	29 96       	adiw	r28, 0x09	; 9
    490a:	8f ad       	ldd	r24, Y+63	; 0x3f
    490c:	29 97       	sbiw	r28, 0x09	; 9
    490e:	98 2b       	or	r25, r24
    4910:	27 96       	adiw	r28, 0x07	; 7
    4912:	9f af       	std	Y+63, r25	; 0x3f
    4914:	27 97       	sbiw	r28, 0x07	; 7
    4916:	28 96       	adiw	r28, 0x08	; 8
    4918:	9f ad       	ldd	r25, Y+63	; 0x3f
    491a:	28 97       	sbiw	r28, 0x08	; 8
    491c:	9e ab       	std	Y+54, r25	; 0x36
    491e:	8f a1       	ldd	r24, Y+39	; 0x27
    4920:	9f a5       	ldd	r25, Y+47	; 0x2f
    4922:	89 0f       	add	r24, r25
    4924:	8f ab       	std	Y+55, r24	; 0x37
    4926:	81 e0       	ldi	r24, 0x01	; 1
    4928:	2a 96       	adiw	r28, 0x0a	; 10
    492a:	8f af       	std	Y+63, r24	; 0x3f
    492c:	2a 97       	sbiw	r28, 0x0a	; 10
    492e:	9f a9       	ldd	r25, Y+55	; 0x37
    4930:	8f a1       	ldd	r24, Y+39	; 0x27
    4932:	98 17       	cp	r25, r24
    4934:	18 f0       	brcs	.+6      	; 0x493c <CLCD_voidSendNumber+0x2ac>
    4936:	2a 96       	adiw	r28, 0x0a	; 10
    4938:	1f ae       	std	Y+63, r1	; 0x3f
    493a:	2a 97       	sbiw	r28, 0x0a	; 10
    493c:	27 96       	adiw	r28, 0x07	; 7
    493e:	9f ad       	ldd	r25, Y+63	; 0x3f
    4940:	27 97       	sbiw	r28, 0x07	; 7
    4942:	8f a9       	ldd	r24, Y+55	; 0x37
    4944:	98 0f       	add	r25, r24
    4946:	2b 96       	adiw	r28, 0x0b	; 11
    4948:	9f af       	std	Y+63, r25	; 0x3f
    494a:	2b 97       	sbiw	r28, 0x0b	; 11
    494c:	91 e0       	ldi	r25, 0x01	; 1
    494e:	2c 96       	adiw	r28, 0x0c	; 12
    4950:	9f af       	std	Y+63, r25	; 0x3f
    4952:	2c 97       	sbiw	r28, 0x0c	; 12
    4954:	2b 96       	adiw	r28, 0x0b	; 11
    4956:	8f ad       	ldd	r24, Y+63	; 0x3f
    4958:	2b 97       	sbiw	r28, 0x0b	; 11
    495a:	9f a9       	ldd	r25, Y+55	; 0x37
    495c:	89 17       	cp	r24, r25
    495e:	18 f0       	brcs	.+6      	; 0x4966 <CLCD_voidSendNumber+0x2d6>
    4960:	2c 96       	adiw	r28, 0x0c	; 12
    4962:	1f ae       	std	Y+63, r1	; 0x3f
    4964:	2c 97       	sbiw	r28, 0x0c	; 12
    4966:	2a 96       	adiw	r28, 0x0a	; 10
    4968:	8f ad       	ldd	r24, Y+63	; 0x3f
    496a:	2a 97       	sbiw	r28, 0x0a	; 10
    496c:	2c 96       	adiw	r28, 0x0c	; 12
    496e:	9f ad       	ldd	r25, Y+63	; 0x3f
    4970:	2c 97       	sbiw	r28, 0x0c	; 12
    4972:	89 2b       	or	r24, r25
    4974:	2a 96       	adiw	r28, 0x0a	; 10
    4976:	8f af       	std	Y+63, r24	; 0x3f
    4978:	2a 97       	sbiw	r28, 0x0a	; 10
    497a:	2b 96       	adiw	r28, 0x0b	; 11
    497c:	8f ad       	ldd	r24, Y+63	; 0x3f
    497e:	2b 97       	sbiw	r28, 0x0b	; 11
    4980:	8f ab       	std	Y+55, r24	; 0x37
    4982:	98 a5       	ldd	r25, Y+40	; 0x28
    4984:	88 a9       	ldd	r24, Y+48	; 0x30
    4986:	98 0f       	add	r25, r24
    4988:	98 af       	std	Y+56, r25	; 0x38
    498a:	2a 96       	adiw	r28, 0x0a	; 10
    498c:	8f ad       	ldd	r24, Y+63	; 0x3f
    498e:	2a 97       	sbiw	r28, 0x0a	; 10
    4990:	98 ad       	ldd	r25, Y+56	; 0x38
    4992:	89 0f       	add	r24, r25
    4994:	88 af       	std	Y+56, r24	; 0x38
    4996:	89 a9       	ldd	r24, Y+49	; 0x31
    4998:	89 8f       	std	Y+25, r24	; 0x19
    499a:	9a a9       	ldd	r25, Y+50	; 0x32
    499c:	9a 8f       	std	Y+26, r25	; 0x1a
    499e:	8b a9       	ldd	r24, Y+51	; 0x33
    49a0:	8b 8f       	std	Y+27, r24	; 0x1b
    49a2:	9c a9       	ldd	r25, Y+52	; 0x34
    49a4:	9c 8f       	std	Y+28, r25	; 0x1c
    49a6:	8d a9       	ldd	r24, Y+53	; 0x35
    49a8:	8d 8f       	std	Y+29, r24	; 0x1d
    49aa:	9e a9       	ldd	r25, Y+54	; 0x36
    49ac:	9e 8f       	std	Y+30, r25	; 0x1e
    49ae:	8f a9       	ldd	r24, Y+55	; 0x37
    49b0:	8f 8f       	std	Y+31, r24	; 0x1f
    49b2:	98 ad       	ldd	r25, Y+56	; 0x38
    49b4:	98 a3       	std	Y+32, r25	; 0x20
    49b6:	a9 84       	ldd	r10, Y+9	; 0x09
    49b8:	ba 84       	ldd	r11, Y+10	; 0x0a
    49ba:	cb 84       	ldd	r12, Y+11	; 0x0b
    49bc:	dc 84       	ldd	r13, Y+12	; 0x0c
    49be:	ed 84       	ldd	r14, Y+13	; 0x0d
    49c0:	fe 84       	ldd	r15, Y+14	; 0x0e
    49c2:	0f 85       	ldd	r16, Y+15	; 0x0f
    49c4:	18 89       	ldd	r17, Y+16	; 0x10
    49c6:	2a 2d       	mov	r18, r10
    49c8:	3b 2d       	mov	r19, r11
    49ca:	4c 2d       	mov	r20, r12
    49cc:	5d 2d       	mov	r21, r13
    49ce:	6e 2d       	mov	r22, r14
    49d0:	7f 2d       	mov	r23, r15
    49d2:	80 2f       	mov	r24, r16
    49d4:	91 2f       	mov	r25, r17
    49d6:	0f 2e       	mov	r0, r31
    49d8:	fa e0       	ldi	r31, 0x0A	; 10
    49da:	af 2e       	mov	r10, r31
    49dc:	f0 2d       	mov	r31, r0
    49de:	bb 24       	eor	r11, r11
    49e0:	cc 24       	eor	r12, r12
    49e2:	dd 24       	eor	r13, r13
    49e4:	ee 24       	eor	r14, r14
    49e6:	ff 24       	eor	r15, r15
    49e8:	00 e0       	ldi	r16, 0x00	; 0
    49ea:	10 e0       	ldi	r17, 0x00	; 0
    49ec:	0e 94 09 08 	call	0x1012	; 0x1012 <__umoddi3>
    49f0:	a2 2e       	mov	r10, r18
    49f2:	b3 2e       	mov	r11, r19
    49f4:	c4 2e       	mov	r12, r20
    49f6:	d5 2e       	mov	r13, r21
    49f8:	e6 2e       	mov	r14, r22
    49fa:	f7 2e       	mov	r15, r23
    49fc:	08 2f       	mov	r16, r24
    49fe:	19 2f       	mov	r17, r25
    4a00:	a9 8a       	std	Y+17, r10	; 0x11
    4a02:	ba 8a       	std	Y+18, r11	; 0x12
    4a04:	cb 8a       	std	Y+19, r12	; 0x13
    4a06:	dc 8a       	std	Y+20, r13	; 0x14
    4a08:	ed 8a       	std	Y+21, r14	; 0x15
    4a0a:	fe 8a       	std	Y+22, r15	; 0x16
    4a0c:	0f 8b       	std	Y+23, r16	; 0x17
    4a0e:	18 8f       	std	Y+24, r17	; 0x18
    4a10:	89 8d       	ldd	r24, Y+25	; 0x19
    4a12:	99 89       	ldd	r25, Y+17	; 0x11
    4a14:	89 0f       	add	r24, r25
    4a16:	2d 96       	adiw	r28, 0x0d	; 13
    4a18:	8f af       	std	Y+63, r24	; 0x3f
    4a1a:	2d 97       	sbiw	r28, 0x0d	; 13
    4a1c:	81 e0       	ldi	r24, 0x01	; 1
    4a1e:	65 96       	adiw	r28, 0x15	; 21
    4a20:	8f af       	std	Y+63, r24	; 0x3f
    4a22:	65 97       	sbiw	r28, 0x15	; 21
    4a24:	2d 96       	adiw	r28, 0x0d	; 13
    4a26:	9f ad       	ldd	r25, Y+63	; 0x3f
    4a28:	2d 97       	sbiw	r28, 0x0d	; 13
    4a2a:	89 8d       	ldd	r24, Y+25	; 0x19
    4a2c:	98 17       	cp	r25, r24
    4a2e:	18 f0       	brcs	.+6      	; 0x4a36 <CLCD_voidSendNumber+0x3a6>
    4a30:	65 96       	adiw	r28, 0x15	; 21
    4a32:	1f ae       	std	Y+63, r1	; 0x3f
    4a34:	65 97       	sbiw	r28, 0x15	; 21
    4a36:	9a 8d       	ldd	r25, Y+26	; 0x1a
    4a38:	8a 89       	ldd	r24, Y+18	; 0x12
    4a3a:	98 0f       	add	r25, r24
    4a3c:	2e 96       	adiw	r28, 0x0e	; 14
    4a3e:	9f af       	std	Y+63, r25	; 0x3f
    4a40:	2e 97       	sbiw	r28, 0x0e	; 14
    4a42:	91 e0       	ldi	r25, 0x01	; 1
    4a44:	66 96       	adiw	r28, 0x16	; 22
    4a46:	9f af       	std	Y+63, r25	; 0x3f
    4a48:	66 97       	sbiw	r28, 0x16	; 22
    4a4a:	2e 96       	adiw	r28, 0x0e	; 14
    4a4c:	8f ad       	ldd	r24, Y+63	; 0x3f
    4a4e:	2e 97       	sbiw	r28, 0x0e	; 14
    4a50:	9a 8d       	ldd	r25, Y+26	; 0x1a
    4a52:	89 17       	cp	r24, r25
    4a54:	18 f0       	brcs	.+6      	; 0x4a5c <CLCD_voidSendNumber+0x3cc>
    4a56:	66 96       	adiw	r28, 0x16	; 22
    4a58:	1f ae       	std	Y+63, r1	; 0x3f
    4a5a:	66 97       	sbiw	r28, 0x16	; 22
    4a5c:	65 96       	adiw	r28, 0x15	; 21
    4a5e:	8f ad       	ldd	r24, Y+63	; 0x3f
    4a60:	65 97       	sbiw	r28, 0x15	; 21
    4a62:	2e 96       	adiw	r28, 0x0e	; 14
    4a64:	9f ad       	ldd	r25, Y+63	; 0x3f
    4a66:	2e 97       	sbiw	r28, 0x0e	; 14
    4a68:	89 0f       	add	r24, r25
    4a6a:	67 96       	adiw	r28, 0x17	; 23
    4a6c:	8f af       	std	Y+63, r24	; 0x3f
    4a6e:	67 97       	sbiw	r28, 0x17	; 23
    4a70:	81 e0       	ldi	r24, 0x01	; 1
    4a72:	68 96       	adiw	r28, 0x18	; 24
    4a74:	8f af       	std	Y+63, r24	; 0x3f
    4a76:	68 97       	sbiw	r28, 0x18	; 24
    4a78:	67 96       	adiw	r28, 0x17	; 23
    4a7a:	9f ad       	ldd	r25, Y+63	; 0x3f
    4a7c:	67 97       	sbiw	r28, 0x17	; 23
    4a7e:	2e 96       	adiw	r28, 0x0e	; 14
    4a80:	8f ad       	ldd	r24, Y+63	; 0x3f
    4a82:	2e 97       	sbiw	r28, 0x0e	; 14
    4a84:	98 17       	cp	r25, r24
    4a86:	18 f0       	brcs	.+6      	; 0x4a8e <CLCD_voidSendNumber+0x3fe>
    4a88:	68 96       	adiw	r28, 0x18	; 24
    4a8a:	1f ae       	std	Y+63, r1	; 0x3f
    4a8c:	68 97       	sbiw	r28, 0x18	; 24
    4a8e:	66 96       	adiw	r28, 0x16	; 22
    4a90:	9f ad       	ldd	r25, Y+63	; 0x3f
    4a92:	66 97       	sbiw	r28, 0x16	; 22
    4a94:	68 96       	adiw	r28, 0x18	; 24
    4a96:	8f ad       	ldd	r24, Y+63	; 0x3f
    4a98:	68 97       	sbiw	r28, 0x18	; 24
    4a9a:	98 2b       	or	r25, r24
    4a9c:	66 96       	adiw	r28, 0x16	; 22
    4a9e:	9f af       	std	Y+63, r25	; 0x3f
    4aa0:	66 97       	sbiw	r28, 0x16	; 22
    4aa2:	67 96       	adiw	r28, 0x17	; 23
    4aa4:	9f ad       	ldd	r25, Y+63	; 0x3f
    4aa6:	67 97       	sbiw	r28, 0x17	; 23
    4aa8:	2e 96       	adiw	r28, 0x0e	; 14
    4aaa:	9f af       	std	Y+63, r25	; 0x3f
    4aac:	2e 97       	sbiw	r28, 0x0e	; 14
    4aae:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4ab0:	9b 89       	ldd	r25, Y+19	; 0x13
    4ab2:	89 0f       	add	r24, r25
    4ab4:	2f 96       	adiw	r28, 0x0f	; 15
    4ab6:	8f af       	std	Y+63, r24	; 0x3f
    4ab8:	2f 97       	sbiw	r28, 0x0f	; 15
    4aba:	81 e0       	ldi	r24, 0x01	; 1
    4abc:	69 96       	adiw	r28, 0x19	; 25
    4abe:	8f af       	std	Y+63, r24	; 0x3f
    4ac0:	69 97       	sbiw	r28, 0x19	; 25
    4ac2:	2f 96       	adiw	r28, 0x0f	; 15
    4ac4:	9f ad       	ldd	r25, Y+63	; 0x3f
    4ac6:	2f 97       	sbiw	r28, 0x0f	; 15
    4ac8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4aca:	98 17       	cp	r25, r24
    4acc:	18 f0       	brcs	.+6      	; 0x4ad4 <CLCD_voidSendNumber+0x444>
    4ace:	69 96       	adiw	r28, 0x19	; 25
    4ad0:	1f ae       	std	Y+63, r1	; 0x3f
    4ad2:	69 97       	sbiw	r28, 0x19	; 25
    4ad4:	66 96       	adiw	r28, 0x16	; 22
    4ad6:	9f ad       	ldd	r25, Y+63	; 0x3f
    4ad8:	66 97       	sbiw	r28, 0x16	; 22
    4ada:	2f 96       	adiw	r28, 0x0f	; 15
    4adc:	8f ad       	ldd	r24, Y+63	; 0x3f
    4ade:	2f 97       	sbiw	r28, 0x0f	; 15
    4ae0:	98 0f       	add	r25, r24
    4ae2:	6a 96       	adiw	r28, 0x1a	; 26
    4ae4:	9f af       	std	Y+63, r25	; 0x3f
    4ae6:	6a 97       	sbiw	r28, 0x1a	; 26
    4ae8:	91 e0       	ldi	r25, 0x01	; 1
    4aea:	6b 96       	adiw	r28, 0x1b	; 27
    4aec:	9f af       	std	Y+63, r25	; 0x3f
    4aee:	6b 97       	sbiw	r28, 0x1b	; 27
    4af0:	6a 96       	adiw	r28, 0x1a	; 26
    4af2:	8f ad       	ldd	r24, Y+63	; 0x3f
    4af4:	6a 97       	sbiw	r28, 0x1a	; 26
    4af6:	2f 96       	adiw	r28, 0x0f	; 15
    4af8:	9f ad       	ldd	r25, Y+63	; 0x3f
    4afa:	2f 97       	sbiw	r28, 0x0f	; 15
    4afc:	89 17       	cp	r24, r25
    4afe:	18 f0       	brcs	.+6      	; 0x4b06 <CLCD_voidSendNumber+0x476>
    4b00:	6b 96       	adiw	r28, 0x1b	; 27
    4b02:	1f ae       	std	Y+63, r1	; 0x3f
    4b04:	6b 97       	sbiw	r28, 0x1b	; 27
    4b06:	69 96       	adiw	r28, 0x19	; 25
    4b08:	8f ad       	ldd	r24, Y+63	; 0x3f
    4b0a:	69 97       	sbiw	r28, 0x19	; 25
    4b0c:	6b 96       	adiw	r28, 0x1b	; 27
    4b0e:	9f ad       	ldd	r25, Y+63	; 0x3f
    4b10:	6b 97       	sbiw	r28, 0x1b	; 27
    4b12:	89 2b       	or	r24, r25
    4b14:	69 96       	adiw	r28, 0x19	; 25
    4b16:	8f af       	std	Y+63, r24	; 0x3f
    4b18:	69 97       	sbiw	r28, 0x19	; 25
    4b1a:	6a 96       	adiw	r28, 0x1a	; 26
    4b1c:	8f ad       	ldd	r24, Y+63	; 0x3f
    4b1e:	6a 97       	sbiw	r28, 0x1a	; 26
    4b20:	2f 96       	adiw	r28, 0x0f	; 15
    4b22:	8f af       	std	Y+63, r24	; 0x3f
    4b24:	2f 97       	sbiw	r28, 0x0f	; 15
    4b26:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4b28:	8c 89       	ldd	r24, Y+20	; 0x14
    4b2a:	98 0f       	add	r25, r24
    4b2c:	60 96       	adiw	r28, 0x10	; 16
    4b2e:	9f af       	std	Y+63, r25	; 0x3f
    4b30:	60 97       	sbiw	r28, 0x10	; 16
    4b32:	91 e0       	ldi	r25, 0x01	; 1
    4b34:	6c 96       	adiw	r28, 0x1c	; 28
    4b36:	9f af       	std	Y+63, r25	; 0x3f
    4b38:	6c 97       	sbiw	r28, 0x1c	; 28
    4b3a:	60 96       	adiw	r28, 0x10	; 16
    4b3c:	8f ad       	ldd	r24, Y+63	; 0x3f
    4b3e:	60 97       	sbiw	r28, 0x10	; 16
    4b40:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4b42:	89 17       	cp	r24, r25
    4b44:	18 f0       	brcs	.+6      	; 0x4b4c <CLCD_voidSendNumber+0x4bc>
    4b46:	6c 96       	adiw	r28, 0x1c	; 28
    4b48:	1f ae       	std	Y+63, r1	; 0x3f
    4b4a:	6c 97       	sbiw	r28, 0x1c	; 28
    4b4c:	69 96       	adiw	r28, 0x19	; 25
    4b4e:	8f ad       	ldd	r24, Y+63	; 0x3f
    4b50:	69 97       	sbiw	r28, 0x19	; 25
    4b52:	60 96       	adiw	r28, 0x10	; 16
    4b54:	9f ad       	ldd	r25, Y+63	; 0x3f
    4b56:	60 97       	sbiw	r28, 0x10	; 16
    4b58:	89 0f       	add	r24, r25
    4b5a:	6d 96       	adiw	r28, 0x1d	; 29
    4b5c:	8f af       	std	Y+63, r24	; 0x3f
    4b5e:	6d 97       	sbiw	r28, 0x1d	; 29
    4b60:	81 e0       	ldi	r24, 0x01	; 1
    4b62:	6e 96       	adiw	r28, 0x1e	; 30
    4b64:	8f af       	std	Y+63, r24	; 0x3f
    4b66:	6e 97       	sbiw	r28, 0x1e	; 30
    4b68:	6d 96       	adiw	r28, 0x1d	; 29
    4b6a:	9f ad       	ldd	r25, Y+63	; 0x3f
    4b6c:	6d 97       	sbiw	r28, 0x1d	; 29
    4b6e:	60 96       	adiw	r28, 0x10	; 16
    4b70:	8f ad       	ldd	r24, Y+63	; 0x3f
    4b72:	60 97       	sbiw	r28, 0x10	; 16
    4b74:	98 17       	cp	r25, r24
    4b76:	18 f0       	brcs	.+6      	; 0x4b7e <CLCD_voidSendNumber+0x4ee>
    4b78:	6e 96       	adiw	r28, 0x1e	; 30
    4b7a:	1f ae       	std	Y+63, r1	; 0x3f
    4b7c:	6e 97       	sbiw	r28, 0x1e	; 30
    4b7e:	6c 96       	adiw	r28, 0x1c	; 28
    4b80:	9f ad       	ldd	r25, Y+63	; 0x3f
    4b82:	6c 97       	sbiw	r28, 0x1c	; 28
    4b84:	6e 96       	adiw	r28, 0x1e	; 30
    4b86:	8f ad       	ldd	r24, Y+63	; 0x3f
    4b88:	6e 97       	sbiw	r28, 0x1e	; 30
    4b8a:	98 2b       	or	r25, r24
    4b8c:	6c 96       	adiw	r28, 0x1c	; 28
    4b8e:	9f af       	std	Y+63, r25	; 0x3f
    4b90:	6c 97       	sbiw	r28, 0x1c	; 28
    4b92:	6d 96       	adiw	r28, 0x1d	; 29
    4b94:	9f ad       	ldd	r25, Y+63	; 0x3f
    4b96:	6d 97       	sbiw	r28, 0x1d	; 29
    4b98:	60 96       	adiw	r28, 0x10	; 16
    4b9a:	9f af       	std	Y+63, r25	; 0x3f
    4b9c:	60 97       	sbiw	r28, 0x10	; 16
    4b9e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4ba0:	9d 89       	ldd	r25, Y+21	; 0x15
    4ba2:	89 0f       	add	r24, r25
    4ba4:	61 96       	adiw	r28, 0x11	; 17
    4ba6:	8f af       	std	Y+63, r24	; 0x3f
    4ba8:	61 97       	sbiw	r28, 0x11	; 17
    4baa:	81 e0       	ldi	r24, 0x01	; 1
    4bac:	6f 96       	adiw	r28, 0x1f	; 31
    4bae:	8f af       	std	Y+63, r24	; 0x3f
    4bb0:	6f 97       	sbiw	r28, 0x1f	; 31
    4bb2:	61 96       	adiw	r28, 0x11	; 17
    4bb4:	9f ad       	ldd	r25, Y+63	; 0x3f
    4bb6:	61 97       	sbiw	r28, 0x11	; 17
    4bb8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4bba:	98 17       	cp	r25, r24
    4bbc:	18 f0       	brcs	.+6      	; 0x4bc4 <CLCD_voidSendNumber+0x534>
    4bbe:	6f 96       	adiw	r28, 0x1f	; 31
    4bc0:	1f ae       	std	Y+63, r1	; 0x3f
    4bc2:	6f 97       	sbiw	r28, 0x1f	; 31
    4bc4:	6c 96       	adiw	r28, 0x1c	; 28
    4bc6:	9f ad       	ldd	r25, Y+63	; 0x3f
    4bc8:	6c 97       	sbiw	r28, 0x1c	; 28
    4bca:	61 96       	adiw	r28, 0x11	; 17
    4bcc:	8f ad       	ldd	r24, Y+63	; 0x3f
    4bce:	61 97       	sbiw	r28, 0x11	; 17
    4bd0:	98 0f       	add	r25, r24
    4bd2:	a0 96       	adiw	r28, 0x20	; 32
    4bd4:	9f af       	std	Y+63, r25	; 0x3f
    4bd6:	a0 97       	sbiw	r28, 0x20	; 32
    4bd8:	91 e0       	ldi	r25, 0x01	; 1
    4bda:	a1 96       	adiw	r28, 0x21	; 33
    4bdc:	9f af       	std	Y+63, r25	; 0x3f
    4bde:	a1 97       	sbiw	r28, 0x21	; 33
    4be0:	a0 96       	adiw	r28, 0x20	; 32
    4be2:	8f ad       	ldd	r24, Y+63	; 0x3f
    4be4:	a0 97       	sbiw	r28, 0x20	; 32
    4be6:	61 96       	adiw	r28, 0x11	; 17
    4be8:	9f ad       	ldd	r25, Y+63	; 0x3f
    4bea:	61 97       	sbiw	r28, 0x11	; 17
    4bec:	89 17       	cp	r24, r25
    4bee:	18 f0       	brcs	.+6      	; 0x4bf6 <CLCD_voidSendNumber+0x566>
    4bf0:	a1 96       	adiw	r28, 0x21	; 33
    4bf2:	1f ae       	std	Y+63, r1	; 0x3f
    4bf4:	a1 97       	sbiw	r28, 0x21	; 33
    4bf6:	6f 96       	adiw	r28, 0x1f	; 31
    4bf8:	8f ad       	ldd	r24, Y+63	; 0x3f
    4bfa:	6f 97       	sbiw	r28, 0x1f	; 31
    4bfc:	a1 96       	adiw	r28, 0x21	; 33
    4bfe:	9f ad       	ldd	r25, Y+63	; 0x3f
    4c00:	a1 97       	sbiw	r28, 0x21	; 33
    4c02:	89 2b       	or	r24, r25
    4c04:	6f 96       	adiw	r28, 0x1f	; 31
    4c06:	8f af       	std	Y+63, r24	; 0x3f
    4c08:	6f 97       	sbiw	r28, 0x1f	; 31
    4c0a:	a0 96       	adiw	r28, 0x20	; 32
    4c0c:	8f ad       	ldd	r24, Y+63	; 0x3f
    4c0e:	a0 97       	sbiw	r28, 0x20	; 32
    4c10:	61 96       	adiw	r28, 0x11	; 17
    4c12:	8f af       	std	Y+63, r24	; 0x3f
    4c14:	61 97       	sbiw	r28, 0x11	; 17
    4c16:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4c18:	8e 89       	ldd	r24, Y+22	; 0x16
    4c1a:	98 0f       	add	r25, r24
    4c1c:	62 96       	adiw	r28, 0x12	; 18
    4c1e:	9f af       	std	Y+63, r25	; 0x3f
    4c20:	62 97       	sbiw	r28, 0x12	; 18
    4c22:	91 e0       	ldi	r25, 0x01	; 1
    4c24:	a2 96       	adiw	r28, 0x22	; 34
    4c26:	9f af       	std	Y+63, r25	; 0x3f
    4c28:	a2 97       	sbiw	r28, 0x22	; 34
    4c2a:	62 96       	adiw	r28, 0x12	; 18
    4c2c:	8f ad       	ldd	r24, Y+63	; 0x3f
    4c2e:	62 97       	sbiw	r28, 0x12	; 18
    4c30:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4c32:	89 17       	cp	r24, r25
    4c34:	18 f0       	brcs	.+6      	; 0x4c3c <CLCD_voidSendNumber+0x5ac>
    4c36:	a2 96       	adiw	r28, 0x22	; 34
    4c38:	1f ae       	std	Y+63, r1	; 0x3f
    4c3a:	a2 97       	sbiw	r28, 0x22	; 34
    4c3c:	6f 96       	adiw	r28, 0x1f	; 31
    4c3e:	8f ad       	ldd	r24, Y+63	; 0x3f
    4c40:	6f 97       	sbiw	r28, 0x1f	; 31
    4c42:	62 96       	adiw	r28, 0x12	; 18
    4c44:	9f ad       	ldd	r25, Y+63	; 0x3f
    4c46:	62 97       	sbiw	r28, 0x12	; 18
    4c48:	89 0f       	add	r24, r25
    4c4a:	a3 96       	adiw	r28, 0x23	; 35
    4c4c:	8f af       	std	Y+63, r24	; 0x3f
    4c4e:	a3 97       	sbiw	r28, 0x23	; 35
    4c50:	81 e0       	ldi	r24, 0x01	; 1
    4c52:	a4 96       	adiw	r28, 0x24	; 36
    4c54:	8f af       	std	Y+63, r24	; 0x3f
    4c56:	a4 97       	sbiw	r28, 0x24	; 36
    4c58:	a3 96       	adiw	r28, 0x23	; 35
    4c5a:	9f ad       	ldd	r25, Y+63	; 0x3f
    4c5c:	a3 97       	sbiw	r28, 0x23	; 35
    4c5e:	62 96       	adiw	r28, 0x12	; 18
    4c60:	8f ad       	ldd	r24, Y+63	; 0x3f
    4c62:	62 97       	sbiw	r28, 0x12	; 18
    4c64:	98 17       	cp	r25, r24
    4c66:	18 f0       	brcs	.+6      	; 0x4c6e <CLCD_voidSendNumber+0x5de>
    4c68:	a4 96       	adiw	r28, 0x24	; 36
    4c6a:	1f ae       	std	Y+63, r1	; 0x3f
    4c6c:	a4 97       	sbiw	r28, 0x24	; 36
    4c6e:	a2 96       	adiw	r28, 0x22	; 34
    4c70:	9f ad       	ldd	r25, Y+63	; 0x3f
    4c72:	a2 97       	sbiw	r28, 0x22	; 34
    4c74:	a4 96       	adiw	r28, 0x24	; 36
    4c76:	8f ad       	ldd	r24, Y+63	; 0x3f
    4c78:	a4 97       	sbiw	r28, 0x24	; 36
    4c7a:	98 2b       	or	r25, r24
    4c7c:	a2 96       	adiw	r28, 0x22	; 34
    4c7e:	9f af       	std	Y+63, r25	; 0x3f
    4c80:	a2 97       	sbiw	r28, 0x22	; 34
    4c82:	a3 96       	adiw	r28, 0x23	; 35
    4c84:	9f ad       	ldd	r25, Y+63	; 0x3f
    4c86:	a3 97       	sbiw	r28, 0x23	; 35
    4c88:	62 96       	adiw	r28, 0x12	; 18
    4c8a:	9f af       	std	Y+63, r25	; 0x3f
    4c8c:	62 97       	sbiw	r28, 0x12	; 18
    4c8e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4c90:	9f 89       	ldd	r25, Y+23	; 0x17
    4c92:	89 0f       	add	r24, r25
    4c94:	63 96       	adiw	r28, 0x13	; 19
    4c96:	8f af       	std	Y+63, r24	; 0x3f
    4c98:	63 97       	sbiw	r28, 0x13	; 19
    4c9a:	81 e0       	ldi	r24, 0x01	; 1
    4c9c:	a5 96       	adiw	r28, 0x25	; 37
    4c9e:	8f af       	std	Y+63, r24	; 0x3f
    4ca0:	a5 97       	sbiw	r28, 0x25	; 37
    4ca2:	63 96       	adiw	r28, 0x13	; 19
    4ca4:	9f ad       	ldd	r25, Y+63	; 0x3f
    4ca6:	63 97       	sbiw	r28, 0x13	; 19
    4ca8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4caa:	98 17       	cp	r25, r24
    4cac:	18 f0       	brcs	.+6      	; 0x4cb4 <CLCD_voidSendNumber+0x624>
    4cae:	a5 96       	adiw	r28, 0x25	; 37
    4cb0:	1f ae       	std	Y+63, r1	; 0x3f
    4cb2:	a5 97       	sbiw	r28, 0x25	; 37
    4cb4:	a2 96       	adiw	r28, 0x22	; 34
    4cb6:	9f ad       	ldd	r25, Y+63	; 0x3f
    4cb8:	a2 97       	sbiw	r28, 0x22	; 34
    4cba:	63 96       	adiw	r28, 0x13	; 19
    4cbc:	8f ad       	ldd	r24, Y+63	; 0x3f
    4cbe:	63 97       	sbiw	r28, 0x13	; 19
    4cc0:	98 0f       	add	r25, r24
    4cc2:	a6 96       	adiw	r28, 0x26	; 38
    4cc4:	9f af       	std	Y+63, r25	; 0x3f
    4cc6:	a6 97       	sbiw	r28, 0x26	; 38
    4cc8:	91 e0       	ldi	r25, 0x01	; 1
    4cca:	a7 96       	adiw	r28, 0x27	; 39
    4ccc:	9f af       	std	Y+63, r25	; 0x3f
    4cce:	a7 97       	sbiw	r28, 0x27	; 39
    4cd0:	a6 96       	adiw	r28, 0x26	; 38
    4cd2:	8f ad       	ldd	r24, Y+63	; 0x3f
    4cd4:	a6 97       	sbiw	r28, 0x26	; 38
    4cd6:	63 96       	adiw	r28, 0x13	; 19
    4cd8:	9f ad       	ldd	r25, Y+63	; 0x3f
    4cda:	63 97       	sbiw	r28, 0x13	; 19
    4cdc:	89 17       	cp	r24, r25
    4cde:	18 f0       	brcs	.+6      	; 0x4ce6 <CLCD_voidSendNumber+0x656>
    4ce0:	a7 96       	adiw	r28, 0x27	; 39
    4ce2:	1f ae       	std	Y+63, r1	; 0x3f
    4ce4:	a7 97       	sbiw	r28, 0x27	; 39
    4ce6:	a5 96       	adiw	r28, 0x25	; 37
    4ce8:	8f ad       	ldd	r24, Y+63	; 0x3f
    4cea:	a5 97       	sbiw	r28, 0x25	; 37
    4cec:	a7 96       	adiw	r28, 0x27	; 39
    4cee:	9f ad       	ldd	r25, Y+63	; 0x3f
    4cf0:	a7 97       	sbiw	r28, 0x27	; 39
    4cf2:	89 2b       	or	r24, r25
    4cf4:	a5 96       	adiw	r28, 0x25	; 37
    4cf6:	8f af       	std	Y+63, r24	; 0x3f
    4cf8:	a5 97       	sbiw	r28, 0x25	; 37
    4cfa:	a6 96       	adiw	r28, 0x26	; 38
    4cfc:	8f ad       	ldd	r24, Y+63	; 0x3f
    4cfe:	a6 97       	sbiw	r28, 0x26	; 38
    4d00:	63 96       	adiw	r28, 0x13	; 19
    4d02:	8f af       	std	Y+63, r24	; 0x3f
    4d04:	63 97       	sbiw	r28, 0x13	; 19
    4d06:	98 a1       	ldd	r25, Y+32	; 0x20
    4d08:	88 8d       	ldd	r24, Y+24	; 0x18
    4d0a:	98 0f       	add	r25, r24
    4d0c:	64 96       	adiw	r28, 0x14	; 20
    4d0e:	9f af       	std	Y+63, r25	; 0x3f
    4d10:	64 97       	sbiw	r28, 0x14	; 20
    4d12:	a5 96       	adiw	r28, 0x25	; 37
    4d14:	8f ad       	ldd	r24, Y+63	; 0x3f
    4d16:	a5 97       	sbiw	r28, 0x25	; 37
    4d18:	64 96       	adiw	r28, 0x14	; 20
    4d1a:	9f ad       	ldd	r25, Y+63	; 0x3f
    4d1c:	64 97       	sbiw	r28, 0x14	; 20
    4d1e:	89 0f       	add	r24, r25
    4d20:	64 96       	adiw	r28, 0x14	; 20
    4d22:	8f af       	std	Y+63, r24	; 0x3f
    4d24:	64 97       	sbiw	r28, 0x14	; 20
    4d26:	2d 96       	adiw	r28, 0x0d	; 13
    4d28:	8f ad       	ldd	r24, Y+63	; 0x3f
    4d2a:	2d 97       	sbiw	r28, 0x0d	; 13
    4d2c:	89 83       	std	Y+1, r24	; 0x01
    4d2e:	2e 96       	adiw	r28, 0x0e	; 14
    4d30:	9f ad       	ldd	r25, Y+63	; 0x3f
    4d32:	2e 97       	sbiw	r28, 0x0e	; 14
    4d34:	9a 83       	std	Y+2, r25	; 0x02
    4d36:	2f 96       	adiw	r28, 0x0f	; 15
    4d38:	8f ad       	ldd	r24, Y+63	; 0x3f
    4d3a:	2f 97       	sbiw	r28, 0x0f	; 15
    4d3c:	8b 83       	std	Y+3, r24	; 0x03
    4d3e:	60 96       	adiw	r28, 0x10	; 16
    4d40:	9f ad       	ldd	r25, Y+63	; 0x3f
    4d42:	60 97       	sbiw	r28, 0x10	; 16
    4d44:	9c 83       	std	Y+4, r25	; 0x04
    4d46:	61 96       	adiw	r28, 0x11	; 17
    4d48:	8f ad       	ldd	r24, Y+63	; 0x3f
    4d4a:	61 97       	sbiw	r28, 0x11	; 17
    4d4c:	8d 83       	std	Y+5, r24	; 0x05
    4d4e:	62 96       	adiw	r28, 0x12	; 18
    4d50:	9f ad       	ldd	r25, Y+63	; 0x3f
    4d52:	62 97       	sbiw	r28, 0x12	; 18
    4d54:	9e 83       	std	Y+6, r25	; 0x06
    4d56:	63 96       	adiw	r28, 0x13	; 19
    4d58:	8f ad       	ldd	r24, Y+63	; 0x3f
    4d5a:	63 97       	sbiw	r28, 0x13	; 19
    4d5c:	8f 83       	std	Y+7, r24	; 0x07
    4d5e:	64 96       	adiw	r28, 0x14	; 20
    4d60:	9f ad       	ldd	r25, Y+63	; 0x3f
    4d62:	64 97       	sbiw	r28, 0x14	; 20
    4d64:	98 87       	std	Y+8, r25	; 0x08
			copy_u64Number/=10;
    4d66:	a9 84       	ldd	r10, Y+9	; 0x09
    4d68:	ba 84       	ldd	r11, Y+10	; 0x0a
    4d6a:	cb 84       	ldd	r12, Y+11	; 0x0b
    4d6c:	dc 84       	ldd	r13, Y+12	; 0x0c
    4d6e:	ed 84       	ldd	r14, Y+13	; 0x0d
    4d70:	fe 84       	ldd	r15, Y+14	; 0x0e
    4d72:	0f 85       	ldd	r16, Y+15	; 0x0f
    4d74:	18 89       	ldd	r17, Y+16	; 0x10
    4d76:	2a 2d       	mov	r18, r10
    4d78:	3b 2d       	mov	r19, r11
    4d7a:	4c 2d       	mov	r20, r12
    4d7c:	5d 2d       	mov	r21, r13
    4d7e:	6e 2d       	mov	r22, r14
    4d80:	7f 2d       	mov	r23, r15
    4d82:	80 2f       	mov	r24, r16
    4d84:	91 2f       	mov	r25, r17
    4d86:	0f 2e       	mov	r0, r31
    4d88:	fa e0       	ldi	r31, 0x0A	; 10
    4d8a:	af 2e       	mov	r10, r31
    4d8c:	f0 2d       	mov	r31, r0
    4d8e:	bb 24       	eor	r11, r11
    4d90:	cc 24       	eor	r12, r12
    4d92:	dd 24       	eor	r13, r13
    4d94:	ee 24       	eor	r14, r14
    4d96:	ff 24       	eor	r15, r15
    4d98:	00 e0       	ldi	r16, 0x00	; 0
    4d9a:	10 e0       	ldi	r17, 0x00	; 0
    4d9c:	0e 94 94 01 	call	0x328	; 0x328 <__udivdi3>
    4da0:	a2 2e       	mov	r10, r18
    4da2:	b3 2e       	mov	r11, r19
    4da4:	c4 2e       	mov	r12, r20
    4da6:	d5 2e       	mov	r13, r21
    4da8:	e6 2e       	mov	r14, r22
    4daa:	f7 2e       	mov	r15, r23
    4dac:	08 2f       	mov	r16, r24
    4dae:	19 2f       	mov	r17, r25
    4db0:	a9 86       	std	Y+9, r10	; 0x09
    4db2:	ba 86       	std	Y+10, r11	; 0x0a
    4db4:	cb 86       	std	Y+11, r12	; 0x0b
    4db6:	dc 86       	std	Y+12, r13	; 0x0c
    4db8:	ed 86       	std	Y+13, r14	; 0x0d
    4dba:	fe 86       	std	Y+14, r15	; 0x0e
    4dbc:	0f 87       	std	Y+15, r16	; 0x0f
    4dbe:	18 8b       	std	Y+16, r17	; 0x10
	{
		CLCD_voidSendData('0');
	}
	else
	{
		while(copy_u64Number>0)
    4dc0:	89 85       	ldd	r24, Y+9	; 0x09
    4dc2:	9a 85       	ldd	r25, Y+10	; 0x0a
    4dc4:	89 2b       	or	r24, r25
    4dc6:	9b 85       	ldd	r25, Y+11	; 0x0b
    4dc8:	89 2b       	or	r24, r25
    4dca:	9c 85       	ldd	r25, Y+12	; 0x0c
    4dcc:	89 2b       	or	r24, r25
    4dce:	9d 85       	ldd	r25, Y+13	; 0x0d
    4dd0:	89 2b       	or	r24, r25
    4dd2:	9e 85       	ldd	r25, Y+14	; 0x0e
    4dd4:	89 2b       	or	r24, r25
    4dd6:	9f 85       	ldd	r25, Y+15	; 0x0f
    4dd8:	89 2b       	or	r24, r25
    4dda:	98 89       	ldd	r25, Y+16	; 0x10
    4ddc:	89 2b       	or	r24, r25
    4dde:	88 23       	and	r24, r24
    4de0:	09 f0       	breq	.+2      	; 0x4de4 <CLCD_voidSendNumber+0x754>
    4de2:	90 cc       	rjmp	.-1760   	; 0x4704 <CLCD_voidSendNumber+0x74>
    4de4:	5e c0       	rjmp	.+188    	; 0x4ea2 <CLCD_voidSendNumber+0x812>
			Loc_ReversNumber=Loc_ReversNumber*10+(copy_u64Number%10);
			copy_u64Number/=10;
		}
		while(Loc_ReversNumber>1)
		{
			CLCD_voidSendData((Loc_ReversNumber%10) + 48);
    4de6:	a9 80       	ldd	r10, Y+1	; 0x01
    4de8:	ba 80       	ldd	r11, Y+2	; 0x02
    4dea:	cb 80       	ldd	r12, Y+3	; 0x03
    4dec:	dc 80       	ldd	r13, Y+4	; 0x04
    4dee:	ed 80       	ldd	r14, Y+5	; 0x05
    4df0:	fe 80       	ldd	r15, Y+6	; 0x06
    4df2:	0f 81       	ldd	r16, Y+7	; 0x07
    4df4:	18 85       	ldd	r17, Y+8	; 0x08
    4df6:	2a 2d       	mov	r18, r10
    4df8:	3b 2d       	mov	r19, r11
    4dfa:	4c 2d       	mov	r20, r12
    4dfc:	5d 2d       	mov	r21, r13
    4dfe:	6e 2d       	mov	r22, r14
    4e00:	7f 2d       	mov	r23, r15
    4e02:	80 2f       	mov	r24, r16
    4e04:	91 2f       	mov	r25, r17
    4e06:	0f 2e       	mov	r0, r31
    4e08:	fa e0       	ldi	r31, 0x0A	; 10
    4e0a:	af 2e       	mov	r10, r31
    4e0c:	f0 2d       	mov	r31, r0
    4e0e:	bb 24       	eor	r11, r11
    4e10:	cc 24       	eor	r12, r12
    4e12:	dd 24       	eor	r13, r13
    4e14:	ee 24       	eor	r14, r14
    4e16:	ff 24       	eor	r15, r15
    4e18:	00 e0       	ldi	r16, 0x00	; 0
    4e1a:	10 e0       	ldi	r17, 0x00	; 0
    4e1c:	0e 94 09 08 	call	0x1012	; 0x1012 <__umoddi3>
    4e20:	a2 2e       	mov	r10, r18
    4e22:	b3 2e       	mov	r11, r19
    4e24:	c4 2e       	mov	r12, r20
    4e26:	d5 2e       	mov	r13, r21
    4e28:	e6 2e       	mov	r14, r22
    4e2a:	f7 2e       	mov	r15, r23
    4e2c:	08 2f       	mov	r16, r24
    4e2e:	19 2f       	mov	r17, r25
    4e30:	2a 2d       	mov	r18, r10
    4e32:	3b 2d       	mov	r19, r11
    4e34:	4c 2d       	mov	r20, r12
    4e36:	5d 2d       	mov	r21, r13
    4e38:	6e 2d       	mov	r22, r14
    4e3a:	7f 2d       	mov	r23, r15
    4e3c:	80 2f       	mov	r24, r16
    4e3e:	91 2f       	mov	r25, r17
    4e40:	82 2f       	mov	r24, r18
    4e42:	80 5d       	subi	r24, 0xD0	; 208
    4e44:	0e 94 4d 21 	call	0x429a	; 0x429a <CLCD_voidSendData>
			Loc_ReversNumber/=10;
    4e48:	a9 80       	ldd	r10, Y+1	; 0x01
    4e4a:	ba 80       	ldd	r11, Y+2	; 0x02
    4e4c:	cb 80       	ldd	r12, Y+3	; 0x03
    4e4e:	dc 80       	ldd	r13, Y+4	; 0x04
    4e50:	ed 80       	ldd	r14, Y+5	; 0x05
    4e52:	fe 80       	ldd	r15, Y+6	; 0x06
    4e54:	0f 81       	ldd	r16, Y+7	; 0x07
    4e56:	18 85       	ldd	r17, Y+8	; 0x08
    4e58:	2a 2d       	mov	r18, r10
    4e5a:	3b 2d       	mov	r19, r11
    4e5c:	4c 2d       	mov	r20, r12
    4e5e:	5d 2d       	mov	r21, r13
    4e60:	6e 2d       	mov	r22, r14
    4e62:	7f 2d       	mov	r23, r15
    4e64:	80 2f       	mov	r24, r16
    4e66:	91 2f       	mov	r25, r17
    4e68:	0f 2e       	mov	r0, r31
    4e6a:	fa e0       	ldi	r31, 0x0A	; 10
    4e6c:	af 2e       	mov	r10, r31
    4e6e:	f0 2d       	mov	r31, r0
    4e70:	bb 24       	eor	r11, r11
    4e72:	cc 24       	eor	r12, r12
    4e74:	dd 24       	eor	r13, r13
    4e76:	ee 24       	eor	r14, r14
    4e78:	ff 24       	eor	r15, r15
    4e7a:	00 e0       	ldi	r16, 0x00	; 0
    4e7c:	10 e0       	ldi	r17, 0x00	; 0
    4e7e:	0e 94 94 01 	call	0x328	; 0x328 <__udivdi3>
    4e82:	a2 2e       	mov	r10, r18
    4e84:	b3 2e       	mov	r11, r19
    4e86:	c4 2e       	mov	r12, r20
    4e88:	d5 2e       	mov	r13, r21
    4e8a:	e6 2e       	mov	r14, r22
    4e8c:	f7 2e       	mov	r15, r23
    4e8e:	08 2f       	mov	r16, r24
    4e90:	19 2f       	mov	r17, r25
    4e92:	a9 82       	std	Y+1, r10	; 0x01
    4e94:	ba 82       	std	Y+2, r11	; 0x02
    4e96:	cb 82       	std	Y+3, r12	; 0x03
    4e98:	dc 82       	std	Y+4, r13	; 0x04
    4e9a:	ed 82       	std	Y+5, r14	; 0x05
    4e9c:	fe 82       	std	Y+6, r15	; 0x06
    4e9e:	0f 83       	std	Y+7, r16	; 0x07
    4ea0:	18 87       	std	Y+8, r17	; 0x08
		while(copy_u64Number>0)
		{
			Loc_ReversNumber=Loc_ReversNumber*10+(copy_u64Number%10);
			copy_u64Number/=10;
		}
		while(Loc_ReversNumber>1)
    4ea2:	88 85       	ldd	r24, Y+8	; 0x08
    4ea4:	88 23       	and	r24, r24
    4ea6:	09 f0       	breq	.+2      	; 0x4eaa <CLCD_voidSendNumber+0x81a>
    4ea8:	9e cf       	rjmp	.-196    	; 0x4de6 <CLCD_voidSendNumber+0x756>
    4eaa:	88 85       	ldd	r24, Y+8	; 0x08
    4eac:	88 23       	and	r24, r24
    4eae:	71 f5       	brne	.+92     	; 0x4f0c <CLCD_voidSendNumber+0x87c>
    4eb0:	8f 81       	ldd	r24, Y+7	; 0x07
    4eb2:	88 23       	and	r24, r24
    4eb4:	09 f0       	breq	.+2      	; 0x4eb8 <CLCD_voidSendNumber+0x828>
    4eb6:	97 cf       	rjmp	.-210    	; 0x4de6 <CLCD_voidSendNumber+0x756>
    4eb8:	8f 81       	ldd	r24, Y+7	; 0x07
    4eba:	88 23       	and	r24, r24
    4ebc:	39 f5       	brne	.+78     	; 0x4f0c <CLCD_voidSendNumber+0x87c>
    4ebe:	8e 81       	ldd	r24, Y+6	; 0x06
    4ec0:	88 23       	and	r24, r24
    4ec2:	09 f0       	breq	.+2      	; 0x4ec6 <CLCD_voidSendNumber+0x836>
    4ec4:	90 cf       	rjmp	.-224    	; 0x4de6 <CLCD_voidSendNumber+0x756>
    4ec6:	8e 81       	ldd	r24, Y+6	; 0x06
    4ec8:	88 23       	and	r24, r24
    4eca:	01 f5       	brne	.+64     	; 0x4f0c <CLCD_voidSendNumber+0x87c>
    4ecc:	8d 81       	ldd	r24, Y+5	; 0x05
    4ece:	88 23       	and	r24, r24
    4ed0:	09 f0       	breq	.+2      	; 0x4ed4 <CLCD_voidSendNumber+0x844>
    4ed2:	89 cf       	rjmp	.-238    	; 0x4de6 <CLCD_voidSendNumber+0x756>
    4ed4:	8d 81       	ldd	r24, Y+5	; 0x05
    4ed6:	88 23       	and	r24, r24
    4ed8:	c9 f4       	brne	.+50     	; 0x4f0c <CLCD_voidSendNumber+0x87c>
    4eda:	8c 81       	ldd	r24, Y+4	; 0x04
    4edc:	88 23       	and	r24, r24
    4ede:	09 f0       	breq	.+2      	; 0x4ee2 <CLCD_voidSendNumber+0x852>
    4ee0:	82 cf       	rjmp	.-252    	; 0x4de6 <CLCD_voidSendNumber+0x756>
    4ee2:	8c 81       	ldd	r24, Y+4	; 0x04
    4ee4:	88 23       	and	r24, r24
    4ee6:	91 f4       	brne	.+36     	; 0x4f0c <CLCD_voidSendNumber+0x87c>
    4ee8:	8b 81       	ldd	r24, Y+3	; 0x03
    4eea:	88 23       	and	r24, r24
    4eec:	09 f0       	breq	.+2      	; 0x4ef0 <CLCD_voidSendNumber+0x860>
    4eee:	7b cf       	rjmp	.-266    	; 0x4de6 <CLCD_voidSendNumber+0x756>
    4ef0:	8b 81       	ldd	r24, Y+3	; 0x03
    4ef2:	88 23       	and	r24, r24
    4ef4:	59 f4       	brne	.+22     	; 0x4f0c <CLCD_voidSendNumber+0x87c>
    4ef6:	8a 81       	ldd	r24, Y+2	; 0x02
    4ef8:	88 23       	and	r24, r24
    4efa:	09 f0       	breq	.+2      	; 0x4efe <CLCD_voidSendNumber+0x86e>
    4efc:	74 cf       	rjmp	.-280    	; 0x4de6 <CLCD_voidSendNumber+0x756>
    4efe:	8a 81       	ldd	r24, Y+2	; 0x02
    4f00:	88 23       	and	r24, r24
    4f02:	21 f4       	brne	.+8      	; 0x4f0c <CLCD_voidSendNumber+0x87c>
    4f04:	89 81       	ldd	r24, Y+1	; 0x01
    4f06:	82 30       	cpi	r24, 0x02	; 2
    4f08:	08 f0       	brcs	.+2      	; 0x4f0c <CLCD_voidSendNumber+0x87c>
    4f0a:	6d cf       	rjmp	.-294    	; 0x4de6 <CLCD_voidSendNumber+0x756>
			CLCD_voidSendData((Loc_ReversNumber%10) + 48);
			Loc_ReversNumber/=10;
		}
	}

}
    4f0c:	ca 59       	subi	r28, 0x9A	; 154
    4f0e:	df 4f       	sbci	r29, 0xFF	; 255
    4f10:	0f b6       	in	r0, 0x3f	; 63
    4f12:	f8 94       	cli
    4f14:	de bf       	out	0x3e, r29	; 62
    4f16:	0f be       	out	0x3f, r0	; 63
    4f18:	cd bf       	out	0x3d, r28	; 61
    4f1a:	cf 91       	pop	r28
    4f1c:	df 91       	pop	r29
    4f1e:	1f 91       	pop	r17
    4f20:	0f 91       	pop	r16
    4f22:	ff 90       	pop	r15
    4f24:	ef 90       	pop	r14
    4f26:	df 90       	pop	r13
    4f28:	cf 90       	pop	r12
    4f2a:	bf 90       	pop	r11
    4f2c:	af 90       	pop	r10
    4f2e:	08 95       	ret

00004f30 <CLCD_voidSendFloatNumber>:
void CLCD_voidSendFloatNumber           ( f32 Copy_f32Number    )
{
    4f30:	2f 92       	push	r2
    4f32:	3f 92       	push	r3
    4f34:	4f 92       	push	r4
    4f36:	5f 92       	push	r5
    4f38:	6f 92       	push	r6
    4f3a:	7f 92       	push	r7
    4f3c:	8f 92       	push	r8
    4f3e:	9f 92       	push	r9
    4f40:	af 92       	push	r10
    4f42:	bf 92       	push	r11
    4f44:	cf 92       	push	r12
    4f46:	df 92       	push	r13
    4f48:	ef 92       	push	r14
    4f4a:	ff 92       	push	r15
    4f4c:	0f 93       	push	r16
    4f4e:	1f 93       	push	r17
    4f50:	df 93       	push	r29
    4f52:	cf 93       	push	r28
    4f54:	00 d0       	rcall	.+0      	; 0x4f56 <CLCD_voidSendFloatNumber+0x26>
    4f56:	00 d0       	rcall	.+0      	; 0x4f58 <CLCD_voidSendFloatNumber+0x28>
    4f58:	cd b7       	in	r28, 0x3d	; 61
    4f5a:	de b7       	in	r29, 0x3e	; 62
    4f5c:	69 83       	std	Y+1, r22	; 0x01
    4f5e:	7a 83       	std	Y+2, r23	; 0x02
    4f60:	8b 83       	std	Y+3, r24	; 0x03
    4f62:	9c 83       	std	Y+4, r25	; 0x04
	CLCD_voidSendNumber((u64)Copy_f32Number);
    4f64:	69 81       	ldd	r22, Y+1	; 0x01
    4f66:	7a 81       	ldd	r23, Y+2	; 0x02
    4f68:	8b 81       	ldd	r24, Y+3	; 0x03
    4f6a:	9c 81       	ldd	r25, Y+4	; 0x04
    4f6c:	0e 94 ec 00 	call	0x1d8	; 0x1d8 <__fixunssfdi>
    4f70:	a2 2e       	mov	r10, r18
    4f72:	b3 2e       	mov	r11, r19
    4f74:	c4 2e       	mov	r12, r20
    4f76:	d5 2e       	mov	r13, r21
    4f78:	e6 2e       	mov	r14, r22
    4f7a:	f7 2e       	mov	r15, r23
    4f7c:	08 2f       	mov	r16, r24
    4f7e:	19 2f       	mov	r17, r25
    4f80:	2a 2d       	mov	r18, r10
    4f82:	3b 2d       	mov	r19, r11
    4f84:	4c 2d       	mov	r20, r12
    4f86:	5d 2d       	mov	r21, r13
    4f88:	6e 2d       	mov	r22, r14
    4f8a:	7f 2d       	mov	r23, r15
    4f8c:	80 2f       	mov	r24, r16
    4f8e:	91 2f       	mov	r25, r17
    4f90:	0e 94 48 23 	call	0x4690	; 0x4690 <CLCD_voidSendNumber>
	if((((u64)(Copy_f32Number*100))%100)!=0)
    4f94:	69 81       	ldd	r22, Y+1	; 0x01
    4f96:	7a 81       	ldd	r23, Y+2	; 0x02
    4f98:	8b 81       	ldd	r24, Y+3	; 0x03
    4f9a:	9c 81       	ldd	r25, Y+4	; 0x04
    4f9c:	20 e0       	ldi	r18, 0x00	; 0
    4f9e:	30 e0       	ldi	r19, 0x00	; 0
    4fa0:	48 ec       	ldi	r20, 0xC8	; 200
    4fa2:	52 e4       	ldi	r21, 0x42	; 66
    4fa4:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    4fa8:	dc 01       	movw	r26, r24
    4faa:	cb 01       	movw	r24, r22
    4fac:	bc 01       	movw	r22, r24
    4fae:	cd 01       	movw	r24, r26
    4fb0:	0e 94 ec 00 	call	0x1d8	; 0x1d8 <__fixunssfdi>
    4fb4:	a2 2e       	mov	r10, r18
    4fb6:	b3 2e       	mov	r11, r19
    4fb8:	c4 2e       	mov	r12, r20
    4fba:	d5 2e       	mov	r13, r21
    4fbc:	e6 2e       	mov	r14, r22
    4fbe:	f7 2e       	mov	r15, r23
    4fc0:	08 2f       	mov	r16, r24
    4fc2:	19 2f       	mov	r17, r25
    4fc4:	2a 2d       	mov	r18, r10
    4fc6:	3b 2d       	mov	r19, r11
    4fc8:	4c 2d       	mov	r20, r12
    4fca:	5d 2d       	mov	r21, r13
    4fcc:	6e 2d       	mov	r22, r14
    4fce:	7f 2d       	mov	r23, r15
    4fd0:	80 2f       	mov	r24, r16
    4fd2:	91 2f       	mov	r25, r17
    4fd4:	0f 2e       	mov	r0, r31
    4fd6:	f4 e6       	ldi	r31, 0x64	; 100
    4fd8:	af 2e       	mov	r10, r31
    4fda:	f0 2d       	mov	r31, r0
    4fdc:	bb 24       	eor	r11, r11
    4fde:	cc 24       	eor	r12, r12
    4fe0:	dd 24       	eor	r13, r13
    4fe2:	ee 24       	eor	r14, r14
    4fe4:	ff 24       	eor	r15, r15
    4fe6:	00 e0       	ldi	r16, 0x00	; 0
    4fe8:	10 e0       	ldi	r17, 0x00	; 0
    4fea:	0e 94 09 08 	call	0x1012	; 0x1012 <__umoddi3>
    4fee:	a2 2e       	mov	r10, r18
    4ff0:	b3 2e       	mov	r11, r19
    4ff2:	c4 2e       	mov	r12, r20
    4ff4:	d5 2e       	mov	r13, r21
    4ff6:	e6 2e       	mov	r14, r22
    4ff8:	f7 2e       	mov	r15, r23
    4ffa:	08 2f       	mov	r16, r24
    4ffc:	19 2f       	mov	r17, r25
    4ffe:	2a 2d       	mov	r18, r10
    5000:	3b 2d       	mov	r19, r11
    5002:	4c 2d       	mov	r20, r12
    5004:	5d 2d       	mov	r21, r13
    5006:	6e 2d       	mov	r22, r14
    5008:	7f 2d       	mov	r23, r15
    500a:	80 2f       	mov	r24, r16
    500c:	91 2f       	mov	r25, r17
    500e:	e2 2f       	mov	r30, r18
    5010:	e3 2b       	or	r30, r19
    5012:	e4 2b       	or	r30, r20
    5014:	e5 2b       	or	r30, r21
    5016:	e6 2b       	or	r30, r22
    5018:	e7 2b       	or	r30, r23
    501a:	e8 2b       	or	r30, r24
    501c:	e9 2b       	or	r30, r25
    501e:	ee 23       	and	r30, r30
    5020:	09 f4       	brne	.+2      	; 0x5024 <CLCD_voidSendFloatNumber+0xf4>
    5022:	4a c0       	rjmp	.+148    	; 0x50b8 <CLCD_voidSendFloatNumber+0x188>
	{
		CLCD_voidSendData('.');
    5024:	8e e2       	ldi	r24, 0x2E	; 46
    5026:	0e 94 4d 21 	call	0x429a	; 0x429a <CLCD_voidSendData>
		CLCD_voidSendNumber((((u64)(Copy_f32Number*100))%100));
    502a:	69 81       	ldd	r22, Y+1	; 0x01
    502c:	7a 81       	ldd	r23, Y+2	; 0x02
    502e:	8b 81       	ldd	r24, Y+3	; 0x03
    5030:	9c 81       	ldd	r25, Y+4	; 0x04
    5032:	20 e0       	ldi	r18, 0x00	; 0
    5034:	30 e0       	ldi	r19, 0x00	; 0
    5036:	48 ec       	ldi	r20, 0xC8	; 200
    5038:	52 e4       	ldi	r21, 0x42	; 66
    503a:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    503e:	dc 01       	movw	r26, r24
    5040:	cb 01       	movw	r24, r22
    5042:	bc 01       	movw	r22, r24
    5044:	cd 01       	movw	r24, r26
    5046:	0e 94 ec 00 	call	0x1d8	; 0x1d8 <__fixunssfdi>
    504a:	a2 2e       	mov	r10, r18
    504c:	b3 2e       	mov	r11, r19
    504e:	c4 2e       	mov	r12, r20
    5050:	d5 2e       	mov	r13, r21
    5052:	e6 2e       	mov	r14, r22
    5054:	f7 2e       	mov	r15, r23
    5056:	08 2f       	mov	r16, r24
    5058:	19 2f       	mov	r17, r25
    505a:	2a 2d       	mov	r18, r10
    505c:	3b 2d       	mov	r19, r11
    505e:	4c 2d       	mov	r20, r12
    5060:	5d 2d       	mov	r21, r13
    5062:	6e 2d       	mov	r22, r14
    5064:	7f 2d       	mov	r23, r15
    5066:	80 2f       	mov	r24, r16
    5068:	91 2f       	mov	r25, r17
    506a:	0f 2e       	mov	r0, r31
    506c:	f4 e6       	ldi	r31, 0x64	; 100
    506e:	af 2e       	mov	r10, r31
    5070:	f0 2d       	mov	r31, r0
    5072:	bb 24       	eor	r11, r11
    5074:	cc 24       	eor	r12, r12
    5076:	dd 24       	eor	r13, r13
    5078:	ee 24       	eor	r14, r14
    507a:	ff 24       	eor	r15, r15
    507c:	00 e0       	ldi	r16, 0x00	; 0
    507e:	10 e0       	ldi	r17, 0x00	; 0
    5080:	0e 94 09 08 	call	0x1012	; 0x1012 <__umoddi3>
    5084:	22 2e       	mov	r2, r18
    5086:	33 2e       	mov	r3, r19
    5088:	44 2e       	mov	r4, r20
    508a:	55 2e       	mov	r5, r21
    508c:	66 2e       	mov	r6, r22
    508e:	77 2e       	mov	r7, r23
    5090:	88 2e       	mov	r8, r24
    5092:	99 2e       	mov	r9, r25
    5094:	a2 2c       	mov	r10, r2
    5096:	b3 2c       	mov	r11, r3
    5098:	c4 2c       	mov	r12, r4
    509a:	d5 2c       	mov	r13, r5
    509c:	e6 2c       	mov	r14, r6
    509e:	f7 2c       	mov	r15, r7
    50a0:	08 2d       	mov	r16, r8
    50a2:	19 2d       	mov	r17, r9
    50a4:	2a 2d       	mov	r18, r10
    50a6:	3b 2d       	mov	r19, r11
    50a8:	4c 2d       	mov	r20, r12
    50aa:	5d 2d       	mov	r21, r13
    50ac:	6e 2d       	mov	r22, r14
    50ae:	7f 2d       	mov	r23, r15
    50b0:	80 2f       	mov	r24, r16
    50b2:	91 2f       	mov	r25, r17
    50b4:	0e 94 48 23 	call	0x4690	; 0x4690 <CLCD_voidSendNumber>
	}

}
    50b8:	0f 90       	pop	r0
    50ba:	0f 90       	pop	r0
    50bc:	0f 90       	pop	r0
    50be:	0f 90       	pop	r0
    50c0:	cf 91       	pop	r28
    50c2:	df 91       	pop	r29
    50c4:	1f 91       	pop	r17
    50c6:	0f 91       	pop	r16
    50c8:	ff 90       	pop	r15
    50ca:	ef 90       	pop	r14
    50cc:	df 90       	pop	r13
    50ce:	cf 90       	pop	r12
    50d0:	bf 90       	pop	r11
    50d2:	af 90       	pop	r10
    50d4:	9f 90       	pop	r9
    50d6:	8f 90       	pop	r8
    50d8:	7f 90       	pop	r7
    50da:	6f 90       	pop	r6
    50dc:	5f 90       	pop	r5
    50de:	4f 90       	pop	r4
    50e0:	3f 90       	pop	r3
    50e2:	2f 90       	pop	r2
    50e4:	08 95       	ret

000050e6 <CLCD_voidSendExtraChar>:
void CLCD_voidSendExtraChar(u8 copy_u8Row,u8 copy_u8Col )
{
    50e6:	df 93       	push	r29
    50e8:	cf 93       	push	r28
    50ea:	00 d0       	rcall	.+0      	; 0x50ec <CLCD_voidSendExtraChar+0x6>
    50ec:	0f 92       	push	r0
    50ee:	cd b7       	in	r28, 0x3d	; 61
    50f0:	de b7       	in	r29, 0x3e	; 62
    50f2:	8a 83       	std	Y+2, r24	; 0x02
    50f4:	6b 83       	std	Y+3, r22	; 0x03
	u8 LOC_u8Iterator=0;
    50f6:	19 82       	std	Y+1, r1	; 0x01
	CLCD_voidSendCommand(LCD_CGRAM);
    50f8:	80 e4       	ldi	r24, 0x40	; 64
    50fa:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <CLCD_voidSendCommand>
	for(LOC_u8Iterator=0;LOC_u8Iterator<sizeof(CLCD_u8Extrachar)/sizeof(CLCD_u8Extrachar[0]);++LOC_u8Iterator)
    50fe:	19 82       	std	Y+1, r1	; 0x01
    5100:	0c c0       	rjmp	.+24     	; 0x511a <CLCD_voidSendExtraChar+0x34>
	{
		CLCD_voidSendData(CLCD_u8Extrachar[LOC_u8Iterator]);
    5102:	89 81       	ldd	r24, Y+1	; 0x01
    5104:	88 2f       	mov	r24, r24
    5106:	90 e0       	ldi	r25, 0x00	; 0
    5108:	fc 01       	movw	r30, r24
    510a:	e7 56       	subi	r30, 0x67	; 103
    510c:	fe 4f       	sbci	r31, 0xFE	; 254
    510e:	80 81       	ld	r24, Z
    5110:	0e 94 4d 21 	call	0x429a	; 0x429a <CLCD_voidSendData>
}
void CLCD_voidSendExtraChar(u8 copy_u8Row,u8 copy_u8Col )
{
	u8 LOC_u8Iterator=0;
	CLCD_voidSendCommand(LCD_CGRAM);
	for(LOC_u8Iterator=0;LOC_u8Iterator<sizeof(CLCD_u8Extrachar)/sizeof(CLCD_u8Extrachar[0]);++LOC_u8Iterator)
    5114:	89 81       	ldd	r24, Y+1	; 0x01
    5116:	8f 5f       	subi	r24, 0xFF	; 255
    5118:	89 83       	std	Y+1, r24	; 0x01
    511a:	89 81       	ldd	r24, Y+1	; 0x01
    511c:	88 31       	cpi	r24, 0x18	; 24
    511e:	88 f3       	brcs	.-30     	; 0x5102 <CLCD_voidSendExtraChar+0x1c>
	{
		CLCD_voidSendData(CLCD_u8Extrachar[LOC_u8Iterator]);
	}
	CLCD_voidSetPosition(copy_u8Row,copy_u8Col);
    5120:	8a 81       	ldd	r24, Y+2	; 0x02
    5122:	6b 81       	ldd	r22, Y+3	; 0x03
    5124:	0e 94 a2 22 	call	0x4544	; 0x4544 <CLCD_voidSetPosition>
	for(LOC_u8Iterator=0;LOC_u8Iterator<8;++LOC_u8Iterator)
    5128:	19 82       	std	Y+1, r1	; 0x01
    512a:	06 c0       	rjmp	.+12     	; 0x5138 <CLCD_voidSendExtraChar+0x52>
	{
		CLCD_voidSendData(LOC_u8Iterator);
    512c:	89 81       	ldd	r24, Y+1	; 0x01
    512e:	0e 94 4d 21 	call	0x429a	; 0x429a <CLCD_voidSendData>
	for(LOC_u8Iterator=0;LOC_u8Iterator<sizeof(CLCD_u8Extrachar)/sizeof(CLCD_u8Extrachar[0]);++LOC_u8Iterator)
	{
		CLCD_voidSendData(CLCD_u8Extrachar[LOC_u8Iterator]);
	}
	CLCD_voidSetPosition(copy_u8Row,copy_u8Col);
	for(LOC_u8Iterator=0;LOC_u8Iterator<8;++LOC_u8Iterator)
    5132:	89 81       	ldd	r24, Y+1	; 0x01
    5134:	8f 5f       	subi	r24, 0xFF	; 255
    5136:	89 83       	std	Y+1, r24	; 0x01
    5138:	89 81       	ldd	r24, Y+1	; 0x01
    513a:	88 30       	cpi	r24, 0x08	; 8
    513c:	b8 f3       	brcs	.-18     	; 0x512c <CLCD_voidSendExtraChar+0x46>
	{
		CLCD_voidSendData(LOC_u8Iterator);
	}

}
    513e:	0f 90       	pop	r0
    5140:	0f 90       	pop	r0
    5142:	0f 90       	pop	r0
    5144:	cf 91       	pop	r28
    5146:	df 91       	pop	r29
    5148:	08 95       	ret

0000514a <CLCD_voidClearScreen>:
void CLCD_voidClearScreen(void)
{
    514a:	df 93       	push	r29
    514c:	cf 93       	push	r28
    514e:	cd b7       	in	r28, 0x3d	; 61
    5150:	de b7       	in	r29, 0x3e	; 62
    5152:	2e 97       	sbiw	r28, 0x0e	; 14
    5154:	0f b6       	in	r0, 0x3f	; 63
    5156:	f8 94       	cli
    5158:	de bf       	out	0x3e, r29	; 62
    515a:	0f be       	out	0x3f, r0	; 63
    515c:	cd bf       	out	0x3d, r28	; 61
	CLCD_voidSendCommand(LCD_CLEAR);
    515e:	81 e0       	ldi	r24, 0x01	; 1
    5160:	0e 94 e3 21 	call	0x43c6	; 0x43c6 <CLCD_voidSendCommand>
    5164:	80 e0       	ldi	r24, 0x00	; 0
    5166:	90 e0       	ldi	r25, 0x00	; 0
    5168:	a0 e2       	ldi	r26, 0x20	; 32
    516a:	b1 e4       	ldi	r27, 0x41	; 65
    516c:	8b 87       	std	Y+11, r24	; 0x0b
    516e:	9c 87       	std	Y+12, r25	; 0x0c
    5170:	ad 87       	std	Y+13, r26	; 0x0d
    5172:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5174:	6b 85       	ldd	r22, Y+11	; 0x0b
    5176:	7c 85       	ldd	r23, Y+12	; 0x0c
    5178:	8d 85       	ldd	r24, Y+13	; 0x0d
    517a:	9e 85       	ldd	r25, Y+14	; 0x0e
    517c:	20 e0       	ldi	r18, 0x00	; 0
    517e:	30 e0       	ldi	r19, 0x00	; 0
    5180:	4a ef       	ldi	r20, 0xFA	; 250
    5182:	54 e4       	ldi	r21, 0x44	; 68
    5184:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    5188:	dc 01       	movw	r26, r24
    518a:	cb 01       	movw	r24, r22
    518c:	8f 83       	std	Y+7, r24	; 0x07
    518e:	98 87       	std	Y+8, r25	; 0x08
    5190:	a9 87       	std	Y+9, r26	; 0x09
    5192:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5194:	6f 81       	ldd	r22, Y+7	; 0x07
    5196:	78 85       	ldd	r23, Y+8	; 0x08
    5198:	89 85       	ldd	r24, Y+9	; 0x09
    519a:	9a 85       	ldd	r25, Y+10	; 0x0a
    519c:	20 e0       	ldi	r18, 0x00	; 0
    519e:	30 e0       	ldi	r19, 0x00	; 0
    51a0:	40 e8       	ldi	r20, 0x80	; 128
    51a2:	5f e3       	ldi	r21, 0x3F	; 63
    51a4:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    51a8:	88 23       	and	r24, r24
    51aa:	2c f4       	brge	.+10     	; 0x51b6 <CLCD_voidClearScreen+0x6c>
		__ticks = 1;
    51ac:	81 e0       	ldi	r24, 0x01	; 1
    51ae:	90 e0       	ldi	r25, 0x00	; 0
    51b0:	9e 83       	std	Y+6, r25	; 0x06
    51b2:	8d 83       	std	Y+5, r24	; 0x05
    51b4:	3f c0       	rjmp	.+126    	; 0x5234 <CLCD_voidClearScreen+0xea>
	else if (__tmp > 65535)
    51b6:	6f 81       	ldd	r22, Y+7	; 0x07
    51b8:	78 85       	ldd	r23, Y+8	; 0x08
    51ba:	89 85       	ldd	r24, Y+9	; 0x09
    51bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    51be:	20 e0       	ldi	r18, 0x00	; 0
    51c0:	3f ef       	ldi	r19, 0xFF	; 255
    51c2:	4f e7       	ldi	r20, 0x7F	; 127
    51c4:	57 e4       	ldi	r21, 0x47	; 71
    51c6:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    51ca:	18 16       	cp	r1, r24
    51cc:	4c f5       	brge	.+82     	; 0x5220 <CLCD_voidClearScreen+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    51ce:	6b 85       	ldd	r22, Y+11	; 0x0b
    51d0:	7c 85       	ldd	r23, Y+12	; 0x0c
    51d2:	8d 85       	ldd	r24, Y+13	; 0x0d
    51d4:	9e 85       	ldd	r25, Y+14	; 0x0e
    51d6:	20 e0       	ldi	r18, 0x00	; 0
    51d8:	30 e0       	ldi	r19, 0x00	; 0
    51da:	40 e2       	ldi	r20, 0x20	; 32
    51dc:	51 e4       	ldi	r21, 0x41	; 65
    51de:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    51e2:	dc 01       	movw	r26, r24
    51e4:	cb 01       	movw	r24, r22
    51e6:	bc 01       	movw	r22, r24
    51e8:	cd 01       	movw	r24, r26
    51ea:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    51ee:	dc 01       	movw	r26, r24
    51f0:	cb 01       	movw	r24, r22
    51f2:	9e 83       	std	Y+6, r25	; 0x06
    51f4:	8d 83       	std	Y+5, r24	; 0x05
    51f6:	0f c0       	rjmp	.+30     	; 0x5216 <CLCD_voidClearScreen+0xcc>
    51f8:	88 ec       	ldi	r24, 0xC8	; 200
    51fa:	90 e0       	ldi	r25, 0x00	; 0
    51fc:	9c 83       	std	Y+4, r25	; 0x04
    51fe:	8b 83       	std	Y+3, r24	; 0x03
    5200:	8b 81       	ldd	r24, Y+3	; 0x03
    5202:	9c 81       	ldd	r25, Y+4	; 0x04
    5204:	01 97       	sbiw	r24, 0x01	; 1
    5206:	f1 f7       	brne	.-4      	; 0x5204 <CLCD_voidClearScreen+0xba>
    5208:	9c 83       	std	Y+4, r25	; 0x04
    520a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    520c:	8d 81       	ldd	r24, Y+5	; 0x05
    520e:	9e 81       	ldd	r25, Y+6	; 0x06
    5210:	01 97       	sbiw	r24, 0x01	; 1
    5212:	9e 83       	std	Y+6, r25	; 0x06
    5214:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5216:	8d 81       	ldd	r24, Y+5	; 0x05
    5218:	9e 81       	ldd	r25, Y+6	; 0x06
    521a:	00 97       	sbiw	r24, 0x00	; 0
    521c:	69 f7       	brne	.-38     	; 0x51f8 <CLCD_voidClearScreen+0xae>
    521e:	14 c0       	rjmp	.+40     	; 0x5248 <CLCD_voidClearScreen+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5220:	6f 81       	ldd	r22, Y+7	; 0x07
    5222:	78 85       	ldd	r23, Y+8	; 0x08
    5224:	89 85       	ldd	r24, Y+9	; 0x09
    5226:	9a 85       	ldd	r25, Y+10	; 0x0a
    5228:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    522c:	dc 01       	movw	r26, r24
    522e:	cb 01       	movw	r24, r22
    5230:	9e 83       	std	Y+6, r25	; 0x06
    5232:	8d 83       	std	Y+5, r24	; 0x05
    5234:	8d 81       	ldd	r24, Y+5	; 0x05
    5236:	9e 81       	ldd	r25, Y+6	; 0x06
    5238:	9a 83       	std	Y+2, r25	; 0x02
    523a:	89 83       	std	Y+1, r24	; 0x01
    523c:	89 81       	ldd	r24, Y+1	; 0x01
    523e:	9a 81       	ldd	r25, Y+2	; 0x02
    5240:	01 97       	sbiw	r24, 0x01	; 1
    5242:	f1 f7       	brne	.-4      	; 0x5240 <CLCD_voidClearScreen+0xf6>
    5244:	9a 83       	std	Y+2, r25	; 0x02
    5246:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
}
    5248:	2e 96       	adiw	r28, 0x0e	; 14
    524a:	0f b6       	in	r0, 0x3f	; 63
    524c:	f8 94       	cli
    524e:	de bf       	out	0x3e, r29	; 62
    5250:	0f be       	out	0x3f, r0	; 63
    5252:	cd bf       	out	0x3d, r28	; 61
    5254:	cf 91       	pop	r28
    5256:	df 91       	pop	r29
    5258:	08 95       	ret

0000525a <CLCD_voidSendFallingEdge>:
/* use only in this file */
static void CLCD_voidSendFallingEdge(void)
{
    525a:	df 93       	push	r29
    525c:	cf 93       	push	r28
    525e:	cd b7       	in	r28, 0x3d	; 61
    5260:	de b7       	in	r29, 0x3e	; 62
    5262:	6c 97       	sbiw	r28, 0x1c	; 28
    5264:	0f b6       	in	r0, 0x3f	; 63
    5266:	f8 94       	cli
    5268:	de bf       	out	0x3e, r29	; 62
    526a:	0f be       	out	0x3f, r0	; 63
    526c:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPinValue(CLCD_CONTROLER_PORT,CLCD_EN,DIO_PIN_HIGH);
    526e:	81 e0       	ldi	r24, 0x01	; 1
    5270:	65 e0       	ldi	r22, 0x05	; 5
    5272:	41 e0       	ldi	r20, 0x01	; 1
    5274:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
    5278:	80 e0       	ldi	r24, 0x00	; 0
    527a:	90 e0       	ldi	r25, 0x00	; 0
    527c:	a0 e8       	ldi	r26, 0x80	; 128
    527e:	bf e3       	ldi	r27, 0x3F	; 63
    5280:	89 8f       	std	Y+25, r24	; 0x19
    5282:	9a 8f       	std	Y+26, r25	; 0x1a
    5284:	ab 8f       	std	Y+27, r26	; 0x1b
    5286:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5288:	69 8d       	ldd	r22, Y+25	; 0x19
    528a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    528c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    528e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5290:	20 e0       	ldi	r18, 0x00	; 0
    5292:	30 e0       	ldi	r19, 0x00	; 0
    5294:	4a ef       	ldi	r20, 0xFA	; 250
    5296:	54 e4       	ldi	r21, 0x44	; 68
    5298:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    529c:	dc 01       	movw	r26, r24
    529e:	cb 01       	movw	r24, r22
    52a0:	8d 8b       	std	Y+21, r24	; 0x15
    52a2:	9e 8b       	std	Y+22, r25	; 0x16
    52a4:	af 8b       	std	Y+23, r26	; 0x17
    52a6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    52a8:	6d 89       	ldd	r22, Y+21	; 0x15
    52aa:	7e 89       	ldd	r23, Y+22	; 0x16
    52ac:	8f 89       	ldd	r24, Y+23	; 0x17
    52ae:	98 8d       	ldd	r25, Y+24	; 0x18
    52b0:	20 e0       	ldi	r18, 0x00	; 0
    52b2:	30 e0       	ldi	r19, 0x00	; 0
    52b4:	40 e8       	ldi	r20, 0x80	; 128
    52b6:	5f e3       	ldi	r21, 0x3F	; 63
    52b8:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    52bc:	88 23       	and	r24, r24
    52be:	2c f4       	brge	.+10     	; 0x52ca <CLCD_voidSendFallingEdge+0x70>
		__ticks = 1;
    52c0:	81 e0       	ldi	r24, 0x01	; 1
    52c2:	90 e0       	ldi	r25, 0x00	; 0
    52c4:	9c 8b       	std	Y+20, r25	; 0x14
    52c6:	8b 8b       	std	Y+19, r24	; 0x13
    52c8:	3f c0       	rjmp	.+126    	; 0x5348 <CLCD_voidSendFallingEdge+0xee>
	else if (__tmp > 65535)
    52ca:	6d 89       	ldd	r22, Y+21	; 0x15
    52cc:	7e 89       	ldd	r23, Y+22	; 0x16
    52ce:	8f 89       	ldd	r24, Y+23	; 0x17
    52d0:	98 8d       	ldd	r25, Y+24	; 0x18
    52d2:	20 e0       	ldi	r18, 0x00	; 0
    52d4:	3f ef       	ldi	r19, 0xFF	; 255
    52d6:	4f e7       	ldi	r20, 0x7F	; 127
    52d8:	57 e4       	ldi	r21, 0x47	; 71
    52da:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    52de:	18 16       	cp	r1, r24
    52e0:	4c f5       	brge	.+82     	; 0x5334 <CLCD_voidSendFallingEdge+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    52e2:	69 8d       	ldd	r22, Y+25	; 0x19
    52e4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    52e6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    52e8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    52ea:	20 e0       	ldi	r18, 0x00	; 0
    52ec:	30 e0       	ldi	r19, 0x00	; 0
    52ee:	40 e2       	ldi	r20, 0x20	; 32
    52f0:	51 e4       	ldi	r21, 0x41	; 65
    52f2:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    52f6:	dc 01       	movw	r26, r24
    52f8:	cb 01       	movw	r24, r22
    52fa:	bc 01       	movw	r22, r24
    52fc:	cd 01       	movw	r24, r26
    52fe:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    5302:	dc 01       	movw	r26, r24
    5304:	cb 01       	movw	r24, r22
    5306:	9c 8b       	std	Y+20, r25	; 0x14
    5308:	8b 8b       	std	Y+19, r24	; 0x13
    530a:	0f c0       	rjmp	.+30     	; 0x532a <CLCD_voidSendFallingEdge+0xd0>
    530c:	88 ec       	ldi	r24, 0xC8	; 200
    530e:	90 e0       	ldi	r25, 0x00	; 0
    5310:	9a 8b       	std	Y+18, r25	; 0x12
    5312:	89 8b       	std	Y+17, r24	; 0x11
    5314:	89 89       	ldd	r24, Y+17	; 0x11
    5316:	9a 89       	ldd	r25, Y+18	; 0x12
    5318:	01 97       	sbiw	r24, 0x01	; 1
    531a:	f1 f7       	brne	.-4      	; 0x5318 <CLCD_voidSendFallingEdge+0xbe>
    531c:	9a 8b       	std	Y+18, r25	; 0x12
    531e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5320:	8b 89       	ldd	r24, Y+19	; 0x13
    5322:	9c 89       	ldd	r25, Y+20	; 0x14
    5324:	01 97       	sbiw	r24, 0x01	; 1
    5326:	9c 8b       	std	Y+20, r25	; 0x14
    5328:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    532a:	8b 89       	ldd	r24, Y+19	; 0x13
    532c:	9c 89       	ldd	r25, Y+20	; 0x14
    532e:	00 97       	sbiw	r24, 0x00	; 0
    5330:	69 f7       	brne	.-38     	; 0x530c <CLCD_voidSendFallingEdge+0xb2>
    5332:	14 c0       	rjmp	.+40     	; 0x535c <CLCD_voidSendFallingEdge+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5334:	6d 89       	ldd	r22, Y+21	; 0x15
    5336:	7e 89       	ldd	r23, Y+22	; 0x16
    5338:	8f 89       	ldd	r24, Y+23	; 0x17
    533a:	98 8d       	ldd	r25, Y+24	; 0x18
    533c:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    5340:	dc 01       	movw	r26, r24
    5342:	cb 01       	movw	r24, r22
    5344:	9c 8b       	std	Y+20, r25	; 0x14
    5346:	8b 8b       	std	Y+19, r24	; 0x13
    5348:	8b 89       	ldd	r24, Y+19	; 0x13
    534a:	9c 89       	ldd	r25, Y+20	; 0x14
    534c:	98 8b       	std	Y+16, r25	; 0x10
    534e:	8f 87       	std	Y+15, r24	; 0x0f
    5350:	8f 85       	ldd	r24, Y+15	; 0x0f
    5352:	98 89       	ldd	r25, Y+16	; 0x10
    5354:	01 97       	sbiw	r24, 0x01	; 1
    5356:	f1 f7       	brne	.-4      	; 0x5354 <CLCD_voidSendFallingEdge+0xfa>
    5358:	98 8b       	std	Y+16, r25	; 0x10
    535a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_enumSetPinValue(CLCD_CONTROLER_PORT,CLCD_EN,DIO_PIN_LOW);
    535c:	81 e0       	ldi	r24, 0x01	; 1
    535e:	65 e0       	ldi	r22, 0x05	; 5
    5360:	40 e0       	ldi	r20, 0x00	; 0
    5362:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
    5366:	80 e0       	ldi	r24, 0x00	; 0
    5368:	90 e0       	ldi	r25, 0x00	; 0
    536a:	a0 e8       	ldi	r26, 0x80	; 128
    536c:	bf e3       	ldi	r27, 0x3F	; 63
    536e:	8b 87       	std	Y+11, r24	; 0x0b
    5370:	9c 87       	std	Y+12, r25	; 0x0c
    5372:	ad 87       	std	Y+13, r26	; 0x0d
    5374:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5376:	6b 85       	ldd	r22, Y+11	; 0x0b
    5378:	7c 85       	ldd	r23, Y+12	; 0x0c
    537a:	8d 85       	ldd	r24, Y+13	; 0x0d
    537c:	9e 85       	ldd	r25, Y+14	; 0x0e
    537e:	20 e0       	ldi	r18, 0x00	; 0
    5380:	30 e0       	ldi	r19, 0x00	; 0
    5382:	4a ef       	ldi	r20, 0xFA	; 250
    5384:	54 e4       	ldi	r21, 0x44	; 68
    5386:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    538a:	dc 01       	movw	r26, r24
    538c:	cb 01       	movw	r24, r22
    538e:	8f 83       	std	Y+7, r24	; 0x07
    5390:	98 87       	std	Y+8, r25	; 0x08
    5392:	a9 87       	std	Y+9, r26	; 0x09
    5394:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5396:	6f 81       	ldd	r22, Y+7	; 0x07
    5398:	78 85       	ldd	r23, Y+8	; 0x08
    539a:	89 85       	ldd	r24, Y+9	; 0x09
    539c:	9a 85       	ldd	r25, Y+10	; 0x0a
    539e:	20 e0       	ldi	r18, 0x00	; 0
    53a0:	30 e0       	ldi	r19, 0x00	; 0
    53a2:	40 e8       	ldi	r20, 0x80	; 128
    53a4:	5f e3       	ldi	r21, 0x3F	; 63
    53a6:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    53aa:	88 23       	and	r24, r24
    53ac:	2c f4       	brge	.+10     	; 0x53b8 <CLCD_voidSendFallingEdge+0x15e>
		__ticks = 1;
    53ae:	81 e0       	ldi	r24, 0x01	; 1
    53b0:	90 e0       	ldi	r25, 0x00	; 0
    53b2:	9e 83       	std	Y+6, r25	; 0x06
    53b4:	8d 83       	std	Y+5, r24	; 0x05
    53b6:	3f c0       	rjmp	.+126    	; 0x5436 <CLCD_voidSendFallingEdge+0x1dc>
	else if (__tmp > 65535)
    53b8:	6f 81       	ldd	r22, Y+7	; 0x07
    53ba:	78 85       	ldd	r23, Y+8	; 0x08
    53bc:	89 85       	ldd	r24, Y+9	; 0x09
    53be:	9a 85       	ldd	r25, Y+10	; 0x0a
    53c0:	20 e0       	ldi	r18, 0x00	; 0
    53c2:	3f ef       	ldi	r19, 0xFF	; 255
    53c4:	4f e7       	ldi	r20, 0x7F	; 127
    53c6:	57 e4       	ldi	r21, 0x47	; 71
    53c8:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    53cc:	18 16       	cp	r1, r24
    53ce:	4c f5       	brge	.+82     	; 0x5422 <CLCD_voidSendFallingEdge+0x1c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    53d0:	6b 85       	ldd	r22, Y+11	; 0x0b
    53d2:	7c 85       	ldd	r23, Y+12	; 0x0c
    53d4:	8d 85       	ldd	r24, Y+13	; 0x0d
    53d6:	9e 85       	ldd	r25, Y+14	; 0x0e
    53d8:	20 e0       	ldi	r18, 0x00	; 0
    53da:	30 e0       	ldi	r19, 0x00	; 0
    53dc:	40 e2       	ldi	r20, 0x20	; 32
    53de:	51 e4       	ldi	r21, 0x41	; 65
    53e0:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    53e4:	dc 01       	movw	r26, r24
    53e6:	cb 01       	movw	r24, r22
    53e8:	bc 01       	movw	r22, r24
    53ea:	cd 01       	movw	r24, r26
    53ec:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    53f0:	dc 01       	movw	r26, r24
    53f2:	cb 01       	movw	r24, r22
    53f4:	9e 83       	std	Y+6, r25	; 0x06
    53f6:	8d 83       	std	Y+5, r24	; 0x05
    53f8:	0f c0       	rjmp	.+30     	; 0x5418 <CLCD_voidSendFallingEdge+0x1be>
    53fa:	88 ec       	ldi	r24, 0xC8	; 200
    53fc:	90 e0       	ldi	r25, 0x00	; 0
    53fe:	9c 83       	std	Y+4, r25	; 0x04
    5400:	8b 83       	std	Y+3, r24	; 0x03
    5402:	8b 81       	ldd	r24, Y+3	; 0x03
    5404:	9c 81       	ldd	r25, Y+4	; 0x04
    5406:	01 97       	sbiw	r24, 0x01	; 1
    5408:	f1 f7       	brne	.-4      	; 0x5406 <CLCD_voidSendFallingEdge+0x1ac>
    540a:	9c 83       	std	Y+4, r25	; 0x04
    540c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    540e:	8d 81       	ldd	r24, Y+5	; 0x05
    5410:	9e 81       	ldd	r25, Y+6	; 0x06
    5412:	01 97       	sbiw	r24, 0x01	; 1
    5414:	9e 83       	std	Y+6, r25	; 0x06
    5416:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5418:	8d 81       	ldd	r24, Y+5	; 0x05
    541a:	9e 81       	ldd	r25, Y+6	; 0x06
    541c:	00 97       	sbiw	r24, 0x00	; 0
    541e:	69 f7       	brne	.-38     	; 0x53fa <CLCD_voidSendFallingEdge+0x1a0>
    5420:	14 c0       	rjmp	.+40     	; 0x544a <CLCD_voidSendFallingEdge+0x1f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5422:	6f 81       	ldd	r22, Y+7	; 0x07
    5424:	78 85       	ldd	r23, Y+8	; 0x08
    5426:	89 85       	ldd	r24, Y+9	; 0x09
    5428:	9a 85       	ldd	r25, Y+10	; 0x0a
    542a:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    542e:	dc 01       	movw	r26, r24
    5430:	cb 01       	movw	r24, r22
    5432:	9e 83       	std	Y+6, r25	; 0x06
    5434:	8d 83       	std	Y+5, r24	; 0x05
    5436:	8d 81       	ldd	r24, Y+5	; 0x05
    5438:	9e 81       	ldd	r25, Y+6	; 0x06
    543a:	9a 83       	std	Y+2, r25	; 0x02
    543c:	89 83       	std	Y+1, r24	; 0x01
    543e:	89 81       	ldd	r24, Y+1	; 0x01
    5440:	9a 81       	ldd	r25, Y+2	; 0x02
    5442:	01 97       	sbiw	r24, 0x01	; 1
    5444:	f1 f7       	brne	.-4      	; 0x5442 <CLCD_voidSendFallingEdge+0x1e8>
    5446:	9a 83       	std	Y+2, r25	; 0x02
    5448:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    544a:	6c 96       	adiw	r28, 0x1c	; 28
    544c:	0f b6       	in	r0, 0x3f	; 63
    544e:	f8 94       	cli
    5450:	de bf       	out	0x3e, r29	; 62
    5452:	0f be       	out	0x3f, r0	; 63
    5454:	cd bf       	out	0x3d, r28	; 61
    5456:	cf 91       	pop	r28
    5458:	df 91       	pop	r29
    545a:	08 95       	ret

0000545c <main>:
#include "../HAL/CLCD/CLCD_interface.h"
#include "../HAL/LED/LED_interface.h"
#include "../HAL/ULS/ULS_interface.h"

void main()
{
    545c:	af 92       	push	r10
    545e:	bf 92       	push	r11
    5460:	cf 92       	push	r12
    5462:	df 92       	push	r13
    5464:	ef 92       	push	r14
    5466:	ff 92       	push	r15
    5468:	0f 93       	push	r16
    546a:	1f 93       	push	r17
    546c:	df 93       	push	r29
    546e:	cf 93       	push	r28
    5470:	cd b7       	in	r28, 0x3d	; 61
    5472:	de b7       	in	r29, 0x3e	; 62
    5474:	c8 55       	subi	r28, 0x58	; 88
    5476:	d0 40       	sbci	r29, 0x00	; 0
    5478:	0f b6       	in	r0, 0x3f	; 63
    547a:	f8 94       	cli
    547c:	de bf       	out	0x3e, r29	; 62
    547e:	0f be       	out	0x3f, r0	; 63
    5480:	cd bf       	out	0x3d, r28	; 61
	LED_TYPE LED_Yellow = {DIO_PORTC,DIO_PIN2,ACTIVE_HIGH};
    5482:	ae 01       	movw	r20, r28
    5484:	4f 5b       	subi	r20, 0xBF	; 191
    5486:	5f 4f       	sbci	r21, 0xFF	; 255
    5488:	2c 96       	adiw	r28, 0x0c	; 12
    548a:	5f af       	std	Y+63, r21	; 0x3f
    548c:	4e af       	std	Y+62, r20	; 0x3e
    548e:	2c 97       	sbiw	r28, 0x0c	; 12
    5490:	87 eb       	ldi	r24, 0xB7	; 183
    5492:	91 e0       	ldi	r25, 0x01	; 1
    5494:	2e 96       	adiw	r28, 0x0e	; 14
    5496:	9f af       	std	Y+63, r25	; 0x3f
    5498:	8e af       	std	Y+62, r24	; 0x3e
    549a:	2e 97       	sbiw	r28, 0x0e	; 14
    549c:	93 e0       	ldi	r25, 0x03	; 3
    549e:	2f 96       	adiw	r28, 0x0f	; 15
    54a0:	9f af       	std	Y+63, r25	; 0x3f
    54a2:	2f 97       	sbiw	r28, 0x0f	; 15
    54a4:	2e 96       	adiw	r28, 0x0e	; 14
    54a6:	ee ad       	ldd	r30, Y+62	; 0x3e
    54a8:	ff ad       	ldd	r31, Y+63	; 0x3f
    54aa:	2e 97       	sbiw	r28, 0x0e	; 14
    54ac:	00 80       	ld	r0, Z
    54ae:	2e 96       	adiw	r28, 0x0e	; 14
    54b0:	4e ad       	ldd	r20, Y+62	; 0x3e
    54b2:	5f ad       	ldd	r21, Y+63	; 0x3f
    54b4:	2e 97       	sbiw	r28, 0x0e	; 14
    54b6:	4f 5f       	subi	r20, 0xFF	; 255
    54b8:	5f 4f       	sbci	r21, 0xFF	; 255
    54ba:	2e 96       	adiw	r28, 0x0e	; 14
    54bc:	5f af       	std	Y+63, r21	; 0x3f
    54be:	4e af       	std	Y+62, r20	; 0x3e
    54c0:	2e 97       	sbiw	r28, 0x0e	; 14
    54c2:	2c 96       	adiw	r28, 0x0c	; 12
    54c4:	ee ad       	ldd	r30, Y+62	; 0x3e
    54c6:	ff ad       	ldd	r31, Y+63	; 0x3f
    54c8:	2c 97       	sbiw	r28, 0x0c	; 12
    54ca:	00 82       	st	Z, r0
    54cc:	2c 96       	adiw	r28, 0x0c	; 12
    54ce:	4e ad       	ldd	r20, Y+62	; 0x3e
    54d0:	5f ad       	ldd	r21, Y+63	; 0x3f
    54d2:	2c 97       	sbiw	r28, 0x0c	; 12
    54d4:	4f 5f       	subi	r20, 0xFF	; 255
    54d6:	5f 4f       	sbci	r21, 0xFF	; 255
    54d8:	2c 96       	adiw	r28, 0x0c	; 12
    54da:	5f af       	std	Y+63, r21	; 0x3f
    54dc:	4e af       	std	Y+62, r20	; 0x3e
    54de:	2c 97       	sbiw	r28, 0x0c	; 12
    54e0:	2f 96       	adiw	r28, 0x0f	; 15
    54e2:	5f ad       	ldd	r21, Y+63	; 0x3f
    54e4:	2f 97       	sbiw	r28, 0x0f	; 15
    54e6:	51 50       	subi	r21, 0x01	; 1
    54e8:	2f 96       	adiw	r28, 0x0f	; 15
    54ea:	5f af       	std	Y+63, r21	; 0x3f
    54ec:	2f 97       	sbiw	r28, 0x0f	; 15
    54ee:	2f 96       	adiw	r28, 0x0f	; 15
    54f0:	8f ad       	ldd	r24, Y+63	; 0x3f
    54f2:	2f 97       	sbiw	r28, 0x0f	; 15
    54f4:	88 23       	and	r24, r24
    54f6:	b1 f6       	brne	.-84     	; 0x54a4 <main+0x48>
	LED_TYPE LED_Red = { DIO_PORTC,DIO_PIN1,ACTIVE_HIGH};
    54f8:	ce 01       	movw	r24, r28
    54fa:	8c 5b       	subi	r24, 0xBC	; 188
    54fc:	9f 4f       	sbci	r25, 0xFF	; 255
    54fe:	61 96       	adiw	r28, 0x11	; 17
    5500:	9f af       	std	Y+63, r25	; 0x3f
    5502:	8e af       	std	Y+62, r24	; 0x3e
    5504:	61 97       	sbiw	r28, 0x11	; 17
    5506:	e4 eb       	ldi	r30, 0xB4	; 180
    5508:	f1 e0       	ldi	r31, 0x01	; 1
    550a:	63 96       	adiw	r28, 0x13	; 19
    550c:	ff af       	std	Y+63, r31	; 0x3f
    550e:	ee af       	std	Y+62, r30	; 0x3e
    5510:	63 97       	sbiw	r28, 0x13	; 19
    5512:	f3 e0       	ldi	r31, 0x03	; 3
    5514:	64 96       	adiw	r28, 0x14	; 20
    5516:	ff af       	std	Y+63, r31	; 0x3f
    5518:	64 97       	sbiw	r28, 0x14	; 20
    551a:	63 96       	adiw	r28, 0x13	; 19
    551c:	ee ad       	ldd	r30, Y+62	; 0x3e
    551e:	ff ad       	ldd	r31, Y+63	; 0x3f
    5520:	63 97       	sbiw	r28, 0x13	; 19
    5522:	00 80       	ld	r0, Z
    5524:	63 96       	adiw	r28, 0x13	; 19
    5526:	4e ad       	ldd	r20, Y+62	; 0x3e
    5528:	5f ad       	ldd	r21, Y+63	; 0x3f
    552a:	63 97       	sbiw	r28, 0x13	; 19
    552c:	4f 5f       	subi	r20, 0xFF	; 255
    552e:	5f 4f       	sbci	r21, 0xFF	; 255
    5530:	63 96       	adiw	r28, 0x13	; 19
    5532:	5f af       	std	Y+63, r21	; 0x3f
    5534:	4e af       	std	Y+62, r20	; 0x3e
    5536:	63 97       	sbiw	r28, 0x13	; 19
    5538:	61 96       	adiw	r28, 0x11	; 17
    553a:	ee ad       	ldd	r30, Y+62	; 0x3e
    553c:	ff ad       	ldd	r31, Y+63	; 0x3f
    553e:	61 97       	sbiw	r28, 0x11	; 17
    5540:	00 82       	st	Z, r0
    5542:	61 96       	adiw	r28, 0x11	; 17
    5544:	4e ad       	ldd	r20, Y+62	; 0x3e
    5546:	5f ad       	ldd	r21, Y+63	; 0x3f
    5548:	61 97       	sbiw	r28, 0x11	; 17
    554a:	4f 5f       	subi	r20, 0xFF	; 255
    554c:	5f 4f       	sbci	r21, 0xFF	; 255
    554e:	61 96       	adiw	r28, 0x11	; 17
    5550:	5f af       	std	Y+63, r21	; 0x3f
    5552:	4e af       	std	Y+62, r20	; 0x3e
    5554:	61 97       	sbiw	r28, 0x11	; 17
    5556:	64 96       	adiw	r28, 0x14	; 20
    5558:	5f ad       	ldd	r21, Y+63	; 0x3f
    555a:	64 97       	sbiw	r28, 0x14	; 20
    555c:	51 50       	subi	r21, 0x01	; 1
    555e:	64 96       	adiw	r28, 0x14	; 20
    5560:	5f af       	std	Y+63, r21	; 0x3f
    5562:	64 97       	sbiw	r28, 0x14	; 20
    5564:	64 96       	adiw	r28, 0x14	; 20
    5566:	8f ad       	ldd	r24, Y+63	; 0x3f
    5568:	64 97       	sbiw	r28, 0x14	; 20
    556a:	88 23       	and	r24, r24
    556c:	b1 f6       	brne	.-84     	; 0x551a <main+0xbe>
	LED_TYPE LED_green = { DIO_PORTC,DIO_PIN0,ACTIVE_HIGH};
    556e:	ce 01       	movw	r24, r28
    5570:	89 5b       	subi	r24, 0xB9	; 185
    5572:	9f 4f       	sbci	r25, 0xFF	; 255
    5574:	66 96       	adiw	r28, 0x16	; 22
    5576:	9f af       	std	Y+63, r25	; 0x3f
    5578:	8e af       	std	Y+62, r24	; 0x3e
    557a:	66 97       	sbiw	r28, 0x16	; 22
    557c:	e1 eb       	ldi	r30, 0xB1	; 177
    557e:	f1 e0       	ldi	r31, 0x01	; 1
    5580:	68 96       	adiw	r28, 0x18	; 24
    5582:	ff af       	std	Y+63, r31	; 0x3f
    5584:	ee af       	std	Y+62, r30	; 0x3e
    5586:	68 97       	sbiw	r28, 0x18	; 24
    5588:	f3 e0       	ldi	r31, 0x03	; 3
    558a:	69 96       	adiw	r28, 0x19	; 25
    558c:	ff af       	std	Y+63, r31	; 0x3f
    558e:	69 97       	sbiw	r28, 0x19	; 25
    5590:	68 96       	adiw	r28, 0x18	; 24
    5592:	ee ad       	ldd	r30, Y+62	; 0x3e
    5594:	ff ad       	ldd	r31, Y+63	; 0x3f
    5596:	68 97       	sbiw	r28, 0x18	; 24
    5598:	00 80       	ld	r0, Z
    559a:	68 96       	adiw	r28, 0x18	; 24
    559c:	4e ad       	ldd	r20, Y+62	; 0x3e
    559e:	5f ad       	ldd	r21, Y+63	; 0x3f
    55a0:	68 97       	sbiw	r28, 0x18	; 24
    55a2:	4f 5f       	subi	r20, 0xFF	; 255
    55a4:	5f 4f       	sbci	r21, 0xFF	; 255
    55a6:	68 96       	adiw	r28, 0x18	; 24
    55a8:	5f af       	std	Y+63, r21	; 0x3f
    55aa:	4e af       	std	Y+62, r20	; 0x3e
    55ac:	68 97       	sbiw	r28, 0x18	; 24
    55ae:	66 96       	adiw	r28, 0x16	; 22
    55b0:	ee ad       	ldd	r30, Y+62	; 0x3e
    55b2:	ff ad       	ldd	r31, Y+63	; 0x3f
    55b4:	66 97       	sbiw	r28, 0x16	; 22
    55b6:	00 82       	st	Z, r0
    55b8:	66 96       	adiw	r28, 0x16	; 22
    55ba:	4e ad       	ldd	r20, Y+62	; 0x3e
    55bc:	5f ad       	ldd	r21, Y+63	; 0x3f
    55be:	66 97       	sbiw	r28, 0x16	; 22
    55c0:	4f 5f       	subi	r20, 0xFF	; 255
    55c2:	5f 4f       	sbci	r21, 0xFF	; 255
    55c4:	66 96       	adiw	r28, 0x16	; 22
    55c6:	5f af       	std	Y+63, r21	; 0x3f
    55c8:	4e af       	std	Y+62, r20	; 0x3e
    55ca:	66 97       	sbiw	r28, 0x16	; 22
    55cc:	69 96       	adiw	r28, 0x19	; 25
    55ce:	5f ad       	ldd	r21, Y+63	; 0x3f
    55d0:	69 97       	sbiw	r28, 0x19	; 25
    55d2:	51 50       	subi	r21, 0x01	; 1
    55d4:	69 96       	adiw	r28, 0x19	; 25
    55d6:	5f af       	std	Y+63, r21	; 0x3f
    55d8:	69 97       	sbiw	r28, 0x19	; 25
    55da:	69 96       	adiw	r28, 0x19	; 25
    55dc:	8f ad       	ldd	r24, Y+63	; 0x3f
    55de:	69 97       	sbiw	r28, 0x19	; 25
    55e0:	88 23       	and	r24, r24
    55e2:	b1 f6       	brne	.-84     	; 0x5590 <main+0x134>
	LED_VoidInit(LED_Yellow);
    55e4:	fe 01       	movw	r30, r28
    55e6:	ef 5b       	subi	r30, 0xBF	; 191
    55e8:	ff 4f       	sbci	r31, 0xFF	; 255
    55ea:	60 81       	ld	r22, Z
    55ec:	fe 01       	movw	r30, r28
    55ee:	ee 5b       	subi	r30, 0xBE	; 190
    55f0:	ff 4f       	sbci	r31, 0xFF	; 255
    55f2:	70 81       	ld	r23, Z
    55f4:	fe 01       	movw	r30, r28
    55f6:	ed 5b       	subi	r30, 0xBD	; 189
    55f8:	ff 4f       	sbci	r31, 0xFF	; 255
    55fa:	80 81       	ld	r24, Z
    55fc:	0e 94 fd 1d 	call	0x3bfa	; 0x3bfa <LED_VoidInit>
	LED_VoidInit(LED_Red);
    5600:	fe 01       	movw	r30, r28
    5602:	ec 5b       	subi	r30, 0xBC	; 188
    5604:	ff 4f       	sbci	r31, 0xFF	; 255
    5606:	60 81       	ld	r22, Z
    5608:	71 81       	ldd	r23, Z+1	; 0x01
    560a:	82 81       	ldd	r24, Z+2	; 0x02
    560c:	0e 94 fd 1d 	call	0x3bfa	; 0x3bfa <LED_VoidInit>
	LED_VoidInit(LED_green);
    5610:	fe 01       	movw	r30, r28
    5612:	e9 5b       	subi	r30, 0xB9	; 185
    5614:	ff 4f       	sbci	r31, 0xFF	; 255
    5616:	60 81       	ld	r22, Z
    5618:	71 81       	ldd	r23, Z+1	; 0x01
    561a:	82 81       	ldd	r24, Z+2	; 0x02
    561c:	0e 94 fd 1d 	call	0x3bfa	; 0x3bfa <LED_VoidInit>

	MUART_voidInitialization();
    5620:	0e 94 1b 15 	call	0x2a36	; 0x2a36 <MUART_voidInitialization>


	/* --------------------------------  DC Motor -------------------------------------------- */
	DIO_enumSetPinDirection(DIO_PORTC, DIO_PIN5, DIO_PIN_OUTPUT);
    5624:	82 e0       	ldi	r24, 0x02	; 2
    5626:	65 e0       	ldi	r22, 0x05	; 5
    5628:	41 e0       	ldi	r20, 0x01	; 1
    562a:	0e 94 f7 17 	call	0x2fee	; 0x2fee <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(DIO_PORTC, DIO_PIN5, DIO_PIN_HIGH);
    562e:	82 e0       	ldi	r24, 0x02	; 2
    5630:	65 e0       	ldi	r22, 0x05	; 5
    5632:	41 e0       	ldi	r20, 0x01	; 1
    5634:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>

	unsigned short T_OFF=0,TOTAL_T=0,T_ON,Distance=0;
    5638:	fe 01       	movw	r30, r28
    563a:	ff 96       	adiw	r30, 0x3f	; 63
    563c:	11 82       	std	Z+1, r1	; 0x01
    563e:	10 82       	st	Z, r1
    5640:	1e ae       	std	Y+62, r1	; 0x3e
    5642:	1d ae       	std	Y+61, r1	; 0x3d
    5644:	1a ae       	std	Y+58, r1	; 0x3a
    5646:	19 ae       	std	Y+57, r1	; 0x39
	ULS_voidInti();
    5648:	0e 94 11 1d 	call	0x3a22	; 0x3a22 <ULS_voidInti>
	CLCD_voidInti();
    564c:	0e 94 c6 1e 	call	0x3d8c	; 0x3d8c <CLCD_voidInti>

	while(1)
	{
		TIMER1_voidResetInti();
    5650:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <TIMER1_voidResetInti>
		ULS_voidSendTr();
    5654:	0e 94 22 1d 	call	0x3a44	; 0x3a44 <ULS_voidSendTr>

		TIMER1_voidSetICREdge(RISING_EDGE);
    5658:	81 e0       	ldi	r24, 0x01	; 1
    565a:	0e 94 9b 16 	call	0x2d36	; 0x2d36 <TIMER1_voidSetICREdge>
		while (TIMER1_voidGetFlag(TIMER1_INPUT_CAPTURE_FLAG) == 0);
    565e:	85 e0       	ldi	r24, 0x05	; 5
    5660:	0e 94 81 16 	call	0x2d02	; 0x2d02 <TIMER1_voidGetFlag>
    5664:	88 23       	and	r24, r24
    5666:	d9 f3       	breq	.-10     	; 0x565e <main+0x202>

		T_OFF = ICR1;  /* save the value of capture register */
    5668:	e6 e4       	ldi	r30, 0x46	; 70
    566a:	f0 e0       	ldi	r31, 0x00	; 0
    566c:	80 81       	ld	r24, Z
    566e:	91 81       	ldd	r25, Z+1	; 0x01
    5670:	fe 01       	movw	r30, r28
    5672:	ff 96       	adiw	r30, 0x3f	; 63
    5674:	91 83       	std	Z+1, r25	; 0x01
    5676:	80 83       	st	Z, r24
		TIMER1_voidClearFlag(TIMER1_INPUT_CAPTURE_FLAG);  	/* Clear ICU flag */
    5678:	85 e0       	ldi	r24, 0x05	; 5
    567a:	0e 94 64 16 	call	0x2cc8	; 0x2cc8 <TIMER1_voidClearFlag>

		TIMER1_voidSetICREdge(FALLING_EDGE);
    567e:	80 e0       	ldi	r24, 0x00	; 0
    5680:	0e 94 9b 16 	call	0x2d36	; 0x2d36 <TIMER1_voidSetICREdge>
		while (TIMER1_voidGetFlag(TIMER1_INPUT_CAPTURE_FLAG) == 0);
    5684:	85 e0       	ldi	r24, 0x05	; 5
    5686:	0e 94 81 16 	call	0x2d02	; 0x2d02 <TIMER1_voidGetFlag>
    568a:	88 23       	and	r24, r24
    568c:	d9 f3       	breq	.-10     	; 0x5684 <main+0x228>

		TOTAL_T = ICR1;  		/* save value of capture register */
    568e:	e6 e4       	ldi	r30, 0x46	; 70
    5690:	f0 e0       	ldi	r31, 0x00	; 0
    5692:	80 81       	ld	r24, Z
    5694:	91 81       	ldd	r25, Z+1	; 0x01
    5696:	9e af       	std	Y+62, r25	; 0x3e
    5698:	8d af       	std	Y+61, r24	; 0x3d
		TIMER1_voidClearFlag(TIMER1_INPUT_CAPTURE_FLAG);  	/* Clear ICU flag */
    569a:	85 e0       	ldi	r24, 0x05	; 5
    569c:	0e 94 64 16 	call	0x2cc8	; 0x2cc8 <TIMER1_voidClearFlag>
		TIMER1_voidSetStopTimer() ; 		/* Stop the timer */
    56a0:	0e 94 ba 16 	call	0x2d74	; 0x2d74 <TIMER1_voidSetStopTimer>

		T_ON= TOTAL_T - T_OFF;
    56a4:	2d ad       	ldd	r18, Y+61	; 0x3d
    56a6:	3e ad       	ldd	r19, Y+62	; 0x3e
    56a8:	fe 01       	movw	r30, r28
    56aa:	ff 96       	adiw	r30, 0x3f	; 63
    56ac:	80 81       	ld	r24, Z
    56ae:	91 81       	ldd	r25, Z+1	; 0x01
    56b0:	f9 01       	movw	r30, r18
    56b2:	e8 1b       	sub	r30, r24
    56b4:	f9 0b       	sbc	r31, r25
    56b6:	cf 01       	movw	r24, r30
    56b8:	9c af       	std	Y+60, r25	; 0x3c
    56ba:	8b af       	std	Y+59, r24	; 0x3b
		//Distance=((T_ON*34600)/(F_CPU*2)) ;
		Distance=((T_ON*0.0346)/2) ;
    56bc:	8b ad       	ldd	r24, Y+59	; 0x3b
    56be:	9c ad       	ldd	r25, Y+60	; 0x3c
    56c0:	cc 01       	movw	r24, r24
    56c2:	a0 e0       	ldi	r26, 0x00	; 0
    56c4:	b0 e0       	ldi	r27, 0x00	; 0
    56c6:	bc 01       	movw	r22, r24
    56c8:	cd 01       	movw	r24, r26
    56ca:	0e 94 ad 12 	call	0x255a	; 0x255a <__floatunsisf>
    56ce:	dc 01       	movw	r26, r24
    56d0:	cb 01       	movw	r24, r22
    56d2:	bc 01       	movw	r22, r24
    56d4:	cd 01       	movw	r24, r26
    56d6:	2b eb       	ldi	r18, 0xBB	; 187
    56d8:	38 eb       	ldi	r19, 0xB8	; 184
    56da:	4d e0       	ldi	r20, 0x0D	; 13
    56dc:	5d e3       	ldi	r21, 0x3D	; 61
    56de:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    56e2:	dc 01       	movw	r26, r24
    56e4:	cb 01       	movw	r24, r22
    56e6:	bc 01       	movw	r22, r24
    56e8:	cd 01       	movw	r24, r26
    56ea:	20 e0       	ldi	r18, 0x00	; 0
    56ec:	30 e0       	ldi	r19, 0x00	; 0
    56ee:	40 e0       	ldi	r20, 0x00	; 0
    56f0:	50 e4       	ldi	r21, 0x40	; 64
    56f2:	0e 94 1d 11 	call	0x223a	; 0x223a <__divsf3>
    56f6:	dc 01       	movw	r26, r24
    56f8:	cb 01       	movw	r24, r22
    56fa:	bc 01       	movw	r22, r24
    56fc:	cd 01       	movw	r24, r26
    56fe:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    5702:	dc 01       	movw	r26, r24
    5704:	cb 01       	movw	r24, r22
    5706:	9a af       	std	Y+58, r25	; 0x3a
    5708:	89 af       	std	Y+57, r24	; 0x39
		/*--------------------  Worset Case "The Car must Stop NOW" --------------------------- */
		if (Distance>=90)
    570a:	89 ad       	ldd	r24, Y+57	; 0x39
    570c:	9a ad       	ldd	r25, Y+58	; 0x3a
    570e:	8a 35       	cpi	r24, 0x5A	; 90
    5710:	91 05       	cpc	r25, r1
    5712:	08 f4       	brcc	.+2      	; 0x5716 <main+0x2ba>
    5714:	a0 c0       	rjmp	.+320    	; 0x5856 <main+0x3fa>
		{
			LED_VoidOff(LED_green);
    5716:	fe 01       	movw	r30, r28
    5718:	e9 5b       	subi	r30, 0xB9	; 185
    571a:	ff 4f       	sbci	r31, 0xFF	; 255
    571c:	60 81       	ld	r22, Z
    571e:	71 81       	ldd	r23, Z+1	; 0x01
    5720:	82 81       	ldd	r24, Z+2	; 0x02
    5722:	0e 94 34 1e 	call	0x3c68	; 0x3c68 <LED_VoidOff>
			LED_VoidOff(LED_Red);
    5726:	fe 01       	movw	r30, r28
    5728:	ec 5b       	subi	r30, 0xBC	; 188
    572a:	ff 4f       	sbci	r31, 0xFF	; 255
    572c:	60 81       	ld	r22, Z
    572e:	71 81       	ldd	r23, Z+1	; 0x01
    5730:	82 81       	ldd	r24, Z+2	; 0x02
    5732:	0e 94 34 1e 	call	0x3c68	; 0x3c68 <LED_VoidOff>
			LED_VoidOn(LED_Yellow);
    5736:	fe 01       	movw	r30, r28
    5738:	ef 5b       	subi	r30, 0xBF	; 191
    573a:	ff 4f       	sbci	r31, 0xFF	; 255
    573c:	60 81       	ld	r22, Z
    573e:	fe 01       	movw	r30, r28
    5740:	ee 5b       	subi	r30, 0xBE	; 190
    5742:	ff 4f       	sbci	r31, 0xFF	; 255
    5744:	70 81       	ld	r23, Z
    5746:	fe 01       	movw	r30, r28
    5748:	ed 5b       	subi	r30, 0xBD	; 189
    574a:	ff 4f       	sbci	r31, 0xFF	; 255
    574c:	80 81       	ld	r24, Z
    574e:	0e 94 12 1e 	call	0x3c24	; 0x3c24 <LED_VoidOn>

			CLCD_voidSetPosition ( 1,3 );
    5752:	81 e0       	ldi	r24, 0x01	; 1
    5754:	63 e0       	ldi	r22, 0x03	; 3
    5756:	0e 94 a2 22 	call	0x4544	; 0x4544 <CLCD_voidSetPosition>
			CLCD_voidSendString("Safe");
    575a:	80 e6       	ldi	r24, 0x60	; 96
    575c:	90 e0       	ldi	r25, 0x00	; 0
    575e:	0e 94 79 22 	call	0x44f2	; 0x44f2 <CLCD_voidSendString>
			CLCD_voidSetPosition ( 2,6 );
    5762:	82 e0       	ldi	r24, 0x02	; 2
    5764:	66 e0       	ldi	r22, 0x06	; 6
    5766:	0e 94 a2 22 	call	0x4544	; 0x4544 <CLCD_voidSetPosition>
			MUART_voidSendData('S');
    576a:	83 e5       	ldi	r24, 0x53	; 83
    576c:	0e 94 38 15 	call	0x2a70	; 0x2a70 <MUART_voidSendData>
    5770:	80 e0       	ldi	r24, 0x00	; 0
    5772:	90 e0       	ldi	r25, 0x00	; 0
    5774:	a8 e4       	ldi	r26, 0x48	; 72
    5776:	b2 e4       	ldi	r27, 0x42	; 66
    5778:	8d ab       	std	Y+53, r24	; 0x35
    577a:	9e ab       	std	Y+54, r25	; 0x36
    577c:	af ab       	std	Y+55, r26	; 0x37
    577e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5780:	6d a9       	ldd	r22, Y+53	; 0x35
    5782:	7e a9       	ldd	r23, Y+54	; 0x36
    5784:	8f a9       	ldd	r24, Y+55	; 0x37
    5786:	98 ad       	ldd	r25, Y+56	; 0x38
    5788:	20 e0       	ldi	r18, 0x00	; 0
    578a:	30 e0       	ldi	r19, 0x00	; 0
    578c:	4a ef       	ldi	r20, 0xFA	; 250
    578e:	54 e4       	ldi	r21, 0x44	; 68
    5790:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    5794:	dc 01       	movw	r26, r24
    5796:	cb 01       	movw	r24, r22
    5798:	89 ab       	std	Y+49, r24	; 0x31
    579a:	9a ab       	std	Y+50, r25	; 0x32
    579c:	ab ab       	std	Y+51, r26	; 0x33
    579e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    57a0:	69 a9       	ldd	r22, Y+49	; 0x31
    57a2:	7a a9       	ldd	r23, Y+50	; 0x32
    57a4:	8b a9       	ldd	r24, Y+51	; 0x33
    57a6:	9c a9       	ldd	r25, Y+52	; 0x34
    57a8:	20 e0       	ldi	r18, 0x00	; 0
    57aa:	30 e0       	ldi	r19, 0x00	; 0
    57ac:	40 e8       	ldi	r20, 0x80	; 128
    57ae:	5f e3       	ldi	r21, 0x3F	; 63
    57b0:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    57b4:	88 23       	and	r24, r24
    57b6:	2c f4       	brge	.+10     	; 0x57c2 <main+0x366>
		__ticks = 1;
    57b8:	81 e0       	ldi	r24, 0x01	; 1
    57ba:	90 e0       	ldi	r25, 0x00	; 0
    57bc:	98 ab       	std	Y+48, r25	; 0x30
    57be:	8f a7       	std	Y+47, r24	; 0x2f
    57c0:	3f c0       	rjmp	.+126    	; 0x5840 <main+0x3e4>
	else if (__tmp > 65535)
    57c2:	69 a9       	ldd	r22, Y+49	; 0x31
    57c4:	7a a9       	ldd	r23, Y+50	; 0x32
    57c6:	8b a9       	ldd	r24, Y+51	; 0x33
    57c8:	9c a9       	ldd	r25, Y+52	; 0x34
    57ca:	20 e0       	ldi	r18, 0x00	; 0
    57cc:	3f ef       	ldi	r19, 0xFF	; 255
    57ce:	4f e7       	ldi	r20, 0x7F	; 127
    57d0:	57 e4       	ldi	r21, 0x47	; 71
    57d2:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    57d6:	18 16       	cp	r1, r24
    57d8:	4c f5       	brge	.+82     	; 0x582c <main+0x3d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    57da:	6d a9       	ldd	r22, Y+53	; 0x35
    57dc:	7e a9       	ldd	r23, Y+54	; 0x36
    57de:	8f a9       	ldd	r24, Y+55	; 0x37
    57e0:	98 ad       	ldd	r25, Y+56	; 0x38
    57e2:	20 e0       	ldi	r18, 0x00	; 0
    57e4:	30 e0       	ldi	r19, 0x00	; 0
    57e6:	40 e2       	ldi	r20, 0x20	; 32
    57e8:	51 e4       	ldi	r21, 0x41	; 65
    57ea:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    57ee:	dc 01       	movw	r26, r24
    57f0:	cb 01       	movw	r24, r22
    57f2:	bc 01       	movw	r22, r24
    57f4:	cd 01       	movw	r24, r26
    57f6:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    57fa:	dc 01       	movw	r26, r24
    57fc:	cb 01       	movw	r24, r22
    57fe:	98 ab       	std	Y+48, r25	; 0x30
    5800:	8f a7       	std	Y+47, r24	; 0x2f
    5802:	0f c0       	rjmp	.+30     	; 0x5822 <main+0x3c6>
    5804:	88 ec       	ldi	r24, 0xC8	; 200
    5806:	90 e0       	ldi	r25, 0x00	; 0
    5808:	9e a7       	std	Y+46, r25	; 0x2e
    580a:	8d a7       	std	Y+45, r24	; 0x2d
    580c:	8d a5       	ldd	r24, Y+45	; 0x2d
    580e:	9e a5       	ldd	r25, Y+46	; 0x2e
    5810:	01 97       	sbiw	r24, 0x01	; 1
    5812:	f1 f7       	brne	.-4      	; 0x5810 <main+0x3b4>
    5814:	9e a7       	std	Y+46, r25	; 0x2e
    5816:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5818:	8f a5       	ldd	r24, Y+47	; 0x2f
    581a:	98 a9       	ldd	r25, Y+48	; 0x30
    581c:	01 97       	sbiw	r24, 0x01	; 1
    581e:	98 ab       	std	Y+48, r25	; 0x30
    5820:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5822:	8f a5       	ldd	r24, Y+47	; 0x2f
    5824:	98 a9       	ldd	r25, Y+48	; 0x30
    5826:	00 97       	sbiw	r24, 0x00	; 0
    5828:	69 f7       	brne	.-38     	; 0x5804 <main+0x3a8>
    582a:	e7 c1       	rjmp	.+974    	; 0x5bfa <main+0x79e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    582c:	69 a9       	ldd	r22, Y+49	; 0x31
    582e:	7a a9       	ldd	r23, Y+50	; 0x32
    5830:	8b a9       	ldd	r24, Y+51	; 0x33
    5832:	9c a9       	ldd	r25, Y+52	; 0x34
    5834:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    5838:	dc 01       	movw	r26, r24
    583a:	cb 01       	movw	r24, r22
    583c:	98 ab       	std	Y+48, r25	; 0x30
    583e:	8f a7       	std	Y+47, r24	; 0x2f
    5840:	8f a5       	ldd	r24, Y+47	; 0x2f
    5842:	98 a9       	ldd	r25, Y+48	; 0x30
    5844:	9c a7       	std	Y+44, r25	; 0x2c
    5846:	8b a7       	std	Y+43, r24	; 0x2b
    5848:	8b a5       	ldd	r24, Y+43	; 0x2b
    584a:	9c a5       	ldd	r25, Y+44	; 0x2c
    584c:	01 97       	sbiw	r24, 0x01	; 1
    584e:	f1 f7       	brne	.-4      	; 0x584c <main+0x3f0>
    5850:	9c a7       	std	Y+44, r25	; 0x2c
    5852:	8b a7       	std	Y+43, r24	; 0x2b
    5854:	d2 c1       	rjmp	.+932    	; 0x5bfa <main+0x79e>
			_delay_ms(50);
		}
		else
		{
			LED_VoidOff(LED_Yellow);
    5856:	fe 01       	movw	r30, r28
    5858:	ef 5b       	subi	r30, 0xBF	; 191
    585a:	ff 4f       	sbci	r31, 0xFF	; 255
    585c:	60 81       	ld	r22, Z
    585e:	fe 01       	movw	r30, r28
    5860:	ee 5b       	subi	r30, 0xBE	; 190
    5862:	ff 4f       	sbci	r31, 0xFF	; 255
    5864:	70 81       	ld	r23, Z
    5866:	fe 01       	movw	r30, r28
    5868:	ed 5b       	subi	r30, 0xBD	; 189
    586a:	ff 4f       	sbci	r31, 0xFF	; 255
    586c:	80 81       	ld	r24, Z
    586e:	0e 94 34 1e 	call	0x3c68	; 0x3c68 <LED_VoidOff>

			CLCD_voidSetPosition ( 1,1 );
    5872:	81 e0       	ldi	r24, 0x01	; 1
    5874:	61 e0       	ldi	r22, 0x01	; 1
    5876:	0e 94 a2 22 	call	0x4544	; 0x4544 <CLCD_voidSetPosition>
			CLCD_voidSendString("warnning d=");
    587a:	85 e6       	ldi	r24, 0x65	; 101
    587c:	90 e0       	ldi	r25, 0x00	; 0
    587e:	0e 94 79 22 	call	0x44f2	; 0x44f2 <CLCD_voidSendString>
			CLCD_voidSendNumber(  Distance     );
    5882:	89 ad       	ldd	r24, Y+57	; 0x39
    5884:	9a ad       	ldd	r25, Y+58	; 0x3a
    5886:	5c 01       	movw	r10, r24
    5888:	cc 24       	eor	r12, r12
    588a:	dd 24       	eor	r13, r13
    588c:	ee 24       	eor	r14, r14
    588e:	ff 24       	eor	r15, r15
    5890:	87 01       	movw	r16, r14
    5892:	2a 2d       	mov	r18, r10
    5894:	3b 2d       	mov	r19, r11
    5896:	4c 2d       	mov	r20, r12
    5898:	5d 2d       	mov	r21, r13
    589a:	6e 2d       	mov	r22, r14
    589c:	7f 2d       	mov	r23, r15
    589e:	80 2f       	mov	r24, r16
    58a0:	91 2f       	mov	r25, r17
    58a2:	0e 94 48 23 	call	0x4690	; 0x4690 <CLCD_voidSendNumber>
			CLCD_voidSendString("cm");
    58a6:	81 e7       	ldi	r24, 0x71	; 113
    58a8:	90 e0       	ldi	r25, 0x00	; 0
    58aa:	0e 94 79 22 	call	0x44f2	; 0x44f2 <CLCD_voidSendString>
    58ae:	80 e0       	ldi	r24, 0x00	; 0
    58b0:	90 e0       	ldi	r25, 0x00	; 0
    58b2:	a0 ef       	ldi	r26, 0xF0	; 240
    58b4:	b1 e4       	ldi	r27, 0x41	; 65
    58b6:	8f a3       	std	Y+39, r24	; 0x27
    58b8:	98 a7       	std	Y+40, r25	; 0x28
    58ba:	a9 a7       	std	Y+41, r26	; 0x29
    58bc:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    58be:	6f a1       	ldd	r22, Y+39	; 0x27
    58c0:	78 a5       	ldd	r23, Y+40	; 0x28
    58c2:	89 a5       	ldd	r24, Y+41	; 0x29
    58c4:	9a a5       	ldd	r25, Y+42	; 0x2a
    58c6:	20 e0       	ldi	r18, 0x00	; 0
    58c8:	30 e0       	ldi	r19, 0x00	; 0
    58ca:	4a ef       	ldi	r20, 0xFA	; 250
    58cc:	54 e4       	ldi	r21, 0x44	; 68
    58ce:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    58d2:	dc 01       	movw	r26, r24
    58d4:	cb 01       	movw	r24, r22
    58d6:	8b a3       	std	Y+35, r24	; 0x23
    58d8:	9c a3       	std	Y+36, r25	; 0x24
    58da:	ad a3       	std	Y+37, r26	; 0x25
    58dc:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    58de:	6b a1       	ldd	r22, Y+35	; 0x23
    58e0:	7c a1       	ldd	r23, Y+36	; 0x24
    58e2:	8d a1       	ldd	r24, Y+37	; 0x25
    58e4:	9e a1       	ldd	r25, Y+38	; 0x26
    58e6:	20 e0       	ldi	r18, 0x00	; 0
    58e8:	30 e0       	ldi	r19, 0x00	; 0
    58ea:	40 e8       	ldi	r20, 0x80	; 128
    58ec:	5f e3       	ldi	r21, 0x3F	; 63
    58ee:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    58f2:	88 23       	and	r24, r24
    58f4:	2c f4       	brge	.+10     	; 0x5900 <main+0x4a4>
		__ticks = 1;
    58f6:	81 e0       	ldi	r24, 0x01	; 1
    58f8:	90 e0       	ldi	r25, 0x00	; 0
    58fa:	9a a3       	std	Y+34, r25	; 0x22
    58fc:	89 a3       	std	Y+33, r24	; 0x21
    58fe:	3f c0       	rjmp	.+126    	; 0x597e <main+0x522>
	else if (__tmp > 65535)
    5900:	6b a1       	ldd	r22, Y+35	; 0x23
    5902:	7c a1       	ldd	r23, Y+36	; 0x24
    5904:	8d a1       	ldd	r24, Y+37	; 0x25
    5906:	9e a1       	ldd	r25, Y+38	; 0x26
    5908:	20 e0       	ldi	r18, 0x00	; 0
    590a:	3f ef       	ldi	r19, 0xFF	; 255
    590c:	4f e7       	ldi	r20, 0x7F	; 127
    590e:	57 e4       	ldi	r21, 0x47	; 71
    5910:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    5914:	18 16       	cp	r1, r24
    5916:	4c f5       	brge	.+82     	; 0x596a <main+0x50e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5918:	6f a1       	ldd	r22, Y+39	; 0x27
    591a:	78 a5       	ldd	r23, Y+40	; 0x28
    591c:	89 a5       	ldd	r24, Y+41	; 0x29
    591e:	9a a5       	ldd	r25, Y+42	; 0x2a
    5920:	20 e0       	ldi	r18, 0x00	; 0
    5922:	30 e0       	ldi	r19, 0x00	; 0
    5924:	40 e2       	ldi	r20, 0x20	; 32
    5926:	51 e4       	ldi	r21, 0x41	; 65
    5928:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    592c:	dc 01       	movw	r26, r24
    592e:	cb 01       	movw	r24, r22
    5930:	bc 01       	movw	r22, r24
    5932:	cd 01       	movw	r24, r26
    5934:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    5938:	dc 01       	movw	r26, r24
    593a:	cb 01       	movw	r24, r22
    593c:	9a a3       	std	Y+34, r25	; 0x22
    593e:	89 a3       	std	Y+33, r24	; 0x21
    5940:	0f c0       	rjmp	.+30     	; 0x5960 <main+0x504>
    5942:	88 ec       	ldi	r24, 0xC8	; 200
    5944:	90 e0       	ldi	r25, 0x00	; 0
    5946:	98 a3       	std	Y+32, r25	; 0x20
    5948:	8f 8f       	std	Y+31, r24	; 0x1f
    594a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    594c:	98 a1       	ldd	r25, Y+32	; 0x20
    594e:	01 97       	sbiw	r24, 0x01	; 1
    5950:	f1 f7       	brne	.-4      	; 0x594e <main+0x4f2>
    5952:	98 a3       	std	Y+32, r25	; 0x20
    5954:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5956:	89 a1       	ldd	r24, Y+33	; 0x21
    5958:	9a a1       	ldd	r25, Y+34	; 0x22
    595a:	01 97       	sbiw	r24, 0x01	; 1
    595c:	9a a3       	std	Y+34, r25	; 0x22
    595e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5960:	89 a1       	ldd	r24, Y+33	; 0x21
    5962:	9a a1       	ldd	r25, Y+34	; 0x22
    5964:	00 97       	sbiw	r24, 0x00	; 0
    5966:	69 f7       	brne	.-38     	; 0x5942 <main+0x4e6>
    5968:	14 c0       	rjmp	.+40     	; 0x5992 <main+0x536>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    596a:	6b a1       	ldd	r22, Y+35	; 0x23
    596c:	7c a1       	ldd	r23, Y+36	; 0x24
    596e:	8d a1       	ldd	r24, Y+37	; 0x25
    5970:	9e a1       	ldd	r25, Y+38	; 0x26
    5972:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    5976:	dc 01       	movw	r26, r24
    5978:	cb 01       	movw	r24, r22
    597a:	9a a3       	std	Y+34, r25	; 0x22
    597c:	89 a3       	std	Y+33, r24	; 0x21
    597e:	89 a1       	ldd	r24, Y+33	; 0x21
    5980:	9a a1       	ldd	r25, Y+34	; 0x22
    5982:	9e 8f       	std	Y+30, r25	; 0x1e
    5984:	8d 8f       	std	Y+29, r24	; 0x1d
    5986:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5988:	9e 8d       	ldd	r25, Y+30	; 0x1e
    598a:	01 97       	sbiw	r24, 0x01	; 1
    598c:	f1 f7       	brne	.-4      	; 0x598a <main+0x52e>
    598e:	9e 8f       	std	Y+30, r25	; 0x1e
    5990:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(30);

			if(Distance>50)
    5992:	89 ad       	ldd	r24, Y+57	; 0x39
    5994:	9a ad       	ldd	r25, Y+58	; 0x3a
    5996:	83 33       	cpi	r24, 0x33	; 51
    5998:	91 05       	cpc	r25, r1
    599a:	28 f1       	brcs	.+74     	; 0x59e6 <main+0x58a>
			{
				DIO_enumSetPinValue(DIO_PORTC, DIO_PIN5, DIO_PIN_HIGH);
    599c:	82 e0       	ldi	r24, 0x02	; 2
    599e:	65 e0       	ldi	r22, 0x05	; 5
    59a0:	41 e0       	ldi	r20, 0x01	; 1
    59a2:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
				LED_VoidOff(LED_Red);
    59a6:	fe 01       	movw	r30, r28
    59a8:	ec 5b       	subi	r30, 0xBC	; 188
    59aa:	ff 4f       	sbci	r31, 0xFF	; 255
    59ac:	60 81       	ld	r22, Z
    59ae:	71 81       	ldd	r23, Z+1	; 0x01
    59b0:	82 81       	ldd	r24, Z+2	; 0x02
    59b2:	0e 94 34 1e 	call	0x3c68	; 0x3c68 <LED_VoidOff>
				LED_VoidOn(LED_green);
    59b6:	fe 01       	movw	r30, r28
    59b8:	e9 5b       	subi	r30, 0xB9	; 185
    59ba:	ff 4f       	sbci	r31, 0xFF	; 255
    59bc:	60 81       	ld	r22, Z
    59be:	71 81       	ldd	r23, Z+1	; 0x01
    59c0:	82 81       	ldd	r24, Z+2	; 0x02
    59c2:	0e 94 12 1e 	call	0x3c24	; 0x3c24 <LED_VoidOn>
				CLCD_voidSetPosition    ( 2,1 );
    59c6:	82 e0       	ldi	r24, 0x02	; 2
    59c8:	61 e0       	ldi	r22, 0x01	; 1
    59ca:	0e 94 a2 22 	call	0x4544	; 0x4544 <CLCD_voidSetPosition>
				CLCD_voidSendString("Decrease Speed");
    59ce:	84 e7       	ldi	r24, 0x74	; 116
    59d0:	90 e0       	ldi	r25, 0x00	; 0
    59d2:	0e 94 79 22 	call	0x44f2	; 0x44f2 <CLCD_voidSendString>

				CLCD_voidSetPosition    (  2,3 );
    59d6:	82 e0       	ldi	r24, 0x02	; 2
    59d8:	63 e0       	ldi	r22, 0x03	; 3
    59da:	0e 94 a2 22 	call	0x4544	; 0x4544 <CLCD_voidSetPosition>
				//	MUART_voidSendString("I Decrease Speed");
				MUART_voidSendData('D');
    59de:	84 e4       	ldi	r24, 0x44	; 68
    59e0:	0e 94 38 15 	call	0x2a70	; 0x2a70 <MUART_voidSendData>
    59e4:	98 c0       	rjmp	.+304    	; 0x5b16 <main+0x6ba>
			}
			else if(Distance<50)
    59e6:	89 ad       	ldd	r24, Y+57	; 0x39
    59e8:	9a ad       	ldd	r25, Y+58	; 0x3a
    59ea:	82 33       	cpi	r24, 0x32	; 50
    59ec:	91 05       	cpc	r25, r1
    59ee:	08 f0       	brcs	.+2      	; 0x59f2 <main+0x596>
    59f0:	92 c0       	rjmp	.+292    	; 0x5b16 <main+0x6ba>
			{
				LED_VoidOff(LED_green);
    59f2:	fe 01       	movw	r30, r28
    59f4:	e9 5b       	subi	r30, 0xB9	; 185
    59f6:	ff 4f       	sbci	r31, 0xFF	; 255
    59f8:	60 81       	ld	r22, Z
    59fa:	71 81       	ldd	r23, Z+1	; 0x01
    59fc:	82 81       	ldd	r24, Z+2	; 0x02
    59fe:	0e 94 34 1e 	call	0x3c68	; 0x3c68 <LED_VoidOff>
				LED_VoidOn(LED_Red);
    5a02:	fe 01       	movw	r30, r28
    5a04:	ec 5b       	subi	r30, 0xBC	; 188
    5a06:	ff 4f       	sbci	r31, 0xFF	; 255
    5a08:	60 81       	ld	r22, Z
    5a0a:	71 81       	ldd	r23, Z+1	; 0x01
    5a0c:	82 81       	ldd	r24, Z+2	; 0x02
    5a0e:	0e 94 12 1e 	call	0x3c24	; 0x3c24 <LED_VoidOn>
				CLCD_voidSetPosition ( 2,1 );
    5a12:	82 e0       	ldi	r24, 0x02	; 2
    5a14:	61 e0       	ldi	r22, 0x01	; 1
    5a16:	0e 94 a2 22 	call	0x4544	; 0x4544 <CLCD_voidSetPosition>
				CLCD_voidSendString("You must stop");
    5a1a:	83 e8       	ldi	r24, 0x83	; 131
    5a1c:	90 e0       	ldi	r25, 0x00	; 0
    5a1e:	0e 94 79 22 	call	0x44f2	; 0x44f2 <CLCD_voidSendString>
				DIO_enumSetPinValue(DIO_PORTC, DIO_PIN5, DIO_PIN_LOW);
    5a22:	82 e0       	ldi	r24, 0x02	; 2
    5a24:	65 e0       	ldi	r22, 0x05	; 5
    5a26:	40 e0       	ldi	r20, 0x00	; 0
    5a28:	0e 94 08 19 	call	0x3210	; 0x3210 <DIO_enumSetPinValue>
    5a2c:	80 e0       	ldi	r24, 0x00	; 0
    5a2e:	90 e0       	ldi	r25, 0x00	; 0
    5a30:	a0 ef       	ldi	r26, 0xF0	; 240
    5a32:	b1 e4       	ldi	r27, 0x41	; 65
    5a34:	89 8f       	std	Y+25, r24	; 0x19
    5a36:	9a 8f       	std	Y+26, r25	; 0x1a
    5a38:	ab 8f       	std	Y+27, r26	; 0x1b
    5a3a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5a3c:	69 8d       	ldd	r22, Y+25	; 0x19
    5a3e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5a40:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5a42:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5a44:	20 e0       	ldi	r18, 0x00	; 0
    5a46:	30 e0       	ldi	r19, 0x00	; 0
    5a48:	4a ef       	ldi	r20, 0xFA	; 250
    5a4a:	54 e4       	ldi	r21, 0x44	; 68
    5a4c:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    5a50:	dc 01       	movw	r26, r24
    5a52:	cb 01       	movw	r24, r22
    5a54:	8d 8b       	std	Y+21, r24	; 0x15
    5a56:	9e 8b       	std	Y+22, r25	; 0x16
    5a58:	af 8b       	std	Y+23, r26	; 0x17
    5a5a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    5a5c:	6d 89       	ldd	r22, Y+21	; 0x15
    5a5e:	7e 89       	ldd	r23, Y+22	; 0x16
    5a60:	8f 89       	ldd	r24, Y+23	; 0x17
    5a62:	98 8d       	ldd	r25, Y+24	; 0x18
    5a64:	20 e0       	ldi	r18, 0x00	; 0
    5a66:	30 e0       	ldi	r19, 0x00	; 0
    5a68:	40 e8       	ldi	r20, 0x80	; 128
    5a6a:	5f e3       	ldi	r21, 0x3F	; 63
    5a6c:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    5a70:	88 23       	and	r24, r24
    5a72:	2c f4       	brge	.+10     	; 0x5a7e <main+0x622>
		__ticks = 1;
    5a74:	81 e0       	ldi	r24, 0x01	; 1
    5a76:	90 e0       	ldi	r25, 0x00	; 0
    5a78:	9c 8b       	std	Y+20, r25	; 0x14
    5a7a:	8b 8b       	std	Y+19, r24	; 0x13
    5a7c:	3f c0       	rjmp	.+126    	; 0x5afc <main+0x6a0>
	else if (__tmp > 65535)
    5a7e:	6d 89       	ldd	r22, Y+21	; 0x15
    5a80:	7e 89       	ldd	r23, Y+22	; 0x16
    5a82:	8f 89       	ldd	r24, Y+23	; 0x17
    5a84:	98 8d       	ldd	r25, Y+24	; 0x18
    5a86:	20 e0       	ldi	r18, 0x00	; 0
    5a88:	3f ef       	ldi	r19, 0xFF	; 255
    5a8a:	4f e7       	ldi	r20, 0x7F	; 127
    5a8c:	57 e4       	ldi	r21, 0x47	; 71
    5a8e:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    5a92:	18 16       	cp	r1, r24
    5a94:	4c f5       	brge	.+82     	; 0x5ae8 <main+0x68c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5a96:	69 8d       	ldd	r22, Y+25	; 0x19
    5a98:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5a9a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5a9c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5a9e:	20 e0       	ldi	r18, 0x00	; 0
    5aa0:	30 e0       	ldi	r19, 0x00	; 0
    5aa2:	40 e2       	ldi	r20, 0x20	; 32
    5aa4:	51 e4       	ldi	r21, 0x41	; 65
    5aa6:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    5aaa:	dc 01       	movw	r26, r24
    5aac:	cb 01       	movw	r24, r22
    5aae:	bc 01       	movw	r22, r24
    5ab0:	cd 01       	movw	r24, r26
    5ab2:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    5ab6:	dc 01       	movw	r26, r24
    5ab8:	cb 01       	movw	r24, r22
    5aba:	9c 8b       	std	Y+20, r25	; 0x14
    5abc:	8b 8b       	std	Y+19, r24	; 0x13
    5abe:	0f c0       	rjmp	.+30     	; 0x5ade <main+0x682>
    5ac0:	88 ec       	ldi	r24, 0xC8	; 200
    5ac2:	90 e0       	ldi	r25, 0x00	; 0
    5ac4:	9a 8b       	std	Y+18, r25	; 0x12
    5ac6:	89 8b       	std	Y+17, r24	; 0x11
    5ac8:	89 89       	ldd	r24, Y+17	; 0x11
    5aca:	9a 89       	ldd	r25, Y+18	; 0x12
    5acc:	01 97       	sbiw	r24, 0x01	; 1
    5ace:	f1 f7       	brne	.-4      	; 0x5acc <main+0x670>
    5ad0:	9a 8b       	std	Y+18, r25	; 0x12
    5ad2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5ad4:	8b 89       	ldd	r24, Y+19	; 0x13
    5ad6:	9c 89       	ldd	r25, Y+20	; 0x14
    5ad8:	01 97       	sbiw	r24, 0x01	; 1
    5ada:	9c 8b       	std	Y+20, r25	; 0x14
    5adc:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5ade:	8b 89       	ldd	r24, Y+19	; 0x13
    5ae0:	9c 89       	ldd	r25, Y+20	; 0x14
    5ae2:	00 97       	sbiw	r24, 0x00	; 0
    5ae4:	69 f7       	brne	.-38     	; 0x5ac0 <main+0x664>
    5ae6:	14 c0       	rjmp	.+40     	; 0x5b10 <main+0x6b4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5ae8:	6d 89       	ldd	r22, Y+21	; 0x15
    5aea:	7e 89       	ldd	r23, Y+22	; 0x16
    5aec:	8f 89       	ldd	r24, Y+23	; 0x17
    5aee:	98 8d       	ldd	r25, Y+24	; 0x18
    5af0:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    5af4:	dc 01       	movw	r26, r24
    5af6:	cb 01       	movw	r24, r22
    5af8:	9c 8b       	std	Y+20, r25	; 0x14
    5afa:	8b 8b       	std	Y+19, r24	; 0x13
    5afc:	8b 89       	ldd	r24, Y+19	; 0x13
    5afe:	9c 89       	ldd	r25, Y+20	; 0x14
    5b00:	98 8b       	std	Y+16, r25	; 0x10
    5b02:	8f 87       	std	Y+15, r24	; 0x0f
    5b04:	8f 85       	ldd	r24, Y+15	; 0x0f
    5b06:	98 89       	ldd	r25, Y+16	; 0x10
    5b08:	01 97       	sbiw	r24, 0x01	; 1
    5b0a:	f1 f7       	brne	.-4      	; 0x5b08 <main+0x6ac>
    5b0c:	98 8b       	std	Y+16, r25	; 0x10
    5b0e:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(30);
				//MUART_voidSendString("I Must Stop");
				MUART_voidSendData('M');
    5b10:	8d e4       	ldi	r24, 0x4D	; 77
    5b12:	0e 94 38 15 	call	0x2a70	; 0x2a70 <MUART_voidSendData>
    5b16:	80 e0       	ldi	r24, 0x00	; 0
    5b18:	90 e0       	ldi	r25, 0x00	; 0
    5b1a:	a0 ef       	ldi	r26, 0xF0	; 240
    5b1c:	b1 e4       	ldi	r27, 0x41	; 65
    5b1e:	8b 87       	std	Y+11, r24	; 0x0b
    5b20:	9c 87       	std	Y+12, r25	; 0x0c
    5b22:	ad 87       	std	Y+13, r26	; 0x0d
    5b24:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5b26:	6b 85       	ldd	r22, Y+11	; 0x0b
    5b28:	7c 85       	ldd	r23, Y+12	; 0x0c
    5b2a:	8d 85       	ldd	r24, Y+13	; 0x0d
    5b2c:	9e 85       	ldd	r25, Y+14	; 0x0e
    5b2e:	20 e0       	ldi	r18, 0x00	; 0
    5b30:	30 e0       	ldi	r19, 0x00	; 0
    5b32:	4a ef       	ldi	r20, 0xFA	; 250
    5b34:	54 e4       	ldi	r21, 0x44	; 68
    5b36:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    5b3a:	dc 01       	movw	r26, r24
    5b3c:	cb 01       	movw	r24, r22
    5b3e:	8f 83       	std	Y+7, r24	; 0x07
    5b40:	98 87       	std	Y+8, r25	; 0x08
    5b42:	a9 87       	std	Y+9, r26	; 0x09
    5b44:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5b46:	6f 81       	ldd	r22, Y+7	; 0x07
    5b48:	78 85       	ldd	r23, Y+8	; 0x08
    5b4a:	89 85       	ldd	r24, Y+9	; 0x09
    5b4c:	9a 85       	ldd	r25, Y+10	; 0x0a
    5b4e:	20 e0       	ldi	r18, 0x00	; 0
    5b50:	30 e0       	ldi	r19, 0x00	; 0
    5b52:	40 e8       	ldi	r20, 0x80	; 128
    5b54:	5f e3       	ldi	r21, 0x3F	; 63
    5b56:	0e 94 29 12 	call	0x2452	; 0x2452 <__ltsf2>
    5b5a:	88 23       	and	r24, r24
    5b5c:	2c f4       	brge	.+10     	; 0x5b68 <main+0x70c>
		__ticks = 1;
    5b5e:	81 e0       	ldi	r24, 0x01	; 1
    5b60:	90 e0       	ldi	r25, 0x00	; 0
    5b62:	9e 83       	std	Y+6, r25	; 0x06
    5b64:	8d 83       	std	Y+5, r24	; 0x05
    5b66:	3f c0       	rjmp	.+126    	; 0x5be6 <main+0x78a>
	else if (__tmp > 65535)
    5b68:	6f 81       	ldd	r22, Y+7	; 0x07
    5b6a:	78 85       	ldd	r23, Y+8	; 0x08
    5b6c:	89 85       	ldd	r24, Y+9	; 0x09
    5b6e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5b70:	20 e0       	ldi	r18, 0x00	; 0
    5b72:	3f ef       	ldi	r19, 0xFF	; 255
    5b74:	4f e7       	ldi	r20, 0x7F	; 127
    5b76:	57 e4       	ldi	r21, 0x47	; 71
    5b78:	0e 94 c9 11 	call	0x2392	; 0x2392 <__gtsf2>
    5b7c:	18 16       	cp	r1, r24
    5b7e:	4c f5       	brge	.+82     	; 0x5bd2 <main+0x776>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5b80:	6b 85       	ldd	r22, Y+11	; 0x0b
    5b82:	7c 85       	ldd	r23, Y+12	; 0x0c
    5b84:	8d 85       	ldd	r24, Y+13	; 0x0d
    5b86:	9e 85       	ldd	r25, Y+14	; 0x0e
    5b88:	20 e0       	ldi	r18, 0x00	; 0
    5b8a:	30 e0       	ldi	r19, 0x00	; 0
    5b8c:	40 e2       	ldi	r20, 0x20	; 32
    5b8e:	51 e4       	ldi	r21, 0x41	; 65
    5b90:	0e 94 23 10 	call	0x2046	; 0x2046 <__mulsf3>
    5b94:	dc 01       	movw	r26, r24
    5b96:	cb 01       	movw	r24, r22
    5b98:	bc 01       	movw	r22, r24
    5b9a:	cd 01       	movw	r24, r26
    5b9c:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    5ba0:	dc 01       	movw	r26, r24
    5ba2:	cb 01       	movw	r24, r22
    5ba4:	9e 83       	std	Y+6, r25	; 0x06
    5ba6:	8d 83       	std	Y+5, r24	; 0x05
    5ba8:	0f c0       	rjmp	.+30     	; 0x5bc8 <main+0x76c>
    5baa:	88 ec       	ldi	r24, 0xC8	; 200
    5bac:	90 e0       	ldi	r25, 0x00	; 0
    5bae:	9c 83       	std	Y+4, r25	; 0x04
    5bb0:	8b 83       	std	Y+3, r24	; 0x03
    5bb2:	8b 81       	ldd	r24, Y+3	; 0x03
    5bb4:	9c 81       	ldd	r25, Y+4	; 0x04
    5bb6:	01 97       	sbiw	r24, 0x01	; 1
    5bb8:	f1 f7       	brne	.-4      	; 0x5bb6 <main+0x75a>
    5bba:	9c 83       	std	Y+4, r25	; 0x04
    5bbc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5bbe:	8d 81       	ldd	r24, Y+5	; 0x05
    5bc0:	9e 81       	ldd	r25, Y+6	; 0x06
    5bc2:	01 97       	sbiw	r24, 0x01	; 1
    5bc4:	9e 83       	std	Y+6, r25	; 0x06
    5bc6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5bc8:	8d 81       	ldd	r24, Y+5	; 0x05
    5bca:	9e 81       	ldd	r25, Y+6	; 0x06
    5bcc:	00 97       	sbiw	r24, 0x00	; 0
    5bce:	69 f7       	brne	.-38     	; 0x5baa <main+0x74e>
    5bd0:	14 c0       	rjmp	.+40     	; 0x5bfa <main+0x79e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5bd2:	6f 81       	ldd	r22, Y+7	; 0x07
    5bd4:	78 85       	ldd	r23, Y+8	; 0x08
    5bd6:	89 85       	ldd	r24, Y+9	; 0x09
    5bd8:	9a 85       	ldd	r25, Y+10	; 0x0a
    5bda:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    5bde:	dc 01       	movw	r26, r24
    5be0:	cb 01       	movw	r24, r22
    5be2:	9e 83       	std	Y+6, r25	; 0x06
    5be4:	8d 83       	std	Y+5, r24	; 0x05
    5be6:	8d 81       	ldd	r24, Y+5	; 0x05
    5be8:	9e 81       	ldd	r25, Y+6	; 0x06
    5bea:	9a 83       	std	Y+2, r25	; 0x02
    5bec:	89 83       	std	Y+1, r24	; 0x01
    5bee:	89 81       	ldd	r24, Y+1	; 0x01
    5bf0:	9a 81       	ldd	r25, Y+2	; 0x02
    5bf2:	01 97       	sbiw	r24, 0x01	; 1
    5bf4:	f1 f7       	brne	.-4      	; 0x5bf2 <main+0x796>
    5bf6:	9a 83       	std	Y+2, r25	; 0x02
    5bf8:	89 83       	std	Y+1, r24	; 0x01
			}
			_delay_ms(30);
		}
		CLCD_voidClearScreen();
    5bfa:	0e 94 a5 28 	call	0x514a	; 0x514a <CLCD_voidClearScreen>
    5bfe:	28 cd       	rjmp	.-1456   	; 0x5650 <main+0x1f4>

00005c00 <__mulsi3>:
    5c00:	62 9f       	mul	r22, r18
    5c02:	d0 01       	movw	r26, r0
    5c04:	73 9f       	mul	r23, r19
    5c06:	f0 01       	movw	r30, r0
    5c08:	82 9f       	mul	r24, r18
    5c0a:	e0 0d       	add	r30, r0
    5c0c:	f1 1d       	adc	r31, r1
    5c0e:	64 9f       	mul	r22, r20
    5c10:	e0 0d       	add	r30, r0
    5c12:	f1 1d       	adc	r31, r1
    5c14:	92 9f       	mul	r25, r18
    5c16:	f0 0d       	add	r31, r0
    5c18:	83 9f       	mul	r24, r19
    5c1a:	f0 0d       	add	r31, r0
    5c1c:	74 9f       	mul	r23, r20
    5c1e:	f0 0d       	add	r31, r0
    5c20:	65 9f       	mul	r22, r21
    5c22:	f0 0d       	add	r31, r0
    5c24:	99 27       	eor	r25, r25
    5c26:	72 9f       	mul	r23, r18
    5c28:	b0 0d       	add	r27, r0
    5c2a:	e1 1d       	adc	r30, r1
    5c2c:	f9 1f       	adc	r31, r25
    5c2e:	63 9f       	mul	r22, r19
    5c30:	b0 0d       	add	r27, r0
    5c32:	e1 1d       	adc	r30, r1
    5c34:	f9 1f       	adc	r31, r25
    5c36:	bd 01       	movw	r22, r26
    5c38:	cf 01       	movw	r24, r30
    5c3a:	11 24       	eor	r1, r1
    5c3c:	08 95       	ret

00005c3e <__udivmodsi4>:
    5c3e:	a1 e2       	ldi	r26, 0x21	; 33
    5c40:	1a 2e       	mov	r1, r26
    5c42:	aa 1b       	sub	r26, r26
    5c44:	bb 1b       	sub	r27, r27
    5c46:	fd 01       	movw	r30, r26
    5c48:	0d c0       	rjmp	.+26     	; 0x5c64 <__udivmodsi4_ep>

00005c4a <__udivmodsi4_loop>:
    5c4a:	aa 1f       	adc	r26, r26
    5c4c:	bb 1f       	adc	r27, r27
    5c4e:	ee 1f       	adc	r30, r30
    5c50:	ff 1f       	adc	r31, r31
    5c52:	a2 17       	cp	r26, r18
    5c54:	b3 07       	cpc	r27, r19
    5c56:	e4 07       	cpc	r30, r20
    5c58:	f5 07       	cpc	r31, r21
    5c5a:	20 f0       	brcs	.+8      	; 0x5c64 <__udivmodsi4_ep>
    5c5c:	a2 1b       	sub	r26, r18
    5c5e:	b3 0b       	sbc	r27, r19
    5c60:	e4 0b       	sbc	r30, r20
    5c62:	f5 0b       	sbc	r31, r21

00005c64 <__udivmodsi4_ep>:
    5c64:	66 1f       	adc	r22, r22
    5c66:	77 1f       	adc	r23, r23
    5c68:	88 1f       	adc	r24, r24
    5c6a:	99 1f       	adc	r25, r25
    5c6c:	1a 94       	dec	r1
    5c6e:	69 f7       	brne	.-38     	; 0x5c4a <__udivmodsi4_loop>
    5c70:	60 95       	com	r22
    5c72:	70 95       	com	r23
    5c74:	80 95       	com	r24
    5c76:	90 95       	com	r25
    5c78:	9b 01       	movw	r18, r22
    5c7a:	ac 01       	movw	r20, r24
    5c7c:	bd 01       	movw	r22, r26
    5c7e:	cf 01       	movw	r24, r30
    5c80:	08 95       	ret

00005c82 <__prologue_saves__>:
    5c82:	2f 92       	push	r2
    5c84:	3f 92       	push	r3
    5c86:	4f 92       	push	r4
    5c88:	5f 92       	push	r5
    5c8a:	6f 92       	push	r6
    5c8c:	7f 92       	push	r7
    5c8e:	8f 92       	push	r8
    5c90:	9f 92       	push	r9
    5c92:	af 92       	push	r10
    5c94:	bf 92       	push	r11
    5c96:	cf 92       	push	r12
    5c98:	df 92       	push	r13
    5c9a:	ef 92       	push	r14
    5c9c:	ff 92       	push	r15
    5c9e:	0f 93       	push	r16
    5ca0:	1f 93       	push	r17
    5ca2:	cf 93       	push	r28
    5ca4:	df 93       	push	r29
    5ca6:	cd b7       	in	r28, 0x3d	; 61
    5ca8:	de b7       	in	r29, 0x3e	; 62
    5caa:	ca 1b       	sub	r28, r26
    5cac:	db 0b       	sbc	r29, r27
    5cae:	0f b6       	in	r0, 0x3f	; 63
    5cb0:	f8 94       	cli
    5cb2:	de bf       	out	0x3e, r29	; 62
    5cb4:	0f be       	out	0x3f, r0	; 63
    5cb6:	cd bf       	out	0x3d, r28	; 61
    5cb8:	09 94       	ijmp

00005cba <__epilogue_restores__>:
    5cba:	2a 88       	ldd	r2, Y+18	; 0x12
    5cbc:	39 88       	ldd	r3, Y+17	; 0x11
    5cbe:	48 88       	ldd	r4, Y+16	; 0x10
    5cc0:	5f 84       	ldd	r5, Y+15	; 0x0f
    5cc2:	6e 84       	ldd	r6, Y+14	; 0x0e
    5cc4:	7d 84       	ldd	r7, Y+13	; 0x0d
    5cc6:	8c 84       	ldd	r8, Y+12	; 0x0c
    5cc8:	9b 84       	ldd	r9, Y+11	; 0x0b
    5cca:	aa 84       	ldd	r10, Y+10	; 0x0a
    5ccc:	b9 84       	ldd	r11, Y+9	; 0x09
    5cce:	c8 84       	ldd	r12, Y+8	; 0x08
    5cd0:	df 80       	ldd	r13, Y+7	; 0x07
    5cd2:	ee 80       	ldd	r14, Y+6	; 0x06
    5cd4:	fd 80       	ldd	r15, Y+5	; 0x05
    5cd6:	0c 81       	ldd	r16, Y+4	; 0x04
    5cd8:	1b 81       	ldd	r17, Y+3	; 0x03
    5cda:	aa 81       	ldd	r26, Y+2	; 0x02
    5cdc:	b9 81       	ldd	r27, Y+1	; 0x01
    5cde:	ce 0f       	add	r28, r30
    5ce0:	d1 1d       	adc	r29, r1
    5ce2:	0f b6       	in	r0, 0x3f	; 63
    5ce4:	f8 94       	cli
    5ce6:	de bf       	out	0x3e, r29	; 62
    5ce8:	0f be       	out	0x3f, r0	; 63
    5cea:	cd bf       	out	0x3d, r28	; 61
    5cec:	ed 01       	movw	r28, r26
    5cee:	08 95       	ret

00005cf0 <_exit>:
    5cf0:	f8 94       	cli

00005cf2 <__stop_program>:
    5cf2:	ff cf       	rjmp	.-2      	; 0x5cf2 <__stop_program>
