{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735193301352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735193301353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 22:08:20 2024 " "Processing started: Wed Dec 25 22:08:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735193301353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1735193301353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c RISC-V " "Command: quartus_sta RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1735193301353 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1735193301496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1735193303878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193304056 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193304056 ""}
{ "Info" "ISTA_SDC_FOUND" "RISC-V.out.sdc " "Reading SDC File: 'RISC-V.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1735193307657 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1735193307801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193307801 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1735193307805 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1735193307807 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1735193307831 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735193308210 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735193308210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.061 " "Worst-case setup slack is -0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193308213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193308213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.061 clk  " "   -0.061              -0.061 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193308213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193308213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193308281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193308281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193308281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193308281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735193308284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735193308287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.858 " "Worst-case minimum pulse width slack is 4.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193308296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193308296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.858               0.000 clk  " "    4.858               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193308296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193308296 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193308532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193308532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193308532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193308532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.644 ns " "Worst Case Available Settling Time: 3.644 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193308532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193308532 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193308532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.061 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.061" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308628 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193308628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.061 (VIOLATED) " "Path #1: Setup slack is -0.061 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instr_decode:decodeStage\|RSstation\[1\] " "From Node    : instr_decode:decodeStage\|RSstation\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|altsyncram:regStatusBuffer_rtl_0\|altsyncram_m7s1:auto_generated\|ram_block1a2~porta_we_reg " "To Node      : reorderBuffer:rob\|altsyncram:regStatusBuffer_rtl_0\|altsyncram_m7s1:auto_generated\|ram_block1a2~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.542      4.542  R        clock network delay " "     4.542      4.542  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.542      0.000     uTco  instr_decode:decodeStage\|RSstation\[1\] " "     4.542      0.000     uTco  instr_decode:decodeStage\|RSstation\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.542      0.000 RR  CELL  decodeStage\|RSstation\[1\]\|q " "     4.542      0.000 RR  CELL  decodeStage\|RSstation\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.174      0.632 RR    IC  instrRenameStage\|arbiter\|Add1~9\|datab " "     5.174      0.632 RR    IC  instrRenameStage\|arbiter\|Add1~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.475      1.301 RR  CELL  instrRenameStage\|arbiter\|Add1~9\|sumout " "     6.475      1.301 RR  CELL  instrRenameStage\|arbiter\|Add1~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.698      0.223 RR    IC  decodeStage\|Selector0~3\|dataa " "     6.698      0.223 RR    IC  decodeStage\|Selector0~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.267      0.569 RR  CELL  decodeStage\|Selector0~3\|combout " "     7.267      0.569 RR  CELL  decodeStage\|Selector0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.512      0.245 RR    IC  decodeStage\|Selector0~4\|datab " "     7.512      0.245 RR    IC  decodeStage\|Selector0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.058      0.546 RR  CELL  decodeStage\|Selector0~4\|combout " "     8.058      0.546 RR  CELL  decodeStage\|Selector0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.311      0.253 RR    IC  rob\|always1~0\|dataf " "     8.311      0.253 RR    IC  rob\|always1~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.401      0.090 RF  CELL  rob\|always1~0\|combout " "     8.401      0.090 RF  CELL  rob\|always1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.531      1.130 FF    IC  rob\|regStatusBuffer_rtl_0\|auto_generated\|ram_block1a2\|portawe " "     9.531      1.130 FF    IC  rob\|regStatusBuffer_rtl_0\|auto_generated\|ram_block1a2\|portawe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.990      2.459 FF  CELL  reorderBuffer:rob\|altsyncram:regStatusBuffer_rtl_0\|altsyncram_m7s1:auto_generated\|ram_block1a2~porta_we_reg " "    11.990      2.459 FF  CELL  reorderBuffer:rob\|altsyncram:regStatusBuffer_rtl_0\|altsyncram_m7s1:auto_generated\|ram_block1a2~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.909      5.659  F        clock network delay " "    11.909      5.659  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.029      0.120           clock pessimism removed " "    12.029      0.120           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.929     -0.100           clock uncertainty " "    11.929     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.929      0.000     uTsu  reorderBuffer:rob\|altsyncram:regStatusBuffer_rtl_0\|altsyncram_m7s1:auto_generated\|ram_block1a2~porta_we_reg " "    11.929      0.000     uTsu  reorderBuffer:rob\|altsyncram:regStatusBuffer_rtl_0\|altsyncram_m7s1:auto_generated\|ram_block1a2~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.990 " "Data Arrival Time  :    11.990" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.929 " "Data Required Time :    11.929" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.061 (VIOLATED) " "Slack              :    -0.061 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308629 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193308629 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308705 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193308705 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[2\] " "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inputBus.PHTIndex\[2\] " "To Node      : inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.286      4.286  R        clock network delay " "     4.286      4.286  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.286      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[2\] " "     4.286      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.286      0.000 FF  CELL  fetchStage\|GHRIndex\[2\]\|q " "     4.286      0.000 FF  CELL  fetchStage\|GHRIndex\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.583      0.297 FF    IC  decodeStage\|PHTIndex~2\|dataf " "     4.583      0.297 FF    IC  decodeStage\|PHTIndex~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.631      0.048 FF  CELL  decodeStage\|PHTIndex~2\|combout " "     4.631      0.048 FF  CELL  decodeStage\|PHTIndex~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.631      0.000 FF    IC  inputBus.PHTIndex\[2\]\|d " "     4.631      0.000 FF    IC  inputBus.PHTIndex\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.698      0.067 FF  CELL  inputBus.PHTIndex\[2\] " "     4.698      0.067 FF  CELL  inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.532      4.532  R        clock network delay " "     4.532      4.532  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.386     -0.146           clock pessimism removed " "     4.386     -0.146           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.386      0.000           clock uncertainty " "     4.386      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.386      0.000      uTh  inputBus.PHTIndex\[2\] " "     4.386      0.000      uTh  inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.698 " "Data Arrival Time  :     4.698" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.386 " "Data Required Time :     4.386" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193308706 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193308706 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1735193308712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1735193308879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1735193318483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193319443 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1735193319447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735193319679 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735193319679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.333 " "Worst-case setup slack is -0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193319681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193319681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -1.251 clk  " "   -0.333              -1.251 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193319681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193319681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193319768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193319768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clk  " "    0.308               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193319768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193319768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735193319771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735193319774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.796 " "Worst-case minimum pulse width slack is 4.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193319784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193319784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 clk  " "    4.796               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193319784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193319784 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193319992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193319992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193319992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193319992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.698 ns " "Worst Case Available Settling Time: 3.698 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193319992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193319992 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193319992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.333 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.333" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320078 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193320078 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.333 (VIOLATED) " "Path #1: Setup slack is -0.333 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instr_decode:decodeStage\|RSstation\[1\] " "From Node    : instr_decode:decodeStage\|RSstation\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|controlBuffer~31 " "To Node      : reorderBuffer:rob\|controlBuffer~31" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.720      4.720  R        clock network delay " "     4.720      4.720  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.720      0.000     uTco  instr_decode:decodeStage\|RSstation\[1\] " "     4.720      0.000     uTco  instr_decode:decodeStage\|RSstation\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.720      0.000 RR  CELL  decodeStage\|RSstation\[1\]\|q " "     4.720      0.000 RR  CELL  decodeStage\|RSstation\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.310      0.590 RR    IC  instrRenameStage\|arbiter\|Add1~9\|datab " "     5.310      0.590 RR    IC  instrRenameStage\|arbiter\|Add1~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.865      1.555 RR  CELL  instrRenameStage\|arbiter\|Add1~9\|sumout " "     6.865      1.555 RR  CELL  instrRenameStage\|arbiter\|Add1~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.072      0.207 RR    IC  decodeStage\|Selector0~3\|dataa " "     7.072      0.207 RR    IC  decodeStage\|Selector0~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.753      0.681 RR  CELL  decodeStage\|Selector0~3\|combout " "     7.753      0.681 RR  CELL  decodeStage\|Selector0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.012      0.259 RR    IC  decodeStage\|freeze\|datad " "     8.012      0.259 RR    IC  decodeStage\|freeze\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.611      0.599 RF  CELL  decodeStage\|freeze\|combout " "     8.611      0.599 RF  CELL  decodeStage\|freeze\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.205      0.594 FF    IC  rob\|controlBuffer~41\|datac " "     9.205      0.594 FF    IC  rob\|controlBuffer~41\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.807      0.602 FF  CELL  rob\|controlBuffer~41\|combout " "     9.807      0.602 FF  CELL  rob\|controlBuffer~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.153      0.346 FF    IC  rob\|controlBuffer~31\|asdata " "    10.153      0.346 FF    IC  rob\|controlBuffer~31\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.834      0.681 FF  CELL  reorderBuffer:rob\|controlBuffer~31 " "    10.834      0.681 FF  CELL  reorderBuffer:rob\|controlBuffer~31" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.500      4.250  F        clock network delay " "    10.500      4.250  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.601      0.101           clock pessimism removed " "    10.601      0.101           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.501     -0.100           clock uncertainty " "    10.501     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.501      0.000     uTsu  reorderBuffer:rob\|controlBuffer~31 " "    10.501      0.000     uTsu  reorderBuffer:rob\|controlBuffer~31" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.834 " "Data Arrival Time  :    10.834" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.501 " "Data Required Time :    10.501" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.333 (VIOLATED) " "Slack              :    -0.333 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320079 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193320079 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.308 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.308" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320163 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193320163 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.308  " "Path #1: Hold slack is 0.308 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[2\] " "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inputBus.PHTIndex\[2\] " "To Node      : inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.507      4.507  R        clock network delay " "     4.507      4.507  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.507      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[2\] " "     4.507      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.507      0.000 FF  CELL  fetchStage\|GHRIndex\[2\]\|q " "     4.507      0.000 FF  CELL  fetchStage\|GHRIndex\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.783      0.276 FF    IC  decodeStage\|PHTIndex~2\|dataf " "     4.783      0.276 FF    IC  decodeStage\|PHTIndex~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.837      0.054 FF  CELL  decodeStage\|PHTIndex~2\|combout " "     4.837      0.054 FF  CELL  decodeStage\|PHTIndex~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.837      0.000 FF    IC  inputBus.PHTIndex\[2\]\|d " "     4.837      0.000 FF    IC  inputBus.PHTIndex\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.908      0.071 FF  CELL  inputBus.PHTIndex\[2\] " "     4.908      0.071 FF  CELL  inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.707      4.707  R        clock network delay " "     4.707      4.707  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.600     -0.107           clock pessimism removed " "     4.600     -0.107           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.600      0.000           clock uncertainty " "     4.600      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.600      0.000      uTh  inputBus.PHTIndex\[2\] " "     4.600      0.000      uTh  inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.908 " "Data Arrival Time  :     4.908" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.600 " "Data Required Time :     4.600" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.308  " "Slack              :     0.308 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193320164 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193320164 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 125C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1735193320169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1735193320815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1735193330720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193331706 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1735193331710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.046 " "Worst-case setup slack is 3.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193331779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193331779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.046               0.000 clk  " "    3.046               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193331779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193331779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193331862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193331862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk  " "    0.168               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193331862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193331862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735193331865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735193331867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.079 " "Worst-case minimum pulse width slack is 5.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193331879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193331879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.079               0.000 clk  " "    5.079               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193331879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193331879 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193332070 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193332070 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193332070 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193332070 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.997 ns " "Worst Case Available Settling Time: 4.997 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193332070 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193332070 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193332070 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.046 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.046" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332160 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193332160 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.046  " "Path #1: Setup slack is 3.046 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready1 " "From Node    : reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ALURS:aluReservationStation\|ALURStationEntry:entry3\|busy " "To Node      : ALURS:aluReservationStation\|ALURStationEntry:entry3\|busy" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.688      2.438  F        clock network delay " "     8.688      2.438  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.688      0.000     uTco  reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready1 " "     8.688      0.000     uTco  reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.688      0.000 RR  CELL  rob\|renamebuffer\|ready1\|q " "     8.688      0.000 RR  CELL  rob\|renamebuffer\|ready1\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.833      0.145 RR    IC  instrRenameStage\|valdet1\|ready~0\|dataf " "     8.833      0.145 RR    IC  instrRenameStage\|valdet1\|ready~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.873      0.040 RR  CELL  instrRenameStage\|valdet1\|ready~0\|combout " "     8.873      0.040 RR  CELL  instrRenameStage\|valdet1\|ready~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.011      0.138 RR    IC  aluReservationStation\|entry4\|selectReq~0\|datac " "     9.011      0.138 RR    IC  aluReservationStation\|entry4\|selectReq~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.224      0.213 RF  CELL  aluReservationStation\|entry4\|selectReq~0\|combout " "     9.224      0.213 RF  CELL  aluReservationStation\|entry4\|selectReq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.387      0.163 FF    IC  aluReservationStation\|selectLogic\|Mux1~0\|datad " "     9.387      0.163 FF    IC  aluReservationStation\|selectLogic\|Mux1~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.560      0.173 FF  CELL  aluReservationStation\|selectLogic\|Mux1~0\|combout " "     9.560      0.173 FF  CELL  aluReservationStation\|selectLogic\|Mux1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.186      1.626 FF    IC  aluReservationStation\|entry3\|busy~0\|datab " "    11.186      1.626 FF    IC  aluReservationStation\|entry3\|busy~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.390      0.204 FR  CELL  aluReservationStation\|entry3\|busy~0\|combout " "    11.390      0.204 FR  CELL  aluReservationStation\|entry3\|busy~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.390      0.000 RR    IC  aluReservationStation\|entry3\|busy\|d " "    11.390      0.000 RR    IC  aluReservationStation\|entry3\|busy\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.521      0.131 RR  CELL  ALURS:aluReservationStation\|ALURStationEntry:entry3\|busy " "    11.521      0.131 RR  CELL  ALURS:aluReservationStation\|ALURStationEntry:entry3\|busy" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.640      2.140  R        clock network delay " "    14.640      2.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.667      0.027           clock pessimism removed " "    14.667      0.027           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.567     -0.100           clock uncertainty " "    14.567     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.567      0.000     uTsu  ALURS:aluReservationStation\|ALURStationEntry:entry3\|busy " "    14.567      0.000     uTsu  ALURS:aluReservationStation\|ALURStationEntry:entry3\|busy" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.521 " "Data Arrival Time  :    11.521" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.567 " "Data Required Time :    14.567" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.046  " "Slack              :     3.046 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332161 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193332161 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.168 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.168" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332241 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193332241 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.168  " "Path #1: Hold slack is 0.168 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[2\] " "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inputBus.PHTIndex\[2\] " "To Node      : inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.141      2.141  R        clock network delay " "     2.141      2.141  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.141      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[2\] " "     2.141      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.141      0.000 RR  CELL  fetchStage\|GHRIndex\[2\]\|q " "     2.141      0.000 RR  CELL  fetchStage\|GHRIndex\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.296      0.155 RR    IC  decodeStage\|PHTIndex~2\|dataf " "     2.296      0.155 RR    IC  decodeStage\|PHTIndex~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.321      0.025 RR  CELL  decodeStage\|PHTIndex~2\|combout " "     2.321      0.025 RR  CELL  decodeStage\|PHTIndex~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.321      0.000 RR    IC  inputBus.PHTIndex\[2\]\|d " "     2.321      0.000 RR    IC  inputBus.PHTIndex\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.346      0.025 RR  CELL  inputBus.PHTIndex\[2\] " "     2.346      0.025 RR  CELL  inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.214      2.214  R        clock network delay " "     2.214      2.214  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.178     -0.036           clock pessimism removed " "     2.178     -0.036           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.178      0.000           clock uncertainty " "     2.178      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.178      0.000      uTh  inputBus.PHTIndex\[2\] " "     2.178      0.000      uTh  inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.346 " "Data Arrival Time  :     2.346" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.178 " "Data Required Time :     2.178" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.168  " "Slack              :     0.168 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193332242 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193332242 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1735193332247 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193333291 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1735193333295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.368 " "Worst-case setup slack is 3.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193333383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193333383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.368               0.000 clk  " "    3.368               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193333383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193333383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193333471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193333471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk  " "    0.148               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193333471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193333471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735193333474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735193333477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.050 " "Worst-case minimum pulse width slack is 5.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193333489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193333489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.050               0.000 clk  " "    5.050               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735193333489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735193333489 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193333710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193333710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193333710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193333710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.315 ns " "Worst Case Available Settling Time: 5.315 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193333710 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735193333710 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193333710 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.368 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.368" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333794 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193333794 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.368  " "Path #1: Setup slack is 3.368 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instrFetchUnit:fetchStage\|redirect " "To Node      : instrFetchUnit:fetchStage\|redirect" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.559      3.309  F        clock network delay " "     9.559      3.309  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.559      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "     9.559      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.621      0.062 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[32\] " "     9.621      0.062 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[32\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.997      0.376 FF    IC  fetchStage\|predictorHit~0\|datad " "     9.997      0.376 FF    IC  fetchStage\|predictorHit~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.202      0.205 FF  CELL  fetchStage\|predictorHit~0\|combout " "    10.202      0.205 FF  CELL  fetchStage\|predictorHit~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.944      0.742 FF    IC  fetchStage\|redirect~1\|dataf " "    10.944      0.742 FF    IC  fetchStage\|redirect~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.981      0.037 FF  CELL  fetchStage\|redirect~1\|combout " "    10.981      0.037 FF  CELL  fetchStage\|redirect~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.981      0.000 FF    IC  fetchStage\|redirect\|d " "    10.981      0.000 FF    IC  fetchStage\|redirect\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.104      0.123 FF  CELL  instrFetchUnit:fetchStage\|redirect " "    11.104      0.123 FF  CELL  instrFetchUnit:fetchStage\|redirect" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.534      2.034  R        clock network delay " "    14.534      2.034  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.572      0.038           clock pessimism removed " "    14.572      0.038           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.472     -0.100           clock uncertainty " "    14.472     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.472      0.000     uTsu  instrFetchUnit:fetchStage\|redirect " "    14.472      0.000     uTsu  instrFetchUnit:fetchStage\|redirect" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.104 " "Data Arrival Time  :    11.104" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.472 " "Data Required Time :    14.472" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.368  " "Slack              :     3.368 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333796 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193333796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.148 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.148" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333872 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193333872 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.148  " "Path #1: Hold slack is 0.148 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[2\] " "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inputBus.PHTIndex\[2\] " "To Node      : inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.019      2.019  R        clock network delay " "     2.019      2.019  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.019      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[2\] " "     2.019      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.019      0.000 RR  CELL  fetchStage\|GHRIndex\[2\]\|q " "     2.019      0.000 RR  CELL  fetchStage\|GHRIndex\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.145      0.126 RR    IC  decodeStage\|PHTIndex~2\|dataf " "     2.145      0.126 RR    IC  decodeStage\|PHTIndex~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      0.027 RR  CELL  decodeStage\|PHTIndex~2\|combout " "     2.172      0.027 RR  CELL  decodeStage\|PHTIndex~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      0.000 RR    IC  inputBus.PHTIndex\[2\]\|d " "     2.172      0.000 RR    IC  inputBus.PHTIndex\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.195      0.023 RR  CELL  inputBus.PHTIndex\[2\] " "     2.195      0.023 RR  CELL  inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.086      2.086  R        clock network delay " "     2.086      2.086  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.047     -0.039           clock pessimism removed " "     2.047     -0.039           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.047      0.000           clock uncertainty " "     2.047      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.047      0.000      uTh  inputBus.PHTIndex\[2\] " "     2.047      0.000      uTh  inputBus.PHTIndex\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.195 " "Data Arrival Time  :     2.195" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.047 " "Data Required Time :     2.047" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.148  " "Slack              :     0.148 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735193333873 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735193333873 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1735193342663 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1735193342691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735193343058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 22:09:03 2024 " "Processing ended: Wed Dec 25 22:09:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735193343058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735193343058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735193343058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1735193343058 ""}
