{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709623846255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709623846255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 13:00:46 2024 " "Processing started: Tue Mar 05 13:00:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709623846255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623846255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mac -c mac " "Command: quartus_map --read_settings_files=on --write_settings_files=off mac -c mac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623846255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709623846771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709623846771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog codes/wallace_tree_multiplier.v 3 3 " "Found 3 design units, including 3 entities, in source file verilog codes/wallace_tree_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 wallace_tree_multiplier " "Found entity 1: wallace_tree_multiplier" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709623858435 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA " "Found entity 2: FA" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709623858435 ""} { "Info" "ISGN_ENTITY_NAME" "3 HA " "Found entity 3: HA" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709623858435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623858435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog codes/register_20.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog codes/register_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_20 " "Found entity 1: register_20" {  } { { "verilog codes/register_20.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/register_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709623858435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623858435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog codes/register_8.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog codes/register_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8 " "Found entity 1: register_8" {  } { { "verilog codes/register_8.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/register_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709623858435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623858435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog codes/mac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog codes/mac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tb " "Found entity 1: mac_tb" {  } { { "verilog codes/mac_tb.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/mac_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709623858451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623858451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog codes/ksa20.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog codes/ksa20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ksa20 " "Found entity 1: ksa20" {  } { { "verilog codes/ksa20.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/ksa20.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709623858451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623858451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog codes/dff.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog codes/dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "verilog codes/dff.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709623858451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623858451 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(20) " "Verilog HDL information at controller.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "verilog codes/controller.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/controller.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709623858451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add ADD controller.v(10) " "Verilog HDL Declaration information at controller.v(10): object \"add\" differs only in case from object \"ADD\" in the same scope" {  } { { "verilog codes/controller.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709623858451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog codes/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog codes/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog codes/controller.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709623858451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623858451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog codes/add_accmulate.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog codes/add_accmulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_accumulate " "Found entity 1: add_accumulate" {  } { { "verilog codes/add_accmulate.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/add_accmulate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709623858467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.v 1 1 " "Found 1 design units, including 1 entities, in source file mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709623858467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result9_c_temp_5 wallace_tree_multiplier.v(88) " "Verilog HDL Implicit Net warning at wallace_tree_multiplier.v(88): created implicit net for \"result9_c_temp_5\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result9_temp_5 wallace_tree_multiplier.v(88) " "Verilog HDL Implicit Net warning at wallace_tree_multiplier.v(88): created implicit net for \"result9_temp_5\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result10_c_temp_4 wallace_tree_multiplier.v(96) " "Verilog HDL Implicit Net warning at wallace_tree_multiplier.v(96): created implicit net for \"result10_c_temp_4\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result10_temp_4 wallace_tree_multiplier.v(96) " "Verilog HDL Implicit Net warning at wallace_tree_multiplier.v(96): created implicit net for \"result10_temp_4\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result11_c_temp_3 wallace_tree_multiplier.v(103) " "Verilog HDL Implicit Net warning at wallace_tree_multiplier.v(103): created implicit net for \"result11_c_temp_3\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result11_temp_3 wallace_tree_multiplier.v(103) " "Verilog HDL Implicit Net warning at wallace_tree_multiplier.v(103): created implicit net for \"result11_temp_3\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result12_c_temp_2 wallace_tree_multiplier.v(109) " "Verilog HDL Implicit Net warning at wallace_tree_multiplier.v(109): created implicit net for \"result12_c_temp_2\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result12_temp_2 wallace_tree_multiplier.v(109) " "Verilog HDL Implicit Net warning at wallace_tree_multiplier.v(109): created implicit net for \"result12_temp_2\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result13_c_temp_1 wallace_tree_multiplier.v(114) " "Verilog HDL Implicit Net warning at wallace_tree_multiplier.v(114): created implicit net for \"result13_c_temp_1\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result13_temp_1 wallace_tree_multiplier.v(114) " "Verilog HDL Implicit Net warning at wallace_tree_multiplier.v(114): created implicit net for \"result13_temp_1\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result14_c wallace_tree_multiplier.v(118) " "Verilog HDL Implicit Net warning at wallace_tree_multiplier.v(118): created implicit net for \"result14_c\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mac " "Elaborating entity \"mac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709623858498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8 register_8:rega " "Elaborating entity \"register_8\" for hierarchy \"register_8:rega\"" {  } { { "mac.v" "rega" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/mac.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff register_8:rega\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"register_8:rega\|d_ff:d0\"" {  } { { "verilog codes/register_8.v" "d0" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/register_8.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wallace_tree_multiplier wallace_tree_multiplier:multiplier " "Elaborating entity \"wallace_tree_multiplier\" for hierarchy \"wallace_tree_multiplier:multiplier\"" {  } { { "mac.v" "multiplier" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/mac.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA wallace_tree_multiplier:multiplier\|HA:result1_HA_1 " "Elaborating entity \"HA\" for hierarchy \"wallace_tree_multiplier:multiplier\|HA:result1_HA_1\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "result1_HA_1" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA wallace_tree_multiplier:multiplier\|FA:result2_FA_1 " "Elaborating entity \"FA\" for hierarchy \"wallace_tree_multiplier:multiplier\|FA:result2_FA_1\"" {  } { { "verilog codes/wallace_tree_multiplier.v" "result2_FA_1" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/wallace_tree_multiplier.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_accumulate add_accumulate:adc " "Elaborating entity \"add_accumulate\" for hierarchy \"add_accumulate:adc\"" {  } { { "mac.v" "adc" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/mac.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_20 add_accumulate:adc\|register_20:reg1 " "Elaborating entity \"register_20\" for hierarchy \"add_accumulate:adc\|register_20:reg1\"" {  } { { "verilog codes/add_accmulate.v" "reg1" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/add_accmulate.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ksa20 add_accumulate:adc\|ksa20:adder " "Elaborating entity \"ksa20\" for hierarchy \"add_accumulate:adc\|ksa20:adder\"" {  } { { "verilog codes/add_accmulate.v" "adder" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/add_accmulate.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858560 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccp ksa20.v(9) " "Verilog HDL or VHDL warning at ksa20.v(9): object \"ccp\" assigned a value but never read" {  } { { "verilog codes/ksa20.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/ksa20.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709623858560 "|mac|add_accumulate:adc|ksa20:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cont " "Elaborating entity \"controller\" for hierarchy \"controller:cont\"" {  } { { "mac.v" "cont" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/mac.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623858576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(24) " "Verilog HDL assignment warning at controller.v(24): truncated value with size 32 to match size of target (6)" {  } { { "verilog codes/controller.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/controller.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709623858576 "|mac|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(88) " "Verilog HDL assignment warning at controller.v(88): truncated value with size 32 to match size of target (6)" {  } { { "verilog codes/controller.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/verilog codes/controller.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709623858576 "|mac|controller:cont"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rc\[19\] GND " "Pin \"rc\[19\]\" is stuck at GND" {  } { { "mac.v" "" { Text "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/mac.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709623859611 "|mac|rc[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709623859611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709623859720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arvind/Engineering Material/Mini Project/Quartus Projects/output_files/mac.map.smsg " "Generated suppressed messages file D:/Arvind/Engineering Material/Mini Project/Quartus Projects/output_files/mac.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623860351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709623860502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709623860502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "342 " "Implemented 342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709623860581 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709623860581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "294 " "Implemented 294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709623860581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709623860581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709623860596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 13:01:00 2024 " "Processing ended: Tue Mar 05 13:01:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709623860596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709623860596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709623860596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709623860596 ""}
