Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 24 21:58:54 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Simon_DUT/lfsr_change_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.333        0.000                      0                   97        0.157        0.000                      0                   97        3.020        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.333        0.000                      0                   84        0.157        0.000                      0                   84        3.020        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.335        0.000                      0                   13        0.497        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.700ns (24.555%)  route 2.151ns (75.445%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.000     6.863    Simon_DUT/INST_lfsr/out[1]
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.987 f  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2/O
                         net (fo=3, routed)           0.463     7.450    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.120     7.570 r  Simon_DUT/INST_lfsr/temp_reg[51]_i_1/O
                         net (fo=12, routed)          0.687     8.257    Simon_DUT/INST_KEY_REG/KEY_REG_CE
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl14/CLK
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y53         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.720    12.590    Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl14
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[37]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.700ns (24.555%)  route 2.151ns (75.445%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.000     6.863    Simon_DUT/INST_lfsr/out[1]
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.987 f  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2/O
                         net (fo=3, routed)           0.463     7.450    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.120     7.570 r  Simon_DUT/INST_lfsr/temp_reg[51]_i_1/O
                         net (fo=12, routed)          0.687     8.257    Simon_DUT/INST_KEY_REG/KEY_REG_CE
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[37]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[37]_srl14/CLK
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y53         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.720    12.590    Simon_DUT/INST_KEY_REG/temp_reg_reg[37]_srl14
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl11/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.700ns (24.555%)  route 2.151ns (75.445%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.000     6.863    Simon_DUT/INST_lfsr/out[1]
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.987 f  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2/O
                         net (fo=3, routed)           0.463     7.450    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.120     7.570 r  Simon_DUT/INST_lfsr/temp_reg[51]_i_1/O
                         net (fo=12, routed)          0.687     8.257    Simon_DUT/INST_KEY_REG/KEY_REG_CE
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl11/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl11/CLK
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y53         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.720    12.590    Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl11
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[18]_srl17/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.700ns (24.997%)  route 2.100ns (75.003%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.000     6.863    Simon_DUT/INST_lfsr/out[1]
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.987 f  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2/O
                         net (fo=3, routed)           0.463     7.450    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.120     7.570 r  Simon_DUT/INST_lfsr/temp_reg[51]_i_1/O
                         net (fo=12, routed)          0.637     8.207    Simon_DUT/INST_KEY_REG/KEY_REG_CE
    SLICE_X42Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[18]_srl17/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[18]_srl17/CLK
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y54         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.720    12.590    Simon_DUT/INST_KEY_REG/temp_reg_reg[18]_srl17
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.202ns (36.633%)  route 2.079ns (63.367%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          1.042     6.867    Simon_DUT/INST_IS_SHIFTREG/out[0]
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.327     7.194 f  Simon_DUT/INST_IS_SHIFTREG/temp_reg[31]_i_9/O
                         net (fo=2, routed)           0.451     7.645    Simon_DUT/INST_IS_SHIFTREG/lopt_5
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.332     7.977 f  Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_LUT_temp_reg[31]_i_2/O
                         net (fo=1, routed)           0.586     8.564    Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_IS_INPUT_MUX_OUT_2
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.688 r  Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_LUT_temp_reg[31]_i_2_3/O
                         net (fo=1, routed)           0.000     8.688    Simon_DUT/INST_IS_SHIFTREG/IS_INPUT_MUX_OUT
    SLICE_X40Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[31]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.029    13.339    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.700ns (24.555%)  route 2.151ns (75.445%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.000     6.863    Simon_DUT/INST_lfsr/out[1]
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.987 f  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2/O
                         net (fo=3, routed)           0.463     7.450    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.120     7.570 r  Simon_DUT/INST_lfsr/temp_reg[51]_i_1/O
                         net (fo=12, routed)          0.687     8.257    Simon_DUT/INST_KEY_REG/KEY_REG_CE
    SLICE_X42Y53         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[1]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y53         FDRE (Setup_fdre_C_CE)      -0.372    12.938    Simon_DUT/INST_KEY_REG/temp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.700ns (24.555%)  route 2.151ns (75.445%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.000     6.863    Simon_DUT/INST_lfsr/out[1]
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.987 f  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2/O
                         net (fo=3, routed)           0.463     7.450    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.120     7.570 r  Simon_DUT/INST_lfsr/temp_reg[51]_i_1/O
                         net (fo=12, routed)          0.687     8.257    Simon_DUT/INST_KEY_REG/KEY_REG_CE
    SLICE_X42Y53         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[36]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y53         FDRE (Setup_fdre_C_CE)      -0.372    12.938    Simon_DUT/INST_KEY_REG/temp_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.700ns (24.555%)  route 2.151ns (75.445%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.000     6.863    Simon_DUT/INST_lfsr/out[1]
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.987 f  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2/O
                         net (fo=3, routed)           0.463     7.450    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.120     7.570 r  Simon_DUT/INST_lfsr/temp_reg[51]_i_1/O
                         net (fo=12, routed)          0.687     8.257    Simon_DUT/INST_KEY_REG/KEY_REG_CE
    SLICE_X42Y53         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[52]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y53         FDRE (Setup_fdre_C_CE)      -0.372    12.938    Simon_DUT/INST_KEY_REG/temp_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.202ns (37.419%)  route 2.010ns (62.581%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.740     5.408    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.419     5.827 f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/Q
                         net (fo=10, routed)          0.842     6.669    Simon_DUT/INST_SERIAL_CNT/serial_cnt_out[2]
    SLICE_X40Y54         LUT5 (Prop_lut5_I4_O)        0.327     6.996 r  Simon_DUT/INST_SERIAL_CNT/temp_reg_reg[53]_srl11_i_8/O
                         net (fo=1, routed)           0.412     7.408    Simon_DUT/INST_KEY_REG/lfsr_internal_reg[4]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.332     7.740 r  Simon_DUT/INST_KEY_REG/xlnx_opt_LUT_temp_reg_reg[53]_srl11_i_1_1/O
                         net (fo=1, routed)           0.433     8.174    Simon_DUT/INST_KEY_REG/xlnx_opt_KEY_INPUT_MUX_OUT_1
    SLICE_X41Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.298 r  Simon_DUT/INST_KEY_REG/xlnx_opt_LUT_temp_reg_reg[53]_srl11_i_1_3/O
                         net (fo=1, routed)           0.323     8.621    Simon_DUT/INST_KEY_REG/KEY_INPUT_MUX_OUT
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl11/CLK
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y53         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    13.329    Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl11
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.700ns (24.997%)  route 2.100ns (75.003%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.000     6.863    Simon_DUT/INST_lfsr/out[1]
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.987 f  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2/O
                         net (fo=3, routed)           0.463     7.450    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.120     7.570 r  Simon_DUT/INST_lfsr/temp_reg[51]_i_1/O
                         net (fo=12, routed)          0.637     8.207    Simon_DUT/INST_KEY_REG/KEY_REG_CE
    SLICE_X42Y54         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[17]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y54         FDRE (Setup_fdre_C_CE)      -0.372    12.938    Simon_DUT/INST_KEY_REG/temp_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  4.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[9]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.832%)  route 0.193ns (60.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[14]/Q
                         net (fo=3, routed)           0.193     1.821    Simon_DUT/INST_IS_SHIFTREG/Q[0]
    SLICE_X38Y52         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[9]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.857     2.016    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y52         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[9]_srl5/CLK
                         clock pessimism             -0.481     1.535    
    SLICE_X38Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.664    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[9]_srl5
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.587     1.499    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.148     1.647 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]/Q
                         net (fo=2, routed)           0.075     1.721    Simon_DUT/INST_IS_SHIFTREG/IS_2n8_out
    SLICE_X38Y52         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.857     2.016    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y52         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[16]_srl8/CLK
                         clock pessimism             -0.517     1.499    
    SLICE_X38Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.563    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[16]_srl8
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.777%)  route 0.167ns (54.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[16]/Q
                         net (fo=2, routed)           0.167     1.808    Simon_DUT/INST_KEY_REG/KEY_REG_n_out
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y53         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl14/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.633    Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl14
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[18]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.846%)  route 0.173ns (55.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[35]/Q
                         net (fo=2, routed)           0.173     1.814    Simon_DUT/INST_KEY_REG/KEY_REG_2n3_out
    SLICE_X42Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[18]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[18]_srl17/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.633    Simon_DUT/INST_KEY_REG/temp_reg_reg[18]_srl17
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.685%)  route 0.189ns (57.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[30]/Q
                         net (fo=3, routed)           0.189     1.830    Simon_DUT/INST_IS_SHIFTREG/Q[1]
    SLICE_X38Y52         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.857     2.016    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y52         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5/CLK
                         clock pessimism             -0.481     1.535    
    SLICE_X38Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.644    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.109     1.751    INST_CNT/out[4]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.796 r  INST_CNT/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    INST_CNT_n_3
    SLICE_X41Y52         FDRE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.092     1.606    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.079%)  route 0.124ns (39.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.500    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[0]/Q
                         net (fo=2, routed)           0.124     1.764    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[0]_0[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_LUT_temp_reg[31]_i_2_3/O
                         net (fo=1, routed)           0.000     1.809    Simon_DUT/INST_IS_SHIFTREG/IS_INPUT_MUX_OUT
    SLICE_X40Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[31]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.091     1.607    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=5, routed)           0.132     1.774    Simon_DUT/INST_IS_SHIFTREG/FSM_onehot_current_state_reg[4][1]
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  Simon_DUT/INST_IS_SHIFTREG/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    Simon_DUT_n_1
    SLICE_X40Y52         FDRE                                         r  FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.091     1.605    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.248%)  route 0.135ns (47.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.587     1.499    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.148     1.647 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[8]/Q
                         net (fo=2, routed)           0.135     1.782    Simon_DUT/INST_IS_SHIFTREG/IS_n8_out
    SLICE_X38Y52         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.857     2.016    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y52         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl7/CLK
                         clock pessimism             -0.517     1.499    
    SLICE_X38Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.561    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl7
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.267%)  route 0.180ns (48.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.501    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  INST_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=13, routed)          0.180     1.821    INST_CNT/cnt_out_W[0]
    SLICE_X42Y51         LUT5 (Prop_lut5_I3_O)        0.048     1.869 r  INST_CNT/cnt_internal_value[4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    INST_CNT/cnt_internal_value[4]_i_1_n_0
    SLICE_X42Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X42Y51         FDCE (Hold_fdce_C_D)         0.131     1.648    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X42Y52    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X42Y52    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X42Y52    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y52    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y52    FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y52    FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y52    FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y50    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X42Y51    INST_CNT/cnt_internal_value_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[18]_srl17/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[37]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[16]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[9]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[16]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[16]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[9]_srl5/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[18]_srl17/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[37]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[53]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[16]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl7/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.642ns (29.187%)  route 1.558ns (70.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.741     5.409    clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     5.927 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.812     6.739    INST_CNT/out[1]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124     6.863 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.746     7.609    INST_CNT/cnt_rst_W
    SLICE_X40Y51         FDCE                                         f  INST_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.642ns (29.245%)  route 1.553ns (70.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.741     5.409    clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     5.927 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.812     6.739    INST_CNT/out[1]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124     6.863 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.741     7.605    INST_CNT/cnt_rst_W
    SLICE_X41Y51         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X41Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.347%)  route 1.546ns (70.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.741     5.409    clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     5.927 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.812     6.739    INST_CNT/out[1]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124     6.863 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.734     7.597    INST_CNT/cnt_rst_W
    SLICE_X40Y50         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.642ns (29.650%)  route 1.523ns (70.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.741     5.409    clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     5.927 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.812     6.739    INST_CNT/out[1]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124     6.863 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.711     7.575    INST_CNT/cnt_rst_W
    SLICE_X42Y51         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X42Y51         FDCE (Recov_fdce_C_CLR)     -0.361    12.988    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.642ns (29.650%)  route 1.523ns (70.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.741     5.409    clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     5.927 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.812     6.739    INST_CNT/out[1]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124     6.863 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.711     7.575    INST_CNT/cnt_rst_W
    SLICE_X42Y51         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X42Y51         FDCE (Recov_fdce_C_CLR)     -0.319    13.030    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.642ns (29.650%)  route 1.523ns (70.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.741     5.409    clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     5.927 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.812     6.739    INST_CNT/out[1]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124     6.863 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.711     7.575    INST_CNT/cnt_rst_W
    SLICE_X42Y51         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X42Y51         FDCE (Recov_fdce_C_CLR)     -0.319    13.030    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.642ns (29.650%)  route 1.523ns (70.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.741     5.409    clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     5.927 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.812     6.739    INST_CNT/out[1]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124     6.863 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.711     7.575    INST_CNT/cnt_rst_W
    SLICE_X42Y51         FDCE                                         f  INST_CNT/cnt_internal_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X42Y51         FDCE (Recov_fdce_C_CLR)     -0.319    13.030    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.419ns (32.563%)  route 0.868ns (67.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.868     6.693    Simon_DUT/INST_END_ENCRYPT_FSR/out[0]
    SLICE_X38Y53         FDPE                                         f  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X38Y53         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/C
                         clock pessimism              0.431    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X38Y53         FDPE (Recov_fdpe_C_PRE)     -0.536    12.813    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.419ns (32.563%)  route 0.868ns (67.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.868     6.693    Simon_DUT/INST_END_ENCRYPT_FSR/out[0]
    SLICE_X38Y53         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562    12.953    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/C
                         clock pessimism              0.431    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X38Y53         FDCE (Recov_fdce_C_CLR)     -0.494    12.855    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.419ns (36.094%)  route 0.742ns (63.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.742     6.567    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X40Y54         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563    12.954    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X40Y54         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X40Y54         FDCE (Recov_fdce_C_CLR)     -0.580    12.730    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  6.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.888%)  route 0.261ns (67.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.128     1.626 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.261     1.887    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X41Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X41Y53         FDCE (Remov_fdce_C_CLR)     -0.146     1.390    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.888%)  route 0.261ns (67.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.128     1.626 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.261     1.887    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X41Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X41Y53         FDCE (Remov_fdce_C_CLR)     -0.146     1.390    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.888%)  route 0.261ns (67.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.128     1.626 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.261     1.887    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X41Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X41Y53         FDCE (Remov_fdce_C_CLR)     -0.146     1.390    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.018%)  route 0.329ns (71.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.128     1.626 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.329     1.955    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X40Y54         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     2.017    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X40Y54         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X40Y54         FDCE (Remov_fdce_C_CLR)     -0.146     1.390    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.250%)  route 0.342ns (72.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.128     1.626 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.342     1.968    Simon_DUT/INST_END_ENCRYPT_FSR/out[0]
    SLICE_X38Y53         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     2.015    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/C
                         clock pessimism             -0.504     1.511    
    SLICE_X38Y53         FDCE (Remov_fdce_C_CLR)     -0.121     1.390    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.250%)  route 0.342ns (72.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.128     1.626 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.342     1.968    Simon_DUT/INST_END_ENCRYPT_FSR/out[0]
    SLICE_X38Y53         FDPE                                         f  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.856     2.015    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X38Y53         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/C
                         clock pessimism             -0.504     1.511    
    SLICE_X38Y53         FDPE (Remov_fdpe_C_PRE)     -0.125     1.386    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.245%)  route 0.429ns (69.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.166     1.808    INST_CNT/out[6]
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.853 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.263     2.116    INST_CNT/cnt_rst_W
    SLICE_X42Y51         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X42Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.245%)  route 0.429ns (69.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.166     1.808    INST_CNT/out[6]
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.853 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.263     2.116    INST_CNT/cnt_rst_W
    SLICE_X42Y51         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X42Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.245%)  route 0.429ns (69.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.166     1.808    INST_CNT/out[6]
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.853 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.263     2.116    INST_CNT/cnt_rst_W
    SLICE_X42Y51         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X42Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.245%)  route 0.429ns (69.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.501    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.166     1.808    INST_CNT/out[6]
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.853 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.263     2.116    INST_CNT/cnt_rst_W
    SLICE_X42Y51         FDCE                                         f  INST_CNT/cnt_internal_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X42Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.666    





