{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 18:00:26 2009 " "Info: Processing started: Sun Oct 25 18:00:26 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram256x8 -c ram256x8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ram256x8 -c ram256x8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/ram256x8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/ram256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram256x8 " "Info: Found entity 1: ram256x8" {  } { { "RTL/ram256x8.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ram256x8/RTL/ram256x8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram256x8 " "Info: Elaborating entity \"ram256x8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/lpm_ram_dq.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/lpm_ram_dq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq " "Info: Found entity 1: lpm_ram_dq" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 60 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq:myram " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq:myram\"" {  } { { "RTL/ram256x8.v" "myram" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ram256x8/RTL/ram256x8.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq:myram " "Info: Elaborated megafunction instantiation \"lpm_ram_dq:myram\"" {  } { { "RTL/ram256x8.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ram256x8/RTL/ram256x8.v" 8 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altram " "Info: Found entity 1: altram" {  } { { "altram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altram.tdf" 90 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq:myram\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq:myram\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "RTL/ram256x8.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ram256x8/RTL/ram256x8.v" 8 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:myram\|altram:sram lpm_ram_dq:myram " "Info: Elaborated megafunction instantiation \"lpm_ram_dq:myram\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq:myram\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "RTL/ram256x8.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ram256x8/RTL/ram256x8.v" 8 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq:myram " "Info: Instantiated megafunction \"lpm_ram_dq:myram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "RTL/ram256x8.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ram256x8/RTL/ram256x8.v" 8 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq:myram\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq:myram\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/72/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:myram\|altram:sram\|altsyncram:ram_block lpm_ram_dq:myram " "Info: Elaborated megafunction instantiation \"lpm_ram_dq:myram\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"lpm_ram_dq:myram\"" {  } { { "altram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "RTL/ram256x8.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ram256x8/RTL/ram256x8.v" 8 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq:myram " "Info: Instantiated megafunction \"lpm_ram_dq:myram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "RTL/ram256x8.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ram256x8/RTL/ram256x8.v" 8 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1h71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1h71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1h71 " "Info: Found entity 1: altsyncram_1h71" {  } { { "db/altsyncram_1h71.tdf" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/ram256x8/db/altsyncram_1h71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1h71 lpm_ram_dq:myram\|altram:sram\|altsyncram:ram_block\|altsyncram_1h71:auto_generated " "Info: Elaborating entity \"altsyncram_1h71\" for hierarchy \"lpm_ram_dq:myram\|altram:sram\|altsyncram:ram_block\|altsyncram_1h71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Info: Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Allocated 144 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 18:00:29 2009 " "Info: Processing ended: Sun Oct 25 18:00:29 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
