#pragma once
// GLM-5.3-Flash chunked prefill, Tier A part (design notes section 2.1). One sequence slot; a chunk
// is C consecutive prompt rows at positions t0 .. t0 + C - 1. Every output and every state/cache byte equals the
// decode kernels (glm_tier_a.hip / glm_dsa.hip) applied row by row in position order, bit for bit: only the work
// placement differs (row-parallel kernels; the KDA recurrence stays token-sequential inside a register scan).
// Tier B (EXL3 linears) is not here; under identity glm-pf-wmma-v1 it is strix_gemm (deviation D10).
#include "glm/kernels/glm_dsa.hpp"
#include "glm/kernels/glm_tier_a.hpp"

namespace strix::glm::pf {

// ---- KDA. Shapes as dev::kda_step but for C rows of ONE slot:
//   qkv [C][3 * H * 128], f / gate [C][H * 128], b [C][H]; S [H][128][128] and conv_state [3 * H * 128][3] of the slot.
//   scratch [C][H][4][128] (q, k, v, g) + beta [C][H]; o [C][H][128]; y [C][H * 128].
// Updates S and conv_state to their values after row C - 1. C2 -> flag.
void kda_prefill(const dev::KdaDev& k, const float* qkv, const float* f, const float* gate, const float* b, float* S,
                 float* conv_state, float* scratch, float* beta, float* o, float* y, unsigned* flag, unsigned C,
                 hipStream_t s);
// Profiling hook (bench only): when set, kda_prefill records 5 events (before prep, conv commit, scan, out, after).
void set_kda_profile(hipEvent_t* ev5);

// ---- DSA indexer + MLA. The slot holds positions [0, t0) on entry.
// Cache writes for rows t0 .. t0 + C - 1 (latent [C][512] normed, key / gate [C][128] = the R1 wk / gate outputs of
// the rows) and every pool completed by them (R12). C3/C4 -> flag.
void dsa_append_rows(const dev::DsaSlot& slot, unsigned t0, const float* latent, const float* key, const float* gate,
                     const dev::IndexerDev& w, unsigned* flag, unsigned C, hipStream_t s);

// Canonical token lists of rows t0 .. t0 + C - 1 (section 1.4): tokens [C][2051], n [C].
//   qI [C][32 * 128] (wq_b outputs), wh [C][32] = R1 weights_proj outputs, unscaled on entry. Only when some row of the
//   chunk has P_t > 512 (scores needed) are they scaled in place by RN32(32^-1/2); otherwise wh is not read or written.
//   keys: workspace [C][kpool_cap] uint32 with kpool_cap >= (t0 + C) / 4.
void indexer_select_rows(const dev::DsaSlot& slot, unsigned t0, const float* qI, float* wh, std::uint32_t* keys,
                         unsigned kpool_cap, std::uint32_t* tokens, std::uint32_t* n, unsigned C, hipStream_t s);
// Explicit versions for bitwise gates and paired timing: scores 1/2/3 (same keys), select 1/2 (same lists). The default
// entry point runs scores 3 + select 2; STRIX_GLM_PF_IDX=2 / STRIX_GLM_PF_SELECT=1 restore the previous ones.
void indexer_select_rows_versions(const dev::DsaSlot& slot, unsigned t0, const float* qI, float* wh, std::uint32_t* keys,
                                  unsigned kpool_cap, std::uint32_t* tokens, std::uint32_t* n, unsigned C, hipStream_t s,
                                  unsigned score_v, unsigned select_v);
// Profiling hook (bench only): when set, the indexer records 3 events (before scores, before select, after). nullptr disables.
void set_idx_profile(hipEvent_t* ev3);

// R13 for `heads` rank heads and C rows: q [C][heads][256]; kv_b rank rows [heads * 512][512] F16.
//   qt [C][heads][512], e [C][heads][kEStride] and ob [C][heads][512] are workspace; o [C][heads][256]. e holds the
//   probabilities in token order, or lane-major (slot 9 * bitrev8(t % 256) + t / 256, padding +0) when
//   mla_e_lane_major(heads) (o-bar v5 / v7).
bool mla_e_lane_major(unsigned heads);
// Profiling hook (bench only): when set, mla_attention_rows records 6 events on its stream (before absorb, scores, softmax,
// o-bar, out, after). nullptr disables.
void set_mla_profile(hipEvent_t* ev6);
void mla_attention_rows(const dev::DsaSlot& slot, const std::uint32_t* tokens, const std::uint32_t* n, const float* q,
                        const std::uint16_t* kv_b, unsigned heads, float* qt, float* e, float* ob, float* o, unsigned C,
                        hipStream_t s);

// Scores v5 and o-bar v7 are the defaults (STRIX_GLM_PF_SCORES=4 / STRIX_GLM_PF_OBAR=5 restore the previous ones);
// STRIX_GLM_PF_OBAR=6 opts into o-bar v6 (exact, slower: not a default).
// Explicit selectors for bitwise gates and paired stage timing, independent of cached environment values.
// scores: 2/3/4/5; o-bar: 2/4/5/6/7 (5 and 7 fall back to 2 for heads=64); legacy pair: 1/1.
// o-bar 5 or 7 with heads=32 uses lane-major e; all other pairs use token-order e. gemm (absorb / out): 1 / 2 (same
// bits; the legacy pair has its own); the default entry point runs 2 unless STRIX_GLM_PF_MLA_GEMM=1.
void mla_attention_rows_versions(const dev::DsaSlot& slot, const std::uint32_t* tokens, const std::uint32_t* n, const float* q,
                                 const std::uint16_t* kv_b, unsigned heads, float* qt, float* e, float* ob, float* o, unsigned C,
                                 hipStream_t s, unsigned scores_v, unsigned obar_v, unsigned gemm_v = 1);

// ---- R1 plain-weight chains for many rows (router, KDA f_a/f_b/g_a/g_b/b_proj, indexer wk/gate/weights_proj):
// y[r][o] = chain over i ascending of fmaf(x[r][i], W[o0 + o][i], acc) from +0 = dev::dense bit for bit, as a tiled
// VALU GEMM (each weight tile read once per 64 rows instead of once per row). `in` must be a multiple of 32.
void dense_rows(const float* x, const void* w, dev::WType wt, unsigned in, unsigned o0, unsigned n, float* y, unsigned rows,
                hipStream_t s);

// ---- mHC pre for many rows: = dev::hc_pre bit for bit (same outputs F, mix, x_collapsed), with the 24 R1 chains over
// the 16384 normalized values as a VALU GEMM. z: workspace [rows][24]. F remains materialized on both paths.
// STRIX_GLM_PF_HC is read once: 2 opts into v2; 1 / unset / other values select v1 pending native qualification.
void hc_pre_rows(const float* X, const float* fn, const float* base, const float* scale, float* F, float* z, float* mix, float* xc,
                 unsigned rows, hipStream_t s);

// Explicit versions for bitwise gates and paired timing, independent of the cached environment selector.
void hc_pre_rows_v1(const float* X, const float* fn, const float* base, const float* scale, float* F, float* z, float* mix, float* xc,
                    unsigned rows, hipStream_t s);
void hc_pre_rows_v2(const float* X, const float* fn, const float* base, const float* scale, float* F, float* z, float* mix, float* xc,
                    unsigned rows, hipStream_t s);

inline constexpr unsigned kMaxTokens = kIdxTopk + kKpool - 1;  // 2051
// Rounds of 256 lanes covering a list (9 x 256 >= 2051) and the stride of the per-(row, head) score / probability
// buffer e: kObRounds * 256 = 2304 >= kMaxTokens, so o-bar v5's lane-major p layout fits in place.
inline constexpr unsigned kObRounds = (kMaxTokens + 255) / 256;  // 9
inline constexpr unsigned kEStride = kObRounds * 256;            // 2304

}  // namespace strix::glm::pf
