
G431.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8f8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e944  0800ead8  0800ead8  0000fad8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d41c  0801d41c  0001f2fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801d41c  0801d41c  0001e41c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d424  0801d424  0001f2fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d424  0801d424  0001e424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d428  0801d428  0001e428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002fc  20000000  0801d42c  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001790  200002fc  0801d728  0001f2fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001a8c  0801d728  0001fa8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f2fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022c29  00000000  00000000  0001f32c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054e3  00000000  00000000  00041f55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f18  00000000  00000000  00047438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000181a  00000000  00000000  00049350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002391c  00000000  00000000  0004ab6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024f55  00000000  00000000  0006e486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5e85  00000000  00000000  000933db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00169260  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000091ec  00000000  00000000  001692a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00172490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002fc 	.word	0x200002fc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800eac0 	.word	0x0800eac0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000300 	.word	0x20000300
 800021c:	0800eac0 	.word	0x0800eac0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000f24:	b5b0      	push	{r4, r5, r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000f2a:	4b09      	ldr	r3, [pc, #36]	@ (8000f50 <MX_FREERTOS_Init+0x2c>)
 8000f2c:	1d3c      	adds	r4, r7, #4
 8000f2e:	461d      	mov	r5, r3
 8000f30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f34:	682b      	ldr	r3, [r5, #0]
 8000f36:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f009 f81a 	bl	8009f76 <osThreadCreate>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4a03      	ldr	r2, [pc, #12]	@ (8000f54 <MX_FREERTOS_Init+0x30>)
 8000f46:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000f48:	bf00      	nop
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bdb0      	pop	{r4, r5, r7, pc}
 8000f50:	0800eae4 	.word	0x0800eae4
 8000f54:	20000318 	.word	0x20000318

08000f58 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000f60:	2001      	movs	r0, #1
 8000f62:	f009 f82f 	bl	8009fc4 <osDelay>
 8000f66:	e7fb      	b.n	8000f60 <StartDefaultTask+0x8>

08000f68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000f6e:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <MX_DMA_Init+0x50>)
 8000f70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f72:	4a11      	ldr	r2, [pc, #68]	@ (8000fb8 <MX_DMA_Init+0x50>)
 8000f74:	f043 0304 	orr.w	r3, r3, #4
 8000f78:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb8 <MX_DMA_Init+0x50>)
 8000f7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f7e:	f003 0304 	and.w	r3, r3, #4
 8000f82:	607b      	str	r3, [r7, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f86:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <MX_DMA_Init+0x50>)
 8000f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000fb8 <MX_DMA_Init+0x50>)
 8000f8c:	f043 0301 	orr.w	r3, r3, #1
 8000f90:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f92:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <MX_DMA_Init+0x50>)
 8000f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	603b      	str	r3, [r7, #0]
 8000f9c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2105      	movs	r1, #5
 8000fa2:	200b      	movs	r0, #11
 8000fa4:	f002 fc8c 	bl	80038c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000fa8:	200b      	movs	r0, #11
 8000faa:	f002 fca3 	bl	80038f4 <HAL_NVIC_EnableIRQ>

}
 8000fae:	bf00      	nop
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40021000 	.word	0x40021000

08000fbc <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB15   ------> S_TIM15_CH2
*/
void MX_GPIO_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08a      	sub	sp, #40	@ 0x28
 8000fc0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc2:	f107 0314 	add.w	r3, r7, #20
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
 8000fce:	60da      	str	r2, [r3, #12]
 8000fd0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd2:	4b70      	ldr	r3, [pc, #448]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd6:	4a6f      	ldr	r2, [pc, #444]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 8000fd8:	f043 0304 	orr.w	r3, r3, #4
 8000fdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fde:	4b6d      	ldr	r3, [pc, #436]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe2:	f003 0304 	and.w	r3, r3, #4
 8000fe6:	613b      	str	r3, [r7, #16]
 8000fe8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fea:	4b6a      	ldr	r3, [pc, #424]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fee:	4a69      	ldr	r2, [pc, #420]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 8000ff0:	f043 0320 	orr.w	r3, r3, #32
 8000ff4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ff6:	4b67      	ldr	r3, [pc, #412]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffa:	f003 0320 	and.w	r3, r3, #32
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001002:	4b64      	ldr	r3, [pc, #400]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001006:	4a63      	ldr	r2, [pc, #396]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 8001008:	f043 0301 	orr.w	r3, r3, #1
 800100c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800100e:	4b61      	ldr	r3, [pc, #388]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	60bb      	str	r3, [r7, #8]
 8001018:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800101a:	4b5e      	ldr	r3, [pc, #376]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101e:	4a5d      	ldr	r2, [pc, #372]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 8001020:	f043 0302 	orr.w	r3, r3, #2
 8001024:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001026:	4b5b      	ldr	r3, [pc, #364]	@ (8001194 <MX_GPIO_Init+0x1d8>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_D2_Pin|LED_D1_Pin, GPIO_PIN_RESET);
 8001032:	2200      	movs	r2, #0
 8001034:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8001038:	4857      	ldr	r0, [pc, #348]	@ (8001198 <MX_GPIO_Init+0x1dc>)
 800103a:	f003 fa79 	bl	8004530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_BT_GPIO_Port, EN_BT_Pin, GPIO_PIN_RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	2102      	movs	r1, #2
 8001042:	4856      	ldr	r0, [pc, #344]	@ (800119c <MX_GPIO_Init+0x1e0>)
 8001044:	f003 fa74 	bl	8004530 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_D2_Pin LED_D1_Pin */
  GPIO_InitStruct.Pin = LED_D2_Pin|LED_D1_Pin;
 8001048:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800104c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104e:	2301      	movs	r3, #1
 8001050:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001056:	2300      	movs	r3, #0
 8001058:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	4619      	mov	r1, r3
 8001060:	484d      	ldr	r0, [pc, #308]	@ (8001198 <MX_GPIO_Init+0x1dc>)
 8001062:	f003 f8e3 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pin : XShunt4_Pin */
  GPIO_InitStruct.Pin = XShunt4_Pin;
 8001066:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800106a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800106c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001070:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XShunt4_GPIO_Port, &GPIO_InitStruct);
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	4619      	mov	r1, r3
 800107c:	4846      	ldr	r0, [pc, #280]	@ (8001198 <MX_GPIO_Init+0x1dc>)
 800107e:	f003 f8d5 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER2_Pin */
  GPIO_InitStruct.Pin = USER2_Pin;
 8001082:	2302      	movs	r3, #2
 8001084:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001086:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800108a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800108c:	2301      	movs	r3, #1
 800108e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER2_GPIO_Port, &GPIO_InitStruct);
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4619      	mov	r1, r3
 8001096:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109a:	f003 f8c7 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_STATE_Pin */
  GPIO_InitStruct.Pin = LED_STATE_Pin;
 800109e:	2380      	movs	r3, #128	@ 0x80
 80010a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_STATE_GPIO_Port, &GPIO_InitStruct);
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	4619      	mov	r1, r3
 80010b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010b4:	f003 f8ba 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pins : XShunt3_Pin XShunt2_Pin XShunt1_Pin */
  GPIO_InitStruct.Pin = XShunt3_Pin|XShunt2_Pin|XShunt1_Pin;
 80010b8:	f242 0341 	movw	r3, #8257	@ 0x2041
 80010bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c8:	f107 0314 	add.w	r3, r7, #20
 80010cc:	4619      	mov	r1, r3
 80010ce:	4833      	ldr	r0, [pc, #204]	@ (800119c <MX_GPIO_Init+0x1e0>)
 80010d0:	f003 f8ac 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_BT_Pin */
  GPIO_InitStruct.Pin = EN_BT_Pin;
 80010d4:	2302      	movs	r3, #2
 80010d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d8:	2301      	movs	r3, #1
 80010da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e0:	2300      	movs	r3, #0
 80010e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EN_BT_GPIO_Port, &GPIO_InitStruct);
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	4619      	mov	r1, r3
 80010ea:	482c      	ldr	r0, [pc, #176]	@ (800119c <MX_GPIO_Init+0x1e0>)
 80010ec:	f003 f89e 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pin : M_CTRL_Pin */
  GPIO_InitStruct.Pin = M_CTRL_Pin;
 80010f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f6:	2302      	movs	r3, #2
 80010f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fe:	2300      	movs	r3, #0
 8001100:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8001102:	2301      	movs	r3, #1
 8001104:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(M_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001106:	f107 0314 	add.w	r3, r7, #20
 800110a:	4619      	mov	r1, r3
 800110c:	4823      	ldr	r0, [pc, #140]	@ (800119c <MX_GPIO_Init+0x1e0>)
 800110e:	f003 f88d 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT_XL2_Pin INT_XL1_Pin */
  GPIO_InitStruct.Pin = INT_XL2_Pin|INT_XL1_Pin;
 8001112:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001116:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001118:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800111c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001122:	f107 0314 	add.w	r3, r7, #20
 8001126:	4619      	mov	r1, r3
 8001128:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800112c:	f003 f87e 	bl	800422c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER1_Pin */
  GPIO_InitStruct.Pin = USER1_Pin;
 8001130:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001136:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800113a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800113c:	2301      	movs	r3, #1
 800113e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER1_GPIO_Port, &GPIO_InitStruct);
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	4619      	mov	r1, r3
 8001146:	4815      	ldr	r0, [pc, #84]	@ (800119c <MX_GPIO_Init+0x1e0>)
 8001148:	f003 f870 	bl	800422c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800114c:	2200      	movs	r2, #0
 800114e:	2105      	movs	r1, #5
 8001150:	2006      	movs	r0, #6
 8001152:	f002 fbb5 	bl	80038c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001156:	2006      	movs	r0, #6
 8001158:	f002 fbcc 	bl	80038f4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800115c:	2200      	movs	r2, #0
 800115e:	2105      	movs	r1, #5
 8001160:	2007      	movs	r0, #7
 8001162:	f002 fbad 	bl	80038c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001166:	2007      	movs	r0, #7
 8001168:	f002 fbc4 	bl	80038f4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800116c:	2200      	movs	r2, #0
 800116e:	2105      	movs	r1, #5
 8001170:	2017      	movs	r0, #23
 8001172:	f002 fba5 	bl	80038c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001176:	2017      	movs	r0, #23
 8001178:	f002 fbbc 	bl	80038f4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800117c:	2200      	movs	r2, #0
 800117e:	2105      	movs	r1, #5
 8001180:	2028      	movs	r0, #40	@ 0x28
 8001182:	f002 fb9d 	bl	80038c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001186:	2028      	movs	r0, #40	@ 0x28
 8001188:	f002 fbb4 	bl	80038f4 <HAL_NVIC_EnableIRQ>

}
 800118c:	bf00      	nop
 800118e:	3728      	adds	r7, #40	@ 0x28
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40021000 	.word	0x40021000
 8001198:	48000800 	.word	0x48000800
 800119c:	48000400 	.word	0x48000400

080011a0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c3;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001218 <MX_I2C1_Init+0x78>)
 80011a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 80011aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011ac:	4a1b      	ldr	r2, [pc, #108]	@ (800121c <MX_I2C1_Init+0x7c>)
 80011ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011b6:	4b17      	ldr	r3, [pc, #92]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011bc:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011c2:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011c8:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011da:	480e      	ldr	r0, [pc, #56]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011dc:	f003 f9f2 	bl	80045c4 <HAL_I2C_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011e6:	f000 fa7b 	bl	80016e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011ea:	2100      	movs	r1, #0
 80011ec:	4809      	ldr	r0, [pc, #36]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011ee:	f005 f9f1 	bl	80065d4 <HAL_I2CEx_ConfigAnalogFilter>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011f8:	f000 fa72 	bl	80016e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011fc:	2100      	movs	r1, #0
 80011fe:	4805      	ldr	r0, [pc, #20]	@ (8001214 <MX_I2C1_Init+0x74>)
 8001200:	f005 fa33 	bl	800666a <HAL_I2CEx_ConfigDigitalFilter>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800120a:	f000 fa69 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	2000031c 	.word	0x2000031c
 8001218:	40005400 	.word	0x40005400
 800121c:	00503d58 	.word	0x00503d58

08001220 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001224:	4b1b      	ldr	r3, [pc, #108]	@ (8001294 <MX_I2C3_Init+0x74>)
 8001226:	4a1c      	ldr	r2, [pc, #112]	@ (8001298 <MX_I2C3_Init+0x78>)
 8001228:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00503D58;
 800122a:	4b1a      	ldr	r3, [pc, #104]	@ (8001294 <MX_I2C3_Init+0x74>)
 800122c:	4a1b      	ldr	r2, [pc, #108]	@ (800129c <MX_I2C3_Init+0x7c>)
 800122e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001230:	4b18      	ldr	r3, [pc, #96]	@ (8001294 <MX_I2C3_Init+0x74>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001236:	4b17      	ldr	r3, [pc, #92]	@ (8001294 <MX_I2C3_Init+0x74>)
 8001238:	2201      	movs	r2, #1
 800123a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800123c:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <MX_I2C3_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001242:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <MX_I2C3_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <MX_I2C3_Init+0x74>)
 800124a:	2200      	movs	r2, #0
 800124c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800124e:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <MX_I2C3_Init+0x74>)
 8001250:	2200      	movs	r2, #0
 8001252:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001254:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <MX_I2C3_Init+0x74>)
 8001256:	2200      	movs	r2, #0
 8001258:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800125a:	480e      	ldr	r0, [pc, #56]	@ (8001294 <MX_I2C3_Init+0x74>)
 800125c:	f003 f9b2 	bl	80045c4 <HAL_I2C_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001266:	f000 fa3b 	bl	80016e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800126a:	2100      	movs	r1, #0
 800126c:	4809      	ldr	r0, [pc, #36]	@ (8001294 <MX_I2C3_Init+0x74>)
 800126e:	f005 f9b1 	bl	80065d4 <HAL_I2CEx_ConfigAnalogFilter>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001278:	f000 fa32 	bl	80016e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800127c:	2100      	movs	r1, #0
 800127e:	4805      	ldr	r0, [pc, #20]	@ (8001294 <MX_I2C3_Init+0x74>)
 8001280:	f005 f9f3 	bl	800666a <HAL_I2CEx_ConfigDigitalFilter>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800128a:	f000 fa29 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000370 	.word	0x20000370
 8001298:	40007800 	.word	0x40007800
 800129c:	00503d58 	.word	0x00503d58

080012a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b09e      	sub	sp, #120	@ 0x78
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]
 80012b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b8:	f107 0320 	add.w	r3, r7, #32
 80012bc:	2244      	movs	r2, #68	@ 0x44
 80012be:	2100      	movs	r1, #0
 80012c0:	4618      	mov	r0, r3
 80012c2:	f00b faed 	bl	800c8a0 <memset>
  if(i2cHandle->Instance==I2C1)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a80      	ldr	r2, [pc, #512]	@ (80014cc <HAL_I2C_MspInit+0x22c>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	f040 808f 	bne.w	80013f0 <HAL_I2C_MspInit+0x150>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80012d2:	2340      	movs	r3, #64	@ 0x40
 80012d4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80012d6:	2300      	movs	r3, #0
 80012d8:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012da:	f107 0320 	add.w	r3, r7, #32
 80012de:	4618      	mov	r0, r3
 80012e0:	f006 f880 	bl	80073e4 <HAL_RCCEx_PeriphCLKConfig>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80012ea:	f000 f9f9 	bl	80016e0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ee:	4b78      	ldr	r3, [pc, #480]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f2:	4a77      	ldr	r2, [pc, #476]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 80012f4:	f043 0301 	orr.w	r3, r3, #1
 80012f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fa:	4b75      	ldr	r3, [pc, #468]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	61fb      	str	r3, [r7, #28]
 8001304:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001306:	4b72      	ldr	r3, [pc, #456]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130a:	4a71      	ldr	r2, [pc, #452]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 800130c:	f043 0302 	orr.w	r3, r3, #2
 8001310:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001312:	4b6f      	ldr	r3, [pc, #444]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	61bb      	str	r3, [r7, #24]
 800131c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800131e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001322:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001324:	2312      	movs	r3, #18
 8001326:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132c:	2300      	movs	r3, #0
 800132e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001330:	2304      	movs	r3, #4
 8001332:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001334:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001338:	4619      	mov	r1, r3
 800133a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800133e:	f002 ff75 	bl	800422c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001342:	2380      	movs	r3, #128	@ 0x80
 8001344:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001346:	2312      	movs	r3, #18
 8001348:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	2300      	movs	r3, #0
 8001350:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001352:	2304      	movs	r3, #4
 8001354:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001356:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800135a:	4619      	mov	r1, r3
 800135c:	485d      	ldr	r0, [pc, #372]	@ (80014d4 <HAL_I2C_MspInit+0x234>)
 800135e:	f002 ff65 	bl	800422c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001362:	4b5b      	ldr	r3, [pc, #364]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 8001364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001366:	4a5a      	ldr	r2, [pc, #360]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 8001368:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800136c:	6593      	str	r3, [r2, #88]	@ 0x58
 800136e:	4b58      	ldr	r3, [pc, #352]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 8001370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001372:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001376:	617b      	str	r3, [r7, #20]
 8001378:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel1;
 800137a:	4b57      	ldr	r3, [pc, #348]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 800137c:	4a57      	ldr	r2, [pc, #348]	@ (80014dc <HAL_I2C_MspInit+0x23c>)
 800137e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8001380:	4b55      	ldr	r3, [pc, #340]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 8001382:	2211      	movs	r2, #17
 8001384:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001386:	4b54      	ldr	r3, [pc, #336]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 8001388:	2210      	movs	r2, #16
 800138a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800138c:	4b52      	ldr	r3, [pc, #328]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 800138e:	2200      	movs	r2, #0
 8001390:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001392:	4b51      	ldr	r3, [pc, #324]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 8001394:	2280      	movs	r2, #128	@ 0x80
 8001396:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001398:	4b4f      	ldr	r3, [pc, #316]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 800139a:	2200      	movs	r2, #0
 800139c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800139e:	4b4e      	ldr	r3, [pc, #312]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80013a4:	4b4c      	ldr	r3, [pc, #304]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80013aa:	4b4b      	ldr	r3, [pc, #300]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 80013ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80013b2:	4849      	ldr	r0, [pc, #292]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 80013b4:	f002 faac 	bl	8003910 <HAL_DMA_Init>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_I2C_MspInit+0x122>
    {
      Error_Handler();
 80013be:	f000 f98f 	bl	80016e0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a44      	ldr	r2, [pc, #272]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 80013c6:	639a      	str	r2, [r3, #56]	@ 0x38
 80013c8:	4a43      	ldr	r2, [pc, #268]	@ (80014d8 <HAL_I2C_MspInit+0x238>)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2105      	movs	r1, #5
 80013d2:	201f      	movs	r0, #31
 80013d4:	f002 fa74 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80013d8:	201f      	movs	r0, #31
 80013da:	f002 fa8b 	bl	80038f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2105      	movs	r1, #5
 80013e2:	2020      	movs	r0, #32
 80013e4:	f002 fa6c 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80013e8:	2020      	movs	r0, #32
 80013ea:	f002 fa83 	bl	80038f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80013ee:	e069      	b.n	80014c4 <HAL_I2C_MspInit+0x224>
  else if(i2cHandle->Instance==I2C3)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a3a      	ldr	r2, [pc, #232]	@ (80014e0 <HAL_I2C_MspInit+0x240>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d164      	bne.n	80014c4 <HAL_I2C_MspInit+0x224>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80013fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013fe:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001400:	2300      	movs	r3, #0
 8001402:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001404:	f107 0320 	add.w	r3, r7, #32
 8001408:	4618      	mov	r0, r3
 800140a:	f005 ffeb 	bl	80073e4 <HAL_RCCEx_PeriphCLKConfig>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <HAL_I2C_MspInit+0x178>
      Error_Handler();
 8001414:	f000 f964 	bl	80016e0 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001418:	4b2d      	ldr	r3, [pc, #180]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 800141a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141c:	4a2c      	ldr	r2, [pc, #176]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001424:	4b2a      	ldr	r3, [pc, #168]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 8001426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	613b      	str	r3, [r7, #16]
 800142e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001430:	4b27      	ldr	r3, [pc, #156]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 8001432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001434:	4a26      	ldr	r2, [pc, #152]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 8001436:	f043 0302 	orr.w	r3, r3, #2
 800143a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800143c:	4b24      	ldr	r3, [pc, #144]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 800143e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001440:	f003 0302 	and.w	r3, r3, #2
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001448:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800144c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800144e:	2312      	movs	r3, #18
 8001450:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001456:	2300      	movs	r3, #0
 8001458:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 800145a:	2302      	movs	r3, #2
 800145c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001462:	4619      	mov	r1, r3
 8001464:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001468:	f002 fee0 	bl	800422c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800146c:	2320      	movs	r3, #32
 800146e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001470:	2312      	movs	r3, #18
 8001472:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001474:	2300      	movs	r3, #0
 8001476:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001478:	2300      	movs	r3, #0
 800147a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 800147c:	2308      	movs	r3, #8
 800147e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001480:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001484:	4619      	mov	r1, r3
 8001486:	4813      	ldr	r0, [pc, #76]	@ (80014d4 <HAL_I2C_MspInit+0x234>)
 8001488:	f002 fed0 	bl	800422c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800148c:	4b10      	ldr	r3, [pc, #64]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 800148e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001490:	4a0f      	ldr	r2, [pc, #60]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 8001492:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001496:	6593      	str	r3, [r2, #88]	@ 0x58
 8001498:	4b0d      	ldr	r3, [pc, #52]	@ (80014d0 <HAL_I2C_MspInit+0x230>)
 800149a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800149c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80014a0:	60bb      	str	r3, [r7, #8]
 80014a2:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 80014a4:	2200      	movs	r2, #0
 80014a6:	2105      	movs	r1, #5
 80014a8:	205c      	movs	r0, #92	@ 0x5c
 80014aa:	f002 fa09 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80014ae:	205c      	movs	r0, #92	@ 0x5c
 80014b0:	f002 fa20 	bl	80038f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 5, 0);
 80014b4:	2200      	movs	r2, #0
 80014b6:	2105      	movs	r1, #5
 80014b8:	205d      	movs	r0, #93	@ 0x5d
 80014ba:	f002 fa01 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80014be:	205d      	movs	r0, #93	@ 0x5d
 80014c0:	f002 fa18 	bl	80038f4 <HAL_NVIC_EnableIRQ>
}
 80014c4:	bf00      	nop
 80014c6:	3778      	adds	r7, #120	@ 0x78
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40005400 	.word	0x40005400
 80014d0:	40021000 	.word	0x40021000
 80014d4:	48000400 	.word	0x48000400
 80014d8:	200003c4 	.word	0x200003c4
 80014dc:	40020008 	.word	0x40020008
 80014e0:	40007800 	.word	0x40007800

080014e4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, (uint8_t*)&chr,1,HAL_MAX_DELAY);
 80014ec:	1d39      	adds	r1, r7, #4
 80014ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014f2:	2201      	movs	r2, #1
 80014f4:	4803      	ldr	r0, [pc, #12]	@ (8001504 <__io_putchar+0x20>)
 80014f6:	f007 fae5 	bl	8008ac4 <HAL_UART_Transmit>
	return chr;
 80014fa:	687b      	ldr	r3, [r7, #4]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20000624 	.word	0x20000624

08001508 <task_screen>:

void task_screen(void * unused){
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]

	for(;;){
		// Attend soit un "select", soit un "enter"
		if (xSemaphoreTake(sem_select_menu, 0) == pdTRUE)
 8001510:	4b0d      	ldr	r3, [pc, #52]	@ (8001548 <task_screen+0x40>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f008 ff6c 	bl	800a3f4 <xQueueSemaphoreTake>
 800151c:	4603      	mov	r3, r0
 800151e:	2b01      	cmp	r3, #1
 8001520:	d101      	bne.n	8001526 <task_screen+0x1e>
		{
			select_Menu();
 8001522:	f000 fa59 	bl	80019d8 <select_Menu>
		}

		if (xSemaphoreTake(sem_enter_menu, 0) == pdTRUE)
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <task_screen+0x44>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2100      	movs	r1, #0
 800152c:	4618      	mov	r0, r3
 800152e:	f008 ff61 	bl	800a3f4 <xQueueSemaphoreTake>
 8001532:	4603      	mov	r3, r0
 8001534:	2b01      	cmp	r3, #1
 8001536:	d101      	bne.n	800153c <task_screen+0x34>
		{
			enter_Menu();
 8001538:	f000 fb1e 	bl	8001b78 <enter_Menu>
		}

		// Affichage + gestion de veille
		displayMenu();
 800153c:	f000 fc2c 	bl	8001d98 <displayMenu>
		checkMenuTimeout();
 8001540:	f000 fbc6 	bl	8001cd0 <checkMenuTimeout>
		if (xSemaphoreTake(sem_select_menu, 0) == pdTRUE)
 8001544:	e7e4      	b.n	8001510 <task_screen+0x8>
 8001546:	bf00      	nop
 8001548:	20000424 	.word	0x20000424
 800154c:	20000428 	.word	0x20000428

08001550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001556:	f002 f8a3 	bl	80036a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155a:	f000 f871 	bl	8001640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800155e:	f7ff fd2d 	bl	8000fbc <MX_GPIO_Init>
  MX_DMA_Init();
 8001562:	f7ff fd01 	bl	8000f68 <MX_DMA_Init>
  MX_I2C1_Init();
 8001566:	f7ff fe1b 	bl	80011a0 <MX_I2C1_Init>
  MX_I2C3_Init();
 800156a:	f7ff fe59 	bl	8001220 <MX_I2C3_Init>
  MX_TIM2_Init();
 800156e:	f000 fffb 	bl	8002568 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001572:	f001 f873 	bl	800265c <MX_TIM3_Init>
  MX_UART4_Init();
 8001576:	f001 fb7b 	bl	8002c70 <MX_UART4_Init>
  MX_USART2_UART_Init();
 800157a:	f001 fbc5 	bl	8002d08 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800157e:	f001 fc0f 	bl	8002da0 <MX_USART3_UART_Init>
  MX_TIM16_Init();
 8001582:	f001 f951 	bl	8002828 <MX_TIM16_Init>
  MX_TIM7_Init();
 8001586:	f001 f8bf 	bl	8002708 <MX_TIM7_Init>
  MX_TIM8_Init();
 800158a:	f001 f8f3 	bl	8002774 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 800158e:	f001 fde9 	bl	8003164 <ssd1306_Init>

  Init_bitmap();
 8001592:	f000 f981 	bl	8001898 <Init_bitmap>

  ssd1306_SetCursor(20,20);
 8001596:	2114      	movs	r1, #20
 8001598:	2014      	movs	r0, #20
 800159a:	f001 ff71 	bl	8003480 <ssd1306_SetCursor>
  ssd1306_Fill(Black);
 800159e:	2000      	movs	r0, #0
 80015a0:	f001 fe4a 	bl	8003238 <ssd1306_Fill>
  ssd1306_WriteString("Ready", Font_16x26, White);
 80015a4:	4b1d      	ldr	r3, [pc, #116]	@ (800161c <main+0xcc>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	9200      	str	r2, [sp, #0]
 80015aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015ac:	481c      	ldr	r0, [pc, #112]	@ (8001620 <main+0xd0>)
 80015ae:	f001 ff41 	bl	8003434 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 80015b2:	f001 fd95 	bl	80030e0 <ssd1306_UpdateScreen>
  HAL_Delay(100);
 80015b6:	2064      	movs	r0, #100	@ 0x64
 80015b8:	f002 f8a8 	bl	800370c <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim7);
 80015bc:	4819      	ldr	r0, [pc, #100]	@ (8001624 <main+0xd4>)
 80015be:	f006 f959 	bl	8007874 <HAL_TIM_Base_Start_IT>

  printf("\r\n==== G431 ====\r\n");
 80015c2:	4819      	ldr	r0, [pc, #100]	@ (8001628 <main+0xd8>)
 80015c4:	f00b f964 	bl	800c890 <puts>

  sem_select_menu = xSemaphoreCreateBinary();
 80015c8:	2203      	movs	r2, #3
 80015ca:	2100      	movs	r1, #0
 80015cc:	2001      	movs	r0, #1
 80015ce:	f008 fe2b 	bl	800a228 <xQueueGenericCreate>
 80015d2:	4603      	mov	r3, r0
 80015d4:	4a15      	ldr	r2, [pc, #84]	@ (800162c <main+0xdc>)
 80015d6:	6013      	str	r3, [r2, #0]
  sem_enter_menu = xSemaphoreCreateBinary();
 80015d8:	2203      	movs	r2, #3
 80015da:	2100      	movs	r1, #0
 80015dc:	2001      	movs	r0, #1
 80015de:	f008 fe23 	bl	800a228 <xQueueGenericCreate>
 80015e2:	4603      	mov	r3, r0
 80015e4:	4a12      	ldr	r2, [pc, #72]	@ (8001630 <main+0xe0>)
 80015e6:	6013      	str	r3, [r2, #0]

  if (xTaskCreate(task_screen, "SCREEN", 128, NULL,3,NULL) != pdPASS){
 80015e8:	2300      	movs	r3, #0
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	2303      	movs	r3, #3
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2300      	movs	r3, #0
 80015f2:	2280      	movs	r2, #128	@ 0x80
 80015f4:	490f      	ldr	r1, [pc, #60]	@ (8001634 <main+0xe4>)
 80015f6:	4810      	ldr	r0, [pc, #64]	@ (8001638 <main+0xe8>)
 80015f8:	f009 f88c 	bl	800a714 <xTaskCreate>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d004      	beq.n	800160c <main+0xbc>
	 printf("Error creating task screen\r\n");
 8001602:	480e      	ldr	r0, [pc, #56]	@ (800163c <main+0xec>)
 8001604:	f00b f944 	bl	800c890 <puts>
	 Error_Handler();
 8001608:	f000 f86a 	bl	80016e0 <Error_Handler>
  }


  vTaskStartScheduler();
 800160c:	f009 f9ec 	bl	800a9e8 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001610:	f7ff fc88 	bl	8000f24 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001614:	f008 fca8 	bl	8009f68 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <main+0xc8>
 800161c:	0801d070 	.word	0x0801d070
 8001620:	0800eaf8 	.word	0x0800eaf8
 8001624:	20000540 	.word	0x20000540
 8001628:	0800eb00 	.word	0x0800eb00
 800162c:	20000424 	.word	0x20000424
 8001630:	20000428 	.word	0x20000428
 8001634:	0800eb14 	.word	0x0800eb14
 8001638:	08001509 	.word	0x08001509
 800163c:	0800eb1c 	.word	0x0800eb1c

08001640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b094      	sub	sp, #80	@ 0x50
 8001644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001646:	f107 0318 	add.w	r3, r7, #24
 800164a:	2238      	movs	r2, #56	@ 0x38
 800164c:	2100      	movs	r1, #0
 800164e:	4618      	mov	r0, r3
 8001650:	f00b f926 	bl	800c8a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001654:	1d3b      	adds	r3, r7, #4
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]
 800165c:	609a      	str	r2, [r3, #8]
 800165e:	60da      	str	r2, [r3, #12]
 8001660:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001662:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001666:	f005 f853 	bl	8006710 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800166a:	2301      	movs	r3, #1
 800166c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800166e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001672:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001674:	2300      	movs	r3, #0
 8001676:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001678:	f107 0318 	add.w	r3, r7, #24
 800167c:	4618      	mov	r0, r3
 800167e:	f005 f955 	bl	800692c <HAL_RCC_OscConfig>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <SystemClock_Config+0x4c>
  {
    Error_Handler();
 8001688:	f000 f82a 	bl	80016e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800168c:	230f      	movs	r3, #15
 800168e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001690:	2302      	movs	r3, #2
 8001692:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001694:	2300      	movs	r3, #0
 8001696:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001698:	2300      	movs	r3, #0
 800169a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800169c:	2300      	movs	r3, #0
 800169e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016a0:	1d3b      	adds	r3, r7, #4
 80016a2:	2100      	movs	r1, #0
 80016a4:	4618      	mov	r0, r3
 80016a6:	f005 fc53 	bl	8006f50 <HAL_RCC_ClockConfig>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80016b0:	f000 f816 	bl	80016e0 <Error_Handler>
  }
}
 80016b4:	bf00      	nop
 80016b6:	3750      	adds	r7, #80	@ 0x50
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a04      	ldr	r2, [pc, #16]	@ (80016dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d101      	bne.n	80016d2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80016ce:	f001 ffff 	bl	80036d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40001000 	.word	0x40001000

080016e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016e4:	b672      	cpsid	i
}
 80016e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <Error_Handler+0x8>

080016ec <brightnessToPercent>:
uint32_t lastPressBtnPA1 = 0;
uint32_t lastPressBtnPB9 = 0;
uint32_t lastMenuActivity = 0;


static int brightnessToPercent(uint8_t brightness) {
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	71fb      	strb	r3, [r7, #7]
    switch (brightness) {
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	2bff      	cmp	r3, #255	@ 0xff
 80016fa:	d00a      	beq.n	8001712 <brightnessToPercent+0x26>
 80016fc:	2bff      	cmp	r3, #255	@ 0xff
 80016fe:	dc10      	bgt.n	8001722 <brightnessToPercent+0x36>
 8001700:	2baa      	cmp	r3, #170	@ 0xaa
 8001702:	d008      	beq.n	8001716 <brightnessToPercent+0x2a>
 8001704:	2baa      	cmp	r3, #170	@ 0xaa
 8001706:	dc0c      	bgt.n	8001722 <brightnessToPercent+0x36>
 8001708:	2b14      	cmp	r3, #20
 800170a:	d008      	beq.n	800171e <brightnessToPercent+0x32>
 800170c:	2b55      	cmp	r3, #85	@ 0x55
 800170e:	d004      	beq.n	800171a <brightnessToPercent+0x2e>
 8001710:	e007      	b.n	8001722 <brightnessToPercent+0x36>
        case 255: return 100;
 8001712:	2364      	movs	r3, #100	@ 0x64
 8001714:	e010      	b.n	8001738 <brightnessToPercent+0x4c>
        case 170: return 67;
 8001716:	2343      	movs	r3, #67	@ 0x43
 8001718:	e00e      	b.n	8001738 <brightnessToPercent+0x4c>
        case 85:  return 33;
 800171a:	2321      	movs	r3, #33	@ 0x21
 800171c:	e00c      	b.n	8001738 <brightnessToPercent+0x4c>
        case 20:  return 8;
 800171e:	2308      	movs	r3, #8
 8001720:	e00a      	b.n	8001738 <brightnessToPercent+0x4c>
        default:  return (brightness * 100) / 255;
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	2264      	movs	r2, #100	@ 0x64
 8001726:	fb02 f303 	mul.w	r3, r2, r3
 800172a:	4a06      	ldr	r2, [pc, #24]	@ (8001744 <brightnessToPercent+0x58>)
 800172c:	fb82 1203 	smull	r1, r2, r2, r3
 8001730:	441a      	add	r2, r3
 8001732:	11d2      	asrs	r2, r2, #7
 8001734:	17db      	asrs	r3, r3, #31
 8001736:	1ad3      	subs	r3, r2, r3
    }
}
 8001738:	4618      	mov	r0, r3
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	80808081 	.word	0x80808081

08001748 <oled_cat>:
	ssd1306_Fill(White);
	ssd1306_DrawBitmap(0,0,garfield_128x64,128,64,Black);
	ssd1306_UpdateScreen();
}

void oled_cat(){
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800174e:	2000      	movs	r0, #0
 8001750:	f001 fd72 	bl	8003238 <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,epd_bitmap_cat_head_64,128,64,White);
 8001754:	2301      	movs	r3, #1
 8001756:	9301      	str	r3, [sp, #4]
 8001758:	2340      	movs	r3, #64	@ 0x40
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	2380      	movs	r3, #128	@ 0x80
 800175e:	4a05      	ldr	r2, [pc, #20]	@ (8001774 <oled_cat+0x2c>)
 8001760:	2100      	movs	r1, #0
 8001762:	2000      	movs	r0, #0
 8001764:	f001 ff10 	bl	8003588 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 8001768:	f001 fcba 	bl	80030e0 <ssd1306_UpdateScreen>
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	0801202c 	.word	0x0801202c

08001778 <oled_mouse>:

void oled_mouse(){
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800177e:	2000      	movs	r0, #0
 8001780:	f001 fd5a 	bl	8003238 <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,epd_bitmap_mouse_head_64,128,64,White);
 8001784:	2301      	movs	r3, #1
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	2340      	movs	r3, #64	@ 0x40
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	2380      	movs	r3, #128	@ 0x80
 800178e:	4a05      	ldr	r2, [pc, #20]	@ (80017a4 <oled_mouse+0x2c>)
 8001790:	2100      	movs	r1, #0
 8001792:	2000      	movs	r0, #0
 8001794:	f001 fef8 	bl	8003588 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 8001798:	f001 fca2 	bl	80030e0 <ssd1306_UpdateScreen>
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	0801242c 	.word	0x0801242c

080017a8 <kirby_bitmap_tick>:
//		i++;
//	}
//
//}

void kirby_bitmap_tick(void) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 80017ae:	f001 ffa1 	bl	80036f4 <HAL_GetTick>
 80017b2:	6078      	str	r0, [r7, #4]

    if (now - lastUpdateKirby > 120) {  // avance toutes les 40 ms
 80017b4:	4b17      	ldr	r3, [pc, #92]	@ (8001814 <kirby_bitmap_tick+0x6c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	2b78      	cmp	r3, #120	@ 0x78
 80017be:	d925      	bls.n	800180c <kirby_bitmap_tick+0x64>
        lastUpdateKirby = now;
 80017c0:	4a14      	ldr	r2, [pc, #80]	@ (8001814 <kirby_bitmap_tick+0x6c>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6013      	str	r3, [r2, #0]

        ssd1306_Fill(Black);
 80017c6:	2000      	movs	r0, #0
 80017c8:	f001 fd36 	bl	8003238 <ssd1306_Fill>
        ssd1306_DrawBitmap(0, 0,
 80017cc:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <kirby_bitmap_tick+0x70>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	461a      	mov	r2, r3
 80017d2:	4b12      	ldr	r3, [pc, #72]	@ (800181c <kirby_bitmap_tick+0x74>)
 80017d4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80017d8:	2301      	movs	r3, #1
 80017da:	9301      	str	r3, [sp, #4]
 80017dc:	2340      	movs	r3, #64	@ 0x40
 80017de:	9300      	str	r3, [sp, #0]
 80017e0:	2380      	movs	r3, #128	@ 0x80
 80017e2:	2100      	movs	r1, #0
 80017e4:	2000      	movs	r0, #0
 80017e6:	f001 fecf 	bl	8003588 <ssd1306_DrawBitmap>
            kirby_bitmap_allArray[kirbyFrame],
            128, 64, White);
        ssd1306_UpdateScreen();
 80017ea:	f001 fc79 	bl	80030e0 <ssd1306_UpdateScreen>

        kirbyFrame++;
 80017ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001818 <kirby_bitmap_tick+0x70>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	3301      	adds	r3, #1
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <kirby_bitmap_tick+0x70>)
 80017f8:	701a      	strb	r2, [r3, #0]
        if (kirbyFrame >= kirby_bitmap_allArray_LEN) {
 80017fa:	4b07      	ldr	r3, [pc, #28]	@ (8001818 <kirby_bitmap_tick+0x70>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	461a      	mov	r2, r3
 8001800:	2320      	movs	r3, #32
 8001802:	429a      	cmp	r2, r3
 8001804:	db02      	blt.n	800180c <kirby_bitmap_tick+0x64>
            kirbyFrame = 0;  // pour relancer la boucle
 8001806:	4b04      	ldr	r3, [pc, #16]	@ (8001818 <kirby_bitmap_tick+0x70>)
 8001808:	2200      	movs	r2, #0
 800180a:	701a      	strb	r2, [r3, #0]
        }
    }
}
 800180c:	bf00      	nop
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000444 	.word	0x20000444
 8001818:	20000440 	.word	0x20000440
 800181c:	20000034 	.word	0x20000034

08001820 <Init_bitmap_tick>:
//            catFrame = 0;
//        }
//    }
//}

void Init_bitmap_tick(void) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 8001826:	f001 ff65 	bl	80036f4 <HAL_GetTick>
 800182a:	6078      	str	r0, [r7, #4]

    if (now - lastUpdateInit > 120) {  // avance toutes les 40 ms sans bloquer comme un while
 800182c:	4b17      	ldr	r3, [pc, #92]	@ (800188c <Init_bitmap_tick+0x6c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	2b78      	cmp	r3, #120	@ 0x78
 8001836:	d925      	bls.n	8001884 <Init_bitmap_tick+0x64>
        lastUpdateInit = now;
 8001838:	4a14      	ldr	r2, [pc, #80]	@ (800188c <Init_bitmap_tick+0x6c>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6013      	str	r3, [r2, #0]

        ssd1306_Fill(Black);
 800183e:	2000      	movs	r0, #0
 8001840:	f001 fcfa 	bl	8003238 <ssd1306_Fill>
        ssd1306_DrawBitmap(0, 0,
 8001844:	4b12      	ldr	r3, [pc, #72]	@ (8001890 <Init_bitmap_tick+0x70>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	461a      	mov	r2, r3
 800184a:	4b12      	ldr	r3, [pc, #72]	@ (8001894 <Init_bitmap_tick+0x74>)
 800184c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001850:	2301      	movs	r3, #1
 8001852:	9301      	str	r3, [sp, #4]
 8001854:	2340      	movs	r3, #64	@ 0x40
 8001856:	9300      	str	r3, [sp, #0]
 8001858:	2380      	movs	r3, #128	@ 0x80
 800185a:	2100      	movs	r1, #0
 800185c:	2000      	movs	r0, #0
 800185e:	f001 fe93 	bl	8003588 <ssd1306_DrawBitmap>
            Init_bitmap_allArray[InitFrame],
            128, 64, White);
        ssd1306_UpdateScreen();
 8001862:	f001 fc3d 	bl	80030e0 <ssd1306_UpdateScreen>

        InitFrame++;
 8001866:	4b0a      	ldr	r3, [pc, #40]	@ (8001890 <Init_bitmap_tick+0x70>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	3301      	adds	r3, #1
 800186c:	b2da      	uxtb	r2, r3
 800186e:	4b08      	ldr	r3, [pc, #32]	@ (8001890 <Init_bitmap_tick+0x70>)
 8001870:	701a      	strb	r2, [r3, #0]
        if (InitFrame >= Init_bitmap_allArray_LEN) {
 8001872:	4b07      	ldr	r3, [pc, #28]	@ (8001890 <Init_bitmap_tick+0x70>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	461a      	mov	r2, r3
 8001878:	230d      	movs	r3, #13
 800187a:	429a      	cmp	r2, r3
 800187c:	db02      	blt.n	8001884 <Init_bitmap_tick+0x64>
            InitFrame = 0;
 800187e:	4b04      	ldr	r3, [pc, #16]	@ (8001890 <Init_bitmap_tick+0x70>)
 8001880:	2200      	movs	r2, #0
 8001882:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8001884:	bf00      	nop
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	2000043c 	.word	0x2000043c
 8001890:	20000438 	.word	0x20000438
 8001894:	20000000 	.word	0x20000000

08001898 <Init_bitmap>:

void Init_bitmap(){
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af02      	add	r7, sp, #8
	int i = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	607b      	str	r3, [r7, #4]
	while (i < Init_bitmap_allArray_LEN){
 80018a2:	e017      	b.n	80018d4 <Init_bitmap+0x3c>
		ssd1306_Fill(Black);
 80018a4:	2000      	movs	r0, #0
 80018a6:	f001 fcc7 	bl	8003238 <ssd1306_Fill>
		ssd1306_DrawBitmap(0,0,Init_bitmap_allArray[i],128,64,White);
 80018aa:	4a0f      	ldr	r2, [pc, #60]	@ (80018e8 <Init_bitmap+0x50>)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80018b2:	2301      	movs	r3, #1
 80018b4:	9301      	str	r3, [sp, #4]
 80018b6:	2340      	movs	r3, #64	@ 0x40
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	2380      	movs	r3, #128	@ 0x80
 80018bc:	2100      	movs	r1, #0
 80018be:	2000      	movs	r0, #0
 80018c0:	f001 fe62 	bl	8003588 <ssd1306_DrawBitmap>
		ssd1306_UpdateScreen();
 80018c4:	f001 fc0c 	bl	80030e0 <ssd1306_UpdateScreen>
		HAL_Delay(40);
 80018c8:	2028      	movs	r0, #40	@ 0x28
 80018ca:	f001 ff1f 	bl	800370c <HAL_Delay>
		i++;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	3301      	adds	r3, #1
 80018d2:	607b      	str	r3, [r7, #4]
	while (i < Init_bitmap_allArray_LEN){
 80018d4:	220d      	movs	r2, #13
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4293      	cmp	r3, r2
 80018da:	dbe3      	blt.n	80018a4 <Init_bitmap+0xc>
	}

}
 80018dc:	bf00      	nop
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000000 	.word	0x20000000

080018ec <adjustBrightness>:
		Init_bitmap_tick();

		};
}

void adjustBrightness(bool increase) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
    if (increase) {
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d017      	beq.n	800192c <adjustBrightness+0x40>
        // Si la luminosit est infrieure  255, on peut augmenter de 85
        if (brightnessLevel == 170) brightnessLevel = 255;
 80018fc:	4b1b      	ldr	r3, [pc, #108]	@ (800196c <adjustBrightness+0x80>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2baa      	cmp	r3, #170	@ 0xaa
 8001902:	d103      	bne.n	800190c <adjustBrightness+0x20>
 8001904:	4b19      	ldr	r3, [pc, #100]	@ (800196c <adjustBrightness+0x80>)
 8001906:	22ff      	movs	r2, #255	@ 0xff
 8001908:	701a      	strb	r2, [r3, #0]
 800190a:	e026      	b.n	800195a <adjustBrightness+0x6e>
        else if (brightnessLevel == 85) brightnessLevel = 170;
 800190c:	4b17      	ldr	r3, [pc, #92]	@ (800196c <adjustBrightness+0x80>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b55      	cmp	r3, #85	@ 0x55
 8001912:	d103      	bne.n	800191c <adjustBrightness+0x30>
 8001914:	4b15      	ldr	r3, [pc, #84]	@ (800196c <adjustBrightness+0x80>)
 8001916:	22aa      	movs	r2, #170	@ 0xaa
 8001918:	701a      	strb	r2, [r3, #0]
 800191a:	e01e      	b.n	800195a <adjustBrightness+0x6e>
        else if (brightnessLevel == 20) brightnessLevel = 85;
 800191c:	4b13      	ldr	r3, [pc, #76]	@ (800196c <adjustBrightness+0x80>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b14      	cmp	r3, #20
 8001922:	d11a      	bne.n	800195a <adjustBrightness+0x6e>
 8001924:	4b11      	ldr	r3, [pc, #68]	@ (800196c <adjustBrightness+0x80>)
 8001926:	2255      	movs	r2, #85	@ 0x55
 8001928:	701a      	strb	r2, [r3, #0]
 800192a:	e016      	b.n	800195a <adjustBrightness+0x6e>
    } else {
        // Si la luminosit est plus grande que 20, on peut diminuer de 85
        if (brightnessLevel == 255) brightnessLevel = 170;
 800192c:	4b0f      	ldr	r3, [pc, #60]	@ (800196c <adjustBrightness+0x80>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2bff      	cmp	r3, #255	@ 0xff
 8001932:	d103      	bne.n	800193c <adjustBrightness+0x50>
 8001934:	4b0d      	ldr	r3, [pc, #52]	@ (800196c <adjustBrightness+0x80>)
 8001936:	22aa      	movs	r2, #170	@ 0xaa
 8001938:	701a      	strb	r2, [r3, #0]
 800193a:	e00e      	b.n	800195a <adjustBrightness+0x6e>
        else if (brightnessLevel == 170) brightnessLevel = 85;
 800193c:	4b0b      	ldr	r3, [pc, #44]	@ (800196c <adjustBrightness+0x80>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2baa      	cmp	r3, #170	@ 0xaa
 8001942:	d103      	bne.n	800194c <adjustBrightness+0x60>
 8001944:	4b09      	ldr	r3, [pc, #36]	@ (800196c <adjustBrightness+0x80>)
 8001946:	2255      	movs	r2, #85	@ 0x55
 8001948:	701a      	strb	r2, [r3, #0]
 800194a:	e006      	b.n	800195a <adjustBrightness+0x6e>
        else if (brightnessLevel == 85) brightnessLevel = 20;
 800194c:	4b07      	ldr	r3, [pc, #28]	@ (800196c <adjustBrightness+0x80>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b55      	cmp	r3, #85	@ 0x55
 8001952:	d102      	bne.n	800195a <adjustBrightness+0x6e>
 8001954:	4b05      	ldr	r3, [pc, #20]	@ (800196c <adjustBrightness+0x80>)
 8001956:	2214      	movs	r2, #20
 8001958:	701a      	strb	r2, [r3, #0]
    }
    // Appliquer le contraste
    ssd1306_SetContrast(brightnessLevel);
 800195a:	4b04      	ldr	r3, [pc, #16]	@ (800196c <adjustBrightness+0x80>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f001 fe6d 	bl	800363e <ssd1306_SetContrast>
}
 8001964:	bf00      	nop
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	200000b4 	.word	0x200000b4

08001970 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	80fb      	strh	r3, [r7, #6]
//	}

//	if (GPIO_Pin == GPIO_PIN_9){
//		Flags.Enter_Menu = 1;
//	}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]

	    if (GPIO_Pin == GPIO_PIN_1)  // bouton PA1
 800197e:	88fb      	ldrh	r3, [r7, #6]
 8001980:	2b02      	cmp	r3, #2
 8001982:	d108      	bne.n	8001996 <HAL_GPIO_EXTI_Callback+0x26>
	    {
	        xSemaphoreGiveFromISR(sem_select_menu, &xHigherPriorityTaskWoken);
 8001984:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <HAL_GPIO_EXTI_Callback+0x5c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f107 020c 	add.w	r2, r7, #12
 800198c:	4611      	mov	r1, r2
 800198e:	4618      	mov	r0, r3
 8001990:	f008 fca0 	bl	800a2d4 <xQueueGiveFromISR>
 8001994:	e00b      	b.n	80019ae <HAL_GPIO_EXTI_Callback+0x3e>
	    }
	    else if (GPIO_Pin == GPIO_PIN_9)  // bouton PB9
 8001996:	88fb      	ldrh	r3, [r7, #6]
 8001998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800199c:	d107      	bne.n	80019ae <HAL_GPIO_EXTI_Callback+0x3e>
	    {
	        xSemaphoreGiveFromISR(sem_enter_menu, &xHigherPriorityTaskWoken);
 800199e:	4b0c      	ldr	r3, [pc, #48]	@ (80019d0 <HAL_GPIO_EXTI_Callback+0x60>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f107 020c 	add.w	r2, r7, #12
 80019a6:	4611      	mov	r1, r2
 80019a8:	4618      	mov	r0, r3
 80019aa:	f008 fc93 	bl	800a2d4 <xQueueGiveFromISR>
	    }

	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d007      	beq.n	80019c4 <HAL_GPIO_EXTI_Callback+0x54>
 80019b4:	4b07      	ldr	r3, [pc, #28]	@ (80019d4 <HAL_GPIO_EXTI_Callback+0x64>)
 80019b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	f3bf 8f4f 	dsb	sy
 80019c0:	f3bf 8f6f 	isb	sy
}
 80019c4:	bf00      	nop
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20000424 	.word	0x20000424
 80019d0:	20000428 	.word	0x20000428
 80019d4:	e000ed04 	.word	0xe000ed04

080019d8 <select_Menu>:

void select_Menu(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 80019de:	f001 fe89 	bl	80036f4 <HAL_GetTick>
 80019e2:	6078      	str	r0, [r7, #4]

    if (now - lastPressBtnPA1 < 100) return;  // anti-rebond
 80019e4:	4b5e      	ldr	r3, [pc, #376]	@ (8001b60 <select_Menu+0x188>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	2b63      	cmp	r3, #99	@ 0x63
 80019ee:	f240 80ab 	bls.w	8001b48 <select_Menu+0x170>
    lastPressBtnPA1 = now;
 80019f2:	4a5b      	ldr	r2, [pc, #364]	@ (8001b60 <select_Menu+0x188>)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6013      	str	r3, [r2, #0]
    lastMenuActivity = now;
 80019f8:	4a5a      	ldr	r2, [pc, #360]	@ (8001b64 <select_Menu+0x18c>)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6013      	str	r3, [r2, #0]

    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_15);
 80019fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a02:	4859      	ldr	r0, [pc, #356]	@ (8001b68 <select_Menu+0x190>)
 8001a04:	f002 fdac 	bl	8004560 <HAL_GPIO_TogglePin>

    switch (currentMenu)
 8001a08:	4b58      	ldr	r3, [pc, #352]	@ (8001b6c <select_Menu+0x194>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b03      	cmp	r3, #3
 8001a0e:	f200 80a4 	bhi.w	8001b5a <select_Menu+0x182>
 8001a12:	a201      	add	r2, pc, #4	@ (adr r2, 8001a18 <select_Menu+0x40>)
 8001a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a18:	08001a29 	.word	0x08001a29
 8001a1c:	08001a8f 	.word	0x08001a8f
 8001a20:	08001b31 	.word	0x08001b31
 8001a24:	08001ac5 	.word	0x08001ac5
    {
        case MENU_PRINCIPAL:
            switch (cursorIndex)
 8001a28:	4b51      	ldr	r3, [pc, #324]	@ (8001b70 <select_Menu+0x198>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b04      	cmp	r3, #4
 8001a2e:	f200 808d 	bhi.w	8001b4c <select_Menu+0x174>
 8001a32:	a201      	add	r2, pc, #4	@ (adr r2, 8001a38 <select_Menu+0x60>)
 8001a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a38:	08001a4d 	.word	0x08001a4d
 8001a3c:	08001a55 	.word	0x08001a55
 8001a40:	08001a63 	.word	0x08001a63
 8001a44:	08001a71 	.word	0x08001a71
 8001a48:	08001a85 	.word	0x08001a85
            {
                case 0: currentMenu = MENU_DEMARRER; break;
 8001a4c:	4b47      	ldr	r3, [pc, #284]	@ (8001b6c <select_Menu+0x194>)
 8001a4e:	2206      	movs	r2, #6
 8001a50:	701a      	strb	r2, [r3, #0]
 8001a52:	e01b      	b.n	8001a8c <select_Menu+0xb4>
                case 1: currentMenu = MENU_SETTINGS; cursorIndex = 0; break;
 8001a54:	4b45      	ldr	r3, [pc, #276]	@ (8001b6c <select_Menu+0x194>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	701a      	strb	r2, [r3, #0]
 8001a5a:	4b45      	ldr	r3, [pc, #276]	@ (8001b70 <select_Menu+0x198>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	701a      	strb	r2, [r3, #0]
 8001a60:	e014      	b.n	8001a8c <select_Menu+0xb4>
                case 2: currentMenu = MENU_MODE; cursorIndex = 0; break;
 8001a62:	4b42      	ldr	r3, [pc, #264]	@ (8001b6c <select_Menu+0x194>)
 8001a64:	2202      	movs	r2, #2
 8001a66:	701a      	strb	r2, [r3, #0]
 8001a68:	4b41      	ldr	r3, [pc, #260]	@ (8001b70 <select_Menu+0x198>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	701a      	strb	r2, [r3, #0]
 8001a6e:	e00d      	b.n	8001a8c <select_Menu+0xb4>
                case 3: currentMenu = MENU_ANIMATIONS; cursorIndex = 0; topIndex = 0; break;
 8001a70:	4b3e      	ldr	r3, [pc, #248]	@ (8001b6c <select_Menu+0x194>)
 8001a72:	2203      	movs	r2, #3
 8001a74:	701a      	strb	r2, [r3, #0]
 8001a76:	4b3e      	ldr	r3, [pc, #248]	@ (8001b70 <select_Menu+0x198>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
 8001a7c:	4b3d      	ldr	r3, [pc, #244]	@ (8001b74 <select_Menu+0x19c>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	701a      	strb	r2, [r3, #0]
 8001a82:	e003      	b.n	8001a8c <select_Menu+0xb4>
                case 4: currentMenu = MENU_ATTENDRE; break;
 8001a84:	4b39      	ldr	r3, [pc, #228]	@ (8001b6c <select_Menu+0x194>)
 8001a86:	2204      	movs	r2, #4
 8001a88:	701a      	strb	r2, [r3, #0]
 8001a8a:	bf00      	nop
            }
            break;
 8001a8c:	e05e      	b.n	8001b4c <select_Menu+0x174>

        case MENU_SETTINGS:
            switch (cursorIndex)
 8001a8e:	4b38      	ldr	r3, [pc, #224]	@ (8001b70 <select_Menu+0x198>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d00e      	beq.n	8001ab4 <select_Menu+0xdc>
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	dc5a      	bgt.n	8001b50 <select_Menu+0x178>
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d002      	beq.n	8001aa4 <select_Menu+0xcc>
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d004      	beq.n	8001aac <select_Menu+0xd4>
            {
                case 0: adjustBrightness(true); break;
                case 1: adjustBrightness(false); break;
                case 2: currentMenu = MENU_PRINCIPAL; cursorIndex = 0; break;
            }
            break;
 8001aa2:	e055      	b.n	8001b50 <select_Menu+0x178>
                case 0: adjustBrightness(true); break;
 8001aa4:	2001      	movs	r0, #1
 8001aa6:	f7ff ff21 	bl	80018ec <adjustBrightness>
 8001aaa:	e00a      	b.n	8001ac2 <select_Menu+0xea>
                case 1: adjustBrightness(false); break;
 8001aac:	2000      	movs	r0, #0
 8001aae:	f7ff ff1d 	bl	80018ec <adjustBrightness>
 8001ab2:	e006      	b.n	8001ac2 <select_Menu+0xea>
                case 2: currentMenu = MENU_PRINCIPAL; cursorIndex = 0; break;
 8001ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b6c <select_Menu+0x194>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
 8001aba:	4b2d      	ldr	r3, [pc, #180]	@ (8001b70 <select_Menu+0x198>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	701a      	strb	r2, [r3, #0]
 8001ac0:	bf00      	nop
            break;
 8001ac2:	e045      	b.n	8001b50 <select_Menu+0x178>

        case MENU_ANIMATIONS:
            switch (cursorIndex)
 8001ac4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b70 <select_Menu+0x198>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2b06      	cmp	r3, #6
 8001aca:	d843      	bhi.n	8001b54 <select_Menu+0x17c>
 8001acc:	a201      	add	r2, pc, #4	@ (adr r2, 8001ad4 <select_Menu+0xfc>)
 8001ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad2:	bf00      	nop
 8001ad4:	08001af1 	.word	0x08001af1
 8001ad8:	08001af9 	.word	0x08001af9
 8001adc:	08001b01 	.word	0x08001b01
 8001ae0:	08001b09 	.word	0x08001b09
 8001ae4:	08001b11 	.word	0x08001b11
 8001ae8:	08001b19 	.word	0x08001b19
 8001aec:	08001b21 	.word	0x08001b21
            {
                case 0: currentMenu = DISP_CAT; break;
 8001af0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b6c <select_Menu+0x194>)
 8001af2:	2209      	movs	r2, #9
 8001af4:	701a      	strb	r2, [r3, #0]
 8001af6:	e01a      	b.n	8001b2e <select_Menu+0x156>
                case 1: currentMenu = DISP_MOUSE; break;
 8001af8:	4b1c      	ldr	r3, [pc, #112]	@ (8001b6c <select_Menu+0x194>)
 8001afa:	220a      	movs	r2, #10
 8001afc:	701a      	strb	r2, [r3, #0]
 8001afe:	e016      	b.n	8001b2e <select_Menu+0x156>
                case 2: currentMenu = DISP_CHASOURO; break;
 8001b00:	4b1a      	ldr	r3, [pc, #104]	@ (8001b6c <select_Menu+0x194>)
 8001b02:	220b      	movs	r2, #11
 8001b04:	701a      	strb	r2, [r3, #0]
 8001b06:	e012      	b.n	8001b2e <select_Menu+0x156>
                case 3: currentMenu = DISP_SCAREDCAT; break;
 8001b08:	4b18      	ldr	r3, [pc, #96]	@ (8001b6c <select_Menu+0x194>)
 8001b0a:	220c      	movs	r2, #12
 8001b0c:	701a      	strb	r2, [r3, #0]
 8001b0e:	e00e      	b.n	8001b2e <select_Menu+0x156>
                case 4: currentMenu = DISP_INIT; break;
 8001b10:	4b16      	ldr	r3, [pc, #88]	@ (8001b6c <select_Menu+0x194>)
 8001b12:	220d      	movs	r2, #13
 8001b14:	701a      	strb	r2, [r3, #0]
 8001b16:	e00a      	b.n	8001b2e <select_Menu+0x156>
                case 5: currentMenu = DISP_KIRBY; break;
 8001b18:	4b14      	ldr	r3, [pc, #80]	@ (8001b6c <select_Menu+0x194>)
 8001b1a:	220e      	movs	r2, #14
 8001b1c:	701a      	strb	r2, [r3, #0]
 8001b1e:	e006      	b.n	8001b2e <select_Menu+0x156>
                case 6: currentMenu = MENU_PRINCIPAL; cursorIndex = 0; break;
 8001b20:	4b12      	ldr	r3, [pc, #72]	@ (8001b6c <select_Menu+0x194>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	701a      	strb	r2, [r3, #0]
 8001b26:	4b12      	ldr	r3, [pc, #72]	@ (8001b70 <select_Menu+0x198>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	701a      	strb	r2, [r3, #0]
 8001b2c:	bf00      	nop
            }
            break;
 8001b2e:	e011      	b.n	8001b54 <select_Menu+0x17c>

        case MENU_MODE:
            switch (cursorIndex)
 8001b30:	4b0f      	ldr	r3, [pc, #60]	@ (8001b70 <select_Menu+0x198>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d10f      	bne.n	8001b58 <select_Menu+0x180>
            {
                case 2: currentMenu = MENU_PRINCIPAL; cursorIndex = 0; break;
 8001b38:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <select_Menu+0x194>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	701a      	strb	r2, [r3, #0]
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b70 <select_Menu+0x198>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	701a      	strb	r2, [r3, #0]
 8001b44:	bf00      	nop
            }
            break;
 8001b46:	e007      	b.n	8001b58 <select_Menu+0x180>
    if (now - lastPressBtnPA1 < 100) return;  // anti-rebond
 8001b48:	bf00      	nop
 8001b4a:	e006      	b.n	8001b5a <select_Menu+0x182>
            break;
 8001b4c:	bf00      	nop
 8001b4e:	e004      	b.n	8001b5a <select_Menu+0x182>
            break;
 8001b50:	bf00      	nop
 8001b52:	e002      	b.n	8001b5a <select_Menu+0x182>
            break;
 8001b54:	bf00      	nop
 8001b56:	e000      	b.n	8001b5a <select_Menu+0x182>
            break;
 8001b58:	bf00      	nop
    }
}
 8001b5a:	3708      	adds	r7, #8
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	2000044c 	.word	0x2000044c
 8001b64:	20000454 	.word	0x20000454
 8001b68:	48000800 	.word	0x48000800
 8001b6c:	20000448 	.word	0x20000448
 8001b70:	20000449 	.word	0x20000449
 8001b74:	2000044a 	.word	0x2000044a

08001b78 <enter_Menu>:

void enter_Menu(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8001b7e:	f001 fdb9 	bl	80036f4 <HAL_GetTick>
 8001b82:	6078      	str	r0, [r7, #4]

    if (now - lastPressBtnPB9 < 100) return; // anti-rebond
 8001b84:	4b4b      	ldr	r3, [pc, #300]	@ (8001cb4 <enter_Menu+0x13c>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b63      	cmp	r3, #99	@ 0x63
 8001b8e:	f240 808c 	bls.w	8001caa <enter_Menu+0x132>
    lastPressBtnPB9 = now;
 8001b92:	4a48      	ldr	r2, [pc, #288]	@ (8001cb4 <enter_Menu+0x13c>)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6013      	str	r3, [r2, #0]
    lastMenuActivity = now;
 8001b98:	4a47      	ldr	r2, [pc, #284]	@ (8001cb8 <enter_Menu+0x140>)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6013      	str	r3, [r2, #0]

    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001b9e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ba2:	4846      	ldr	r0, [pc, #280]	@ (8001cbc <enter_Menu+0x144>)
 8001ba4:	f002 fcdc 	bl	8004560 <HAL_GPIO_TogglePin>

    Flags.User_Button++;
 8001ba8:	4b45      	ldr	r3, [pc, #276]	@ (8001cc0 <enter_Menu+0x148>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	3301      	adds	r3, #1
 8001bae:	4a44      	ldr	r2, [pc, #272]	@ (8001cc0 <enter_Menu+0x148>)
 8001bb0:	6013      	str	r3, [r2, #0]
    if (Flags.User_Button > 6) Flags.User_Button = 1;
 8001bb2:	4b43      	ldr	r3, [pc, #268]	@ (8001cc0 <enter_Menu+0x148>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2b06      	cmp	r3, #6
 8001bb8:	dd02      	ble.n	8001bc0 <enter_Menu+0x48>
 8001bba:	4b41      	ldr	r3, [pc, #260]	@ (8001cc0 <enter_Menu+0x148>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	601a      	str	r2, [r3, #0]

    cursorIndex++;
 8001bc0:	4b40      	ldr	r3, [pc, #256]	@ (8001cc4 <enter_Menu+0x14c>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	4b3e      	ldr	r3, [pc, #248]	@ (8001cc4 <enter_Menu+0x14c>)
 8001bca:	701a      	strb	r2, [r3, #0]

    // Gestion du dbordement selon le menu
    if (currentMenu == MENU_PRINCIPAL && cursorIndex >= mainMenuLength)
 8001bcc:	4b3e      	ldr	r3, [pc, #248]	@ (8001cc8 <enter_Menu+0x150>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d108      	bne.n	8001be6 <enter_Menu+0x6e>
 8001bd4:	4b3b      	ldr	r3, [pc, #236]	@ (8001cc4 <enter_Menu+0x14c>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2205      	movs	r2, #5
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d303      	bcc.n	8001be6 <enter_Menu+0x6e>
        cursorIndex = 0;
 8001bde:	4b39      	ldr	r3, [pc, #228]	@ (8001cc4 <enter_Menu+0x14c>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	701a      	strb	r2, [r3, #0]
 8001be4:	e025      	b.n	8001c32 <enter_Menu+0xba>
    else if (currentMenu == MENU_SETTINGS && cursorIndex >= settingsMenuLength)
 8001be6:	4b38      	ldr	r3, [pc, #224]	@ (8001cc8 <enter_Menu+0x150>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d108      	bne.n	8001c00 <enter_Menu+0x88>
 8001bee:	4b35      	ldr	r3, [pc, #212]	@ (8001cc4 <enter_Menu+0x14c>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2203      	movs	r2, #3
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d303      	bcc.n	8001c00 <enter_Menu+0x88>
        cursorIndex = 0;
 8001bf8:	4b32      	ldr	r3, [pc, #200]	@ (8001cc4 <enter_Menu+0x14c>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	701a      	strb	r2, [r3, #0]
 8001bfe:	e018      	b.n	8001c32 <enter_Menu+0xba>
    else if (currentMenu == MENU_MODE && cursorIndex >= modeMenuLength)
 8001c00:	4b31      	ldr	r3, [pc, #196]	@ (8001cc8 <enter_Menu+0x150>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d108      	bne.n	8001c1a <enter_Menu+0xa2>
 8001c08:	4b2e      	ldr	r3, [pc, #184]	@ (8001cc4 <enter_Menu+0x14c>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d303      	bcc.n	8001c1a <enter_Menu+0xa2>
        cursorIndex = 0;
 8001c12:	4b2c      	ldr	r3, [pc, #176]	@ (8001cc4 <enter_Menu+0x14c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	701a      	strb	r2, [r3, #0]
 8001c18:	e00b      	b.n	8001c32 <enter_Menu+0xba>
    else if (currentMenu == MENU_ANIMATIONS && cursorIndex >= AnimMenuLength)
 8001c1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc8 <enter_Menu+0x150>)
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	2b03      	cmp	r3, #3
 8001c20:	d107      	bne.n	8001c32 <enter_Menu+0xba>
 8001c22:	4b28      	ldr	r3, [pc, #160]	@ (8001cc4 <enter_Menu+0x14c>)
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	2207      	movs	r2, #7
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d302      	bcc.n	8001c32 <enter_Menu+0xba>
        cursorIndex = 0;
 8001c2c:	4b25      	ldr	r3, [pc, #148]	@ (8001cc4 <enter_Menu+0x14c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	701a      	strb	r2, [r3, #0]

    // Gestion du scroll
    if (cursorIndex >= topIndex + maxVisibleItems)
 8001c32:	4b24      	ldr	r3, [pc, #144]	@ (8001cc4 <enter_Menu+0x14c>)
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	461a      	mov	r2, r3
 8001c38:	4b24      	ldr	r3, [pc, #144]	@ (8001ccc <enter_Menu+0x154>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	2305      	movs	r3, #5
 8001c40:	440b      	add	r3, r1
 8001c42:	429a      	cmp	r2, r3
 8001c44:	db09      	blt.n	8001c5a <enter_Menu+0xe2>
        topIndex = cursorIndex - (maxVisibleItems - 1);
 8001c46:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc4 <enter_Menu+0x14c>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	2205      	movs	r2, #5
 8001c4c:	1a9b      	subs	r3, r3, r2
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	3301      	adds	r3, #1
 8001c52:	b2da      	uxtb	r2, r3
 8001c54:	4b1d      	ldr	r3, [pc, #116]	@ (8001ccc <enter_Menu+0x154>)
 8001c56:	701a      	strb	r2, [r3, #0]
 8001c58:	e009      	b.n	8001c6e <enter_Menu+0xf6>
    else if (cursorIndex < topIndex)
 8001c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc4 <enter_Menu+0x14c>)
 8001c5c:	781a      	ldrb	r2, [r3, #0]
 8001c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ccc <enter_Menu+0x154>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d203      	bcs.n	8001c6e <enter_Menu+0xf6>
        topIndex = cursorIndex;
 8001c66:	4b17      	ldr	r3, [pc, #92]	@ (8001cc4 <enter_Menu+0x14c>)
 8001c68:	781a      	ldrb	r2, [r3, #0]
 8001c6a:	4b18      	ldr	r3, [pc, #96]	@ (8001ccc <enter_Menu+0x154>)
 8001c6c:	701a      	strb	r2, [r3, #0]

    // Comportement selon type de menu
    if (currentMenu == MENU_ATTENDRE ||
 8001c6e:	4b16      	ldr	r3, [pc, #88]	@ (8001cc8 <enter_Menu+0x150>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b04      	cmp	r3, #4
 8001c74:	d00f      	beq.n	8001c96 <enter_Menu+0x11e>
        IS_SUBMENU(currentMenu) ||
 8001c76:	4b14      	ldr	r3, [pc, #80]	@ (8001cc8 <enter_Menu+0x150>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
    if (currentMenu == MENU_ATTENDRE ||
 8001c7a:	2b04      	cmp	r3, #4
 8001c7c:	d903      	bls.n	8001c86 <enter_Menu+0x10e>
        IS_SUBMENU(currentMenu) ||
 8001c7e:	4b12      	ldr	r3, [pc, #72]	@ (8001cc8 <enter_Menu+0x150>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	2b07      	cmp	r3, #7
 8001c84:	d907      	bls.n	8001c96 <enter_Menu+0x11e>
        IS_DISPLAY(currentMenu))
 8001c86:	4b10      	ldr	r3, [pc, #64]	@ (8001cc8 <enter_Menu+0x150>)
 8001c88:	781b      	ldrb	r3, [r3, #0]
        IS_SUBMENU(currentMenu) ||
 8001c8a:	2b07      	cmp	r3, #7
 8001c8c:	d90e      	bls.n	8001cac <enter_Menu+0x134>
        IS_DISPLAY(currentMenu))
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc8 <enter_Menu+0x150>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b0f      	cmp	r3, #15
 8001c94:	d80a      	bhi.n	8001cac <enter_Menu+0x134>
    {
        currentMenu = MENU_PRINCIPAL;
 8001c96:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <enter_Menu+0x150>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	701a      	strb	r2, [r3, #0]
        cursorIndex = 0;
 8001c9c:	4b09      	ldr	r3, [pc, #36]	@ (8001cc4 <enter_Menu+0x14c>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	701a      	strb	r2, [r3, #0]
        topIndex = 0;
 8001ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ccc <enter_Menu+0x154>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	701a      	strb	r2, [r3, #0]
 8001ca8:	e000      	b.n	8001cac <enter_Menu+0x134>
    if (now - lastPressBtnPB9 < 100) return; // anti-rebond
 8001caa:	bf00      	nop
    }
}
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000450 	.word	0x20000450
 8001cb8:	20000454 	.word	0x20000454
 8001cbc:	48000800 	.word	0x48000800
 8001cc0:	2000042c 	.word	0x2000042c
 8001cc4:	20000449 	.word	0x20000449
 8001cc8:	20000448 	.word	0x20000448
 8001ccc:	2000044a 	.word	0x2000044a

08001cd0 <checkMenuTimeout>:

void checkMenuTimeout(void) {
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8001cd6:	f001 fd0d 	bl	80036f4 <HAL_GetTick>
 8001cda:	6078      	str	r0, [r7, #4]

    //Ajouter condition sur le menu car on veut pas se mettre en veille dans le mode lancement par exemple

    // Si plus de 20 secondes sans appuyer mode veille
    if ((now - lastMenuActivity) <= 20000)
 8001cdc:	4b09      	ldr	r3, [pc, #36]	@ (8001d04 <checkMenuTimeout+0x34>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d906      	bls.n	8001cfa <checkMenuTimeout+0x2a>
        return;

    currentMenu = MENU_ATTENDRE;
 8001cec:	4b06      	ldr	r3, [pc, #24]	@ (8001d08 <checkMenuTimeout+0x38>)
 8001cee:	2204      	movs	r2, #4
 8001cf0:	701a      	strb	r2, [r3, #0]


    lastMenuActivity = now;
 8001cf2:	4a04      	ldr	r2, [pc, #16]	@ (8001d04 <checkMenuTimeout+0x34>)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6013      	str	r3, [r2, #0]
 8001cf8:	e000      	b.n	8001cfc <checkMenuTimeout+0x2c>
        return;
 8001cfa:	bf00      	nop
}
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000454 	.word	0x20000454
 8001d08:	20000448 	.word	0x20000448

08001d0c <drawTextMenu>:

void drawTextMenu(const char** items, uint8_t length, uint8_t cursor) {
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af02      	add	r7, sp, #8
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	460b      	mov	r3, r1
 8001d16:	70fb      	strb	r3, [r7, #3]
 8001d18:	4613      	mov	r3, r2
 8001d1a:	70bb      	strb	r3, [r7, #2]
    for (uint8_t i = 0; i < length; i++) {
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	73fb      	strb	r3, [r7, #15]
 8001d20:	e02c      	b.n	8001d7c <drawTextMenu+0x70>
        ssd1306_SetCursor(5, i * 12);
 8001d22:	7bfb      	ldrb	r3, [r7, #15]
 8001d24:	461a      	mov	r2, r3
 8001d26:	0052      	lsls	r2, r2, #1
 8001d28:	4413      	add	r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	4619      	mov	r1, r3
 8001d30:	2005      	movs	r0, #5
 8001d32:	f001 fba5 	bl	8003480 <ssd1306_SetCursor>
        if (i == cursor)
 8001d36:	7bfa      	ldrb	r2, [r7, #15]
 8001d38:	78bb      	ldrb	r3, [r7, #2]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d106      	bne.n	8001d4c <drawTextMenu+0x40>
            ssd1306_WriteString(">", Font_7x10, White);
 8001d3e:	4b14      	ldr	r3, [pc, #80]	@ (8001d90 <drawTextMenu+0x84>)
 8001d40:	2201      	movs	r2, #1
 8001d42:	9200      	str	r2, [sp, #0]
 8001d44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d46:	4813      	ldr	r0, [pc, #76]	@ (8001d94 <drawTextMenu+0x88>)
 8001d48:	f001 fb74 	bl	8003434 <ssd1306_WriteString>
        ssd1306_SetCursor(20, i * 12);
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
 8001d4e:	461a      	mov	r2, r3
 8001d50:	0052      	lsls	r2, r2, #1
 8001d52:	4413      	add	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	4619      	mov	r1, r3
 8001d5a:	2014      	movs	r0, #20
 8001d5c:	f001 fb90 	bl	8003480 <ssd1306_SetCursor>
        ssd1306_WriteString((char*)items[i], Font_7x10, White);
 8001d60:	7bfb      	ldrb	r3, [r7, #15]
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	4413      	add	r3, r2
 8001d68:	6818      	ldr	r0, [r3, #0]
 8001d6a:	4b09      	ldr	r3, [pc, #36]	@ (8001d90 <drawTextMenu+0x84>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	9200      	str	r2, [sp, #0]
 8001d70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d72:	f001 fb5f 	bl	8003434 <ssd1306_WriteString>
    for (uint8_t i = 0; i < length; i++) {
 8001d76:	7bfb      	ldrb	r3, [r7, #15]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	73fb      	strb	r3, [r7, #15]
 8001d7c:	7bfa      	ldrb	r2, [r7, #15]
 8001d7e:	78fb      	ldrb	r3, [r7, #3]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d3ce      	bcc.n	8001d22 <drawTextMenu+0x16>
    }
}
 8001d84:	bf00      	nop
 8001d86:	bf00      	nop
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	0801d058 	.word	0x0801d058
 8001d94:	0800ebe0 	.word	0x0800ebe0

08001d98 <displayMenu>:

void displayMenu(void) {
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08e      	sub	sp, #56	@ 0x38
 8001d9c:	af02      	add	r7, sp, #8

    ssd1306_Fill(Black);
 8001d9e:	2000      	movs	r0, #0
 8001da0:	f001 fa4a 	bl	8003238 <ssd1306_Fill>

    switch (currentMenu) {
 8001da4:	4b91      	ldr	r3, [pc, #580]	@ (8001fec <displayMenu+0x254>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b0f      	cmp	r3, #15
 8001daa:	f200 8118 	bhi.w	8001fde <displayMenu+0x246>
 8001dae:	a201      	add	r2, pc, #4	@ (adr r2, 8001db4 <displayMenu+0x1c>)
 8001db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001db4:	08001df5 	.word	0x08001df5
 8001db8:	08001e05 	.word	0x08001e05
 8001dbc:	08001ebb 	.word	0x08001ebb
 8001dc0:	08001ee1 	.word	0x08001ee1
 8001dc4:	08001fd7 	.word	0x08001fd7
 8001dc8:	08001fdf 	.word	0x08001fdf
 8001dcc:	08001f77 	.word	0x08001f77
 8001dd0:	08001fdf 	.word	0x08001fdf
 8001dd4:	08001fdf 	.word	0x08001fdf
 8001dd8:	08001f8f 	.word	0x08001f8f
 8001ddc:	08001f95 	.word	0x08001f95
 8001de0:	08001f9b 	.word	0x08001f9b
 8001de4:	08001fb3 	.word	0x08001fb3
 8001de8:	08001fcb 	.word	0x08001fcb
 8001dec:	08001fd1 	.word	0x08001fd1
 8001df0:	08001fdf 	.word	0x08001fdf
        case MENU_PRINCIPAL:
            drawTextMenu(mainMenuItems, mainMenuLength, cursorIndex);
 8001df4:	2105      	movs	r1, #5
 8001df6:	4b7e      	ldr	r3, [pc, #504]	@ (8001ff0 <displayMenu+0x258>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	487d      	ldr	r0, [pc, #500]	@ (8001ff4 <displayMenu+0x25c>)
 8001dfe:	f7ff ff85 	bl	8001d0c <drawTextMenu>
            break;
 8001e02:	e0ec      	b.n	8001fde <displayMenu+0x246>

        case MENU_SETTINGS:
            drawTextMenu(settingsMenuItems, settingsMenuLength, cursorIndex);
 8001e04:	2103      	movs	r1, #3
 8001e06:	4b7a      	ldr	r3, [pc, #488]	@ (8001ff0 <displayMenu+0x258>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	487a      	ldr	r0, [pc, #488]	@ (8001ff8 <displayMenu+0x260>)
 8001e0e:	f7ff ff7d 	bl	8001d0c <drawTextMenu>
            if (cursorIndex == 0 || cursorIndex == 1) {
 8001e12:	4b77      	ldr	r3, [pc, #476]	@ (8001ff0 <displayMenu+0x258>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d004      	beq.n	8001e24 <displayMenu+0x8c>
 8001e1a:	4b75      	ldr	r3, [pc, #468]	@ (8001ff0 <displayMenu+0x258>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	f040 80dc 	bne.w	8001fdc <displayMenu+0x244>
                ssd1306_SetCursor(5, 50);
 8001e24:	2132      	movs	r1, #50	@ 0x32
 8001e26:	2005      	movs	r0, #5
 8001e28:	f001 fb2a 	bl	8003480 <ssd1306_SetCursor>
                char contrastStr[32];
                int percent = brightnessToPercent(brightnessLevel);
 8001e2c:	4b73      	ldr	r3, [pc, #460]	@ (8001ffc <displayMenu+0x264>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff fc5b 	bl	80016ec <brightnessToPercent>
 8001e36:	62b8      	str	r0, [r7, #40]	@ 0x28
                snprintf(contrastStr, sizeof(contrastStr), "Luminosite: %d%%", percent);
 8001e38:	1d38      	adds	r0, r7, #4
 8001e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e3c:	4a70      	ldr	r2, [pc, #448]	@ (8002000 <displayMenu+0x268>)
 8001e3e:	2120      	movs	r1, #32
 8001e40:	f00a fbd8 	bl	800c5f4 <sniprintf>
                ssd1306_WriteString(contrastStr, Font_7x10, White);
 8001e44:	4b6f      	ldr	r3, [pc, #444]	@ (8002004 <displayMenu+0x26c>)
 8001e46:	1d38      	adds	r0, r7, #4
 8001e48:	2201      	movs	r2, #1
 8001e4a:	9200      	str	r2, [sp, #0]
 8001e4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e4e:	f001 faf1 	bl	8003434 <ssd1306_WriteString>

                // Barre de progression
                uint8_t barWidth = (brightnessLevel * 80) / 255;
 8001e52:	4b6a      	ldr	r3, [pc, #424]	@ (8001ffc <displayMenu+0x264>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	461a      	mov	r2, r3
 8001e58:	4613      	mov	r3, r2
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	4413      	add	r3, r2
 8001e5e:	011b      	lsls	r3, r3, #4
 8001e60:	4a69      	ldr	r2, [pc, #420]	@ (8002008 <displayMenu+0x270>)
 8001e62:	fb82 1203 	smull	r1, r2, r2, r3
 8001e66:	441a      	add	r2, r3
 8001e68:	11d2      	asrs	r2, r2, #7
 8001e6a:	17db      	asrs	r3, r3, #31
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                uint8_t barHeight = 10;
 8001e72:	230a      	movs	r3, #10
 8001e74:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                for (uint8_t i = 0; i < barHeight; i++)
 8001e78:	2300      	movs	r3, #0
 8001e7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001e7e:	e015      	b.n	8001eac <displayMenu+0x114>
                    ssd1306_Line(20, 60 + i, 20 + barWidth, 60 + i, White);
 8001e80:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e84:	333c      	adds	r3, #60	@ 0x3c
 8001e86:	b2d9      	uxtb	r1, r3
 8001e88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e8c:	3314      	adds	r3, #20
 8001e8e:	b2da      	uxtb	r2, r3
 8001e90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e94:	333c      	adds	r3, #60	@ 0x3c
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2001      	movs	r0, #1
 8001e9a:	9000      	str	r0, [sp, #0]
 8001e9c:	2014      	movs	r0, #20
 8001e9e:	f001 fb07 	bl	80034b0 <ssd1306_Line>
                for (uint8_t i = 0; i < barHeight; i++)
 8001ea2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001eac:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001eb0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d3e3      	bcc.n	8001e80 <displayMenu+0xe8>
            }
            break;
 8001eb8:	e090      	b.n	8001fdc <displayMenu+0x244>

        case MENU_MODE:
            ssd1306_SetCursor(0, 54);
 8001eba:	2136      	movs	r1, #54	@ 0x36
 8001ebc:	2000      	movs	r0, #0
 8001ebe:	f001 fadf 	bl	8003480 <ssd1306_SetCursor>
            ssd1306_WriteString("[ Mode ]", Font_7x10, White);
 8001ec2:	4b50      	ldr	r3, [pc, #320]	@ (8002004 <displayMenu+0x26c>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	9200      	str	r2, [sp, #0]
 8001ec8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eca:	4850      	ldr	r0, [pc, #320]	@ (800200c <displayMenu+0x274>)
 8001ecc:	f001 fab2 	bl	8003434 <ssd1306_WriteString>
            drawTextMenu(modeMenuItems, modeMenuLength, cursorIndex);
 8001ed0:	2103      	movs	r1, #3
 8001ed2:	4b47      	ldr	r3, [pc, #284]	@ (8001ff0 <displayMenu+0x258>)
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	484d      	ldr	r0, [pc, #308]	@ (8002010 <displayMenu+0x278>)
 8001eda:	f7ff ff17 	bl	8001d0c <drawTextMenu>
            break;
 8001ede:	e07e      	b.n	8001fde <displayMenu+0x246>

        case MENU_ANIMATIONS:
            for (uint8_t i = 0; i < maxVisibleItems; i++) {
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001ee6:	e03e      	b.n	8001f66 <displayMenu+0x1ce>
                uint8_t itemIndex = topIndex + i;
 8001ee8:	4b4a      	ldr	r3, [pc, #296]	@ (8002014 <displayMenu+0x27c>)
 8001eea:	781a      	ldrb	r2, [r3, #0]
 8001eec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001ef0:	4413      	add	r3, r2
 8001ef2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                if (itemIndex >= AnimMenuLength) break;
 8001ef6:	2207      	movs	r2, #7
 8001ef8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d238      	bcs.n	8001f72 <displayMenu+0x1da>
                ssd1306_SetCursor(5, i * 12);
 8001f00:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001f04:	461a      	mov	r2, r3
 8001f06:	0052      	lsls	r2, r2, #1
 8001f08:	4413      	add	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	4619      	mov	r1, r3
 8001f10:	2005      	movs	r0, #5
 8001f12:	f001 fab5 	bl	8003480 <ssd1306_SetCursor>
                if (itemIndex == cursorIndex)
 8001f16:	4b36      	ldr	r3, [pc, #216]	@ (8001ff0 <displayMenu+0x258>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d106      	bne.n	8001f30 <displayMenu+0x198>
                    ssd1306_WriteString(">", Font_7x10, White);
 8001f22:	4b38      	ldr	r3, [pc, #224]	@ (8002004 <displayMenu+0x26c>)
 8001f24:	2201      	movs	r2, #1
 8001f26:	9200      	str	r2, [sp, #0]
 8001f28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f2a:	483b      	ldr	r0, [pc, #236]	@ (8002018 <displayMenu+0x280>)
 8001f2c:	f001 fa82 	bl	8003434 <ssd1306_WriteString>
                ssd1306_SetCursor(20, i * 12);
 8001f30:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001f34:	461a      	mov	r2, r3
 8001f36:	0052      	lsls	r2, r2, #1
 8001f38:	4413      	add	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	4619      	mov	r1, r3
 8001f40:	2014      	movs	r0, #20
 8001f42:	f001 fa9d 	bl	8003480 <ssd1306_SetCursor>
                ssd1306_WriteString((char*)AnimMenuItems[itemIndex], Font_7x10, White);
 8001f46:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001f4a:	4a34      	ldr	r2, [pc, #208]	@ (800201c <displayMenu+0x284>)
 8001f4c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001f50:	4b2c      	ldr	r3, [pc, #176]	@ (8002004 <displayMenu+0x26c>)
 8001f52:	2201      	movs	r2, #1
 8001f54:	9200      	str	r2, [sp, #0]
 8001f56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f58:	f001 fa6c 	bl	8003434 <ssd1306_WriteString>
            for (uint8_t i = 0; i < maxVisibleItems; i++) {
 8001f5c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001f60:	3301      	adds	r3, #1
 8001f62:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001f66:	2205      	movs	r2, #5
 8001f68:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d3bb      	bcc.n	8001ee8 <displayMenu+0x150>
            }
            break;
 8001f70:	e035      	b.n	8001fde <displayMenu+0x246>
                if (itemIndex >= AnimMenuLength) break;
 8001f72:	bf00      	nop
            break;
 8001f74:	e033      	b.n	8001fde <displayMenu+0x246>

        case MENU_DEMARRER:
            ssd1306_SetCursor(10, 20);
 8001f76:	2114      	movs	r1, #20
 8001f78:	200a      	movs	r0, #10
 8001f7a:	f001 fa81 	bl	8003480 <ssd1306_SetCursor>
            ssd1306_WriteString("Lancement...", Font_11x18, White);
 8001f7e:	4b28      	ldr	r3, [pc, #160]	@ (8002020 <displayMenu+0x288>)
 8001f80:	2201      	movs	r2, #1
 8001f82:	9200      	str	r2, [sp, #0]
 8001f84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f86:	4827      	ldr	r0, [pc, #156]	@ (8002024 <displayMenu+0x28c>)
 8001f88:	f001 fa54 	bl	8003434 <ssd1306_WriteString>
            break;
 8001f8c:	e027      	b.n	8001fde <displayMenu+0x246>

        // --- Affichages spciaux / animations ---
        case DISP_CAT:        oled_cat(); break;
 8001f8e:	f7ff fbdb 	bl	8001748 <oled_cat>
 8001f92:	e024      	b.n	8001fde <displayMenu+0x246>
        case DISP_MOUSE:      oled_mouse(); break;
 8001f94:	f7ff fbf0 	bl	8001778 <oled_mouse>
 8001f98:	e021      	b.n	8001fde <displayMenu+0x246>
        case DISP_CHASOURO:
            ssd1306_SetCursor(20, 20);
 8001f9a:	2114      	movs	r1, #20
 8001f9c:	2014      	movs	r0, #20
 8001f9e:	f001 fa6f 	bl	8003480 <ssd1306_SetCursor>
            ssd1306_WriteString("ChaSouRo", Font_11x18, White);
 8001fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8002020 <displayMenu+0x288>)
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	9200      	str	r2, [sp, #0]
 8001fa8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001faa:	481f      	ldr	r0, [pc, #124]	@ (8002028 <displayMenu+0x290>)
 8001fac:	f001 fa42 	bl	8003434 <ssd1306_WriteString>
            break;
 8001fb0:	e015      	b.n	8001fde <displayMenu+0x246>
        case DISP_SCAREDCAT:

//        	scared_cat_bitmap_tick();
        	ssd1306_SetCursor(20, 20);
 8001fb2:	2114      	movs	r1, #20
 8001fb4:	2014      	movs	r0, #20
 8001fb6:	f001 fa63 	bl	8003480 <ssd1306_SetCursor>
			ssd1306_WriteString("Out of FLASH", Font_11x18, White);
 8001fba:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <displayMenu+0x288>)
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	9200      	str	r2, [sp, #0]
 8001fc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fc2:	481a      	ldr	r0, [pc, #104]	@ (800202c <displayMenu+0x294>)
 8001fc4:	f001 fa36 	bl	8003434 <ssd1306_WriteString>
        	break;
 8001fc8:	e009      	b.n	8001fde <displayMenu+0x246>
        case DISP_INIT:       Init_bitmap_tick(); break;
 8001fca:	f7ff fc29 	bl	8001820 <Init_bitmap_tick>
 8001fce:	e006      	b.n	8001fde <displayMenu+0x246>
        case DISP_KIRBY:      kirby_bitmap_tick(); break;
 8001fd0:	f7ff fbea 	bl	80017a8 <kirby_bitmap_tick>
 8001fd4:	e003      	b.n	8001fde <displayMenu+0x246>
        case MENU_ATTENDRE:   kirby_bitmap_tick(); break;
 8001fd6:	f7ff fbe7 	bl	80017a8 <kirby_bitmap_tick>
 8001fda:	e000      	b.n	8001fde <displayMenu+0x246>
            break;
 8001fdc:	bf00      	nop
        case DISP_START:	  break;
        case DISP_END:		  break;

    }

    ssd1306_UpdateScreen();
 8001fde:	f001 f87f 	bl	80030e0 <ssd1306_UpdateScreen>
}
 8001fe2:	bf00      	nop
 8001fe4:	3730      	adds	r7, #48	@ 0x30
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20000448 	.word	0x20000448
 8001ff0:	20000449 	.word	0x20000449
 8001ff4:	200000b8 	.word	0x200000b8
 8001ff8:	200000cc 	.word	0x200000cc
 8001ffc:	200000b4 	.word	0x200000b4
 8002000:	0800ebe4 	.word	0x0800ebe4
 8002004:	0801d058 	.word	0x0801d058
 8002008:	80808081 	.word	0x80808081
 800200c:	0800ebf8 	.word	0x0800ebf8
 8002010:	200000d8 	.word	0x200000d8
 8002014:	2000044a 	.word	0x2000044a
 8002018:	0800ebe0 	.word	0x0800ebe0
 800201c:	200000e4 	.word	0x200000e4
 8002020:	0801d064 	.word	0x0801d064
 8002024:	0800ec04 	.word	0x0800ec04
 8002028:	0800eba8 	.word	0x0800eba8
 800202c:	0800ec14 	.word	0x0800ec14

08002030 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002036:	4b22      	ldr	r3, [pc, #136]	@ (80020c0 <HAL_MspInit+0x90>)
 8002038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203a:	4a21      	ldr	r2, [pc, #132]	@ (80020c0 <HAL_MspInit+0x90>)
 800203c:	f043 0301 	orr.w	r3, r3, #1
 8002040:	6613      	str	r3, [r2, #96]	@ 0x60
 8002042:	4b1f      	ldr	r3, [pc, #124]	@ (80020c0 <HAL_MspInit+0x90>)
 8002044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800204e:	4b1c      	ldr	r3, [pc, #112]	@ (80020c0 <HAL_MspInit+0x90>)
 8002050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002052:	4a1b      	ldr	r2, [pc, #108]	@ (80020c0 <HAL_MspInit+0x90>)
 8002054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002058:	6593      	str	r3, [r2, #88]	@ 0x58
 800205a:	4b19      	ldr	r3, [pc, #100]	@ (80020c0 <HAL_MspInit+0x90>)
 800205c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002062:	603b      	str	r3, [r7, #0]
 8002064:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002066:	2200      	movs	r2, #0
 8002068:	210f      	movs	r1, #15
 800206a:	f06f 0001 	mvn.w	r0, #1
 800206e:	f001 fc27 	bl	80038c0 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_PVM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_PVM_IRQn, 5, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2105      	movs	r1, #5
 8002076:	2001      	movs	r0, #1
 8002078:	f001 fc22 	bl	80038c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_PVM_IRQn);
 800207c:	2001      	movs	r0, #1
 800207e:	f001 fc39 	bl	80038f4 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 8002082:	2200      	movs	r2, #0
 8002084:	2105      	movs	r1, #5
 8002086:	2004      	movs	r0, #4
 8002088:	f001 fc1a 	bl	80038c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 800208c:	2004      	movs	r0, #4
 800208e:	f001 fc31 	bl	80038f4 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2105      	movs	r1, #5
 8002096:	2005      	movs	r0, #5
 8002098:	f001 fc12 	bl	80038c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800209c:	2005      	movs	r0, #5
 800209e:	f001 fc29 	bl	80038f4 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 80020a2:	2200      	movs	r2, #0
 80020a4:	2105      	movs	r1, #5
 80020a6:	2051      	movs	r0, #81	@ 0x51
 80020a8:	f001 fc0a 	bl	80038c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80020ac:	2051      	movs	r0, #81	@ 0x51
 80020ae:	f001 fc21 	bl	80038f4 <HAL_NVIC_EnableIRQ>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80020b2:	f004 fc2b 	bl	800690c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40021000 	.word	0x40021000

080020c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08c      	sub	sp, #48	@ 0x30
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80020cc:	2300      	movs	r3, #0
 80020ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80020d0:	2300      	movs	r3, #0
 80020d2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80020d4:	4b2c      	ldr	r3, [pc, #176]	@ (8002188 <HAL_InitTick+0xc4>)
 80020d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d8:	4a2b      	ldr	r2, [pc, #172]	@ (8002188 <HAL_InitTick+0xc4>)
 80020da:	f043 0310 	orr.w	r3, r3, #16
 80020de:	6593      	str	r3, [r2, #88]	@ 0x58
 80020e0:	4b29      	ldr	r3, [pc, #164]	@ (8002188 <HAL_InitTick+0xc4>)
 80020e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e4:	f003 0310 	and.w	r3, r3, #16
 80020e8:	60bb      	str	r3, [r7, #8]
 80020ea:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020ec:	f107 020c 	add.w	r2, r7, #12
 80020f0:	f107 0310 	add.w	r3, r7, #16
 80020f4:	4611      	mov	r1, r2
 80020f6:	4618      	mov	r0, r3
 80020f8:	f005 f8fe 	bl	80072f8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80020fc:	f005 f8d0 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
 8002100:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002104:	4a21      	ldr	r2, [pc, #132]	@ (800218c <HAL_InitTick+0xc8>)
 8002106:	fba2 2303 	umull	r2, r3, r2, r3
 800210a:	0c9b      	lsrs	r3, r3, #18
 800210c:	3b01      	subs	r3, #1
 800210e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002110:	4b1f      	ldr	r3, [pc, #124]	@ (8002190 <HAL_InitTick+0xcc>)
 8002112:	4a20      	ldr	r2, [pc, #128]	@ (8002194 <HAL_InitTick+0xd0>)
 8002114:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002116:	4b1e      	ldr	r3, [pc, #120]	@ (8002190 <HAL_InitTick+0xcc>)
 8002118:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800211c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800211e:	4a1c      	ldr	r2, [pc, #112]	@ (8002190 <HAL_InitTick+0xcc>)
 8002120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002122:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002124:	4b1a      	ldr	r3, [pc, #104]	@ (8002190 <HAL_InitTick+0xcc>)
 8002126:	2200      	movs	r2, #0
 8002128:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800212a:	4b19      	ldr	r3, [pc, #100]	@ (8002190 <HAL_InitTick+0xcc>)
 800212c:	2200      	movs	r2, #0
 800212e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8002130:	4817      	ldr	r0, [pc, #92]	@ (8002190 <HAL_InitTick+0xcc>)
 8002132:	f005 fb47 	bl	80077c4 <HAL_TIM_Base_Init>
 8002136:	4603      	mov	r3, r0
 8002138:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800213c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002140:	2b00      	cmp	r3, #0
 8002142:	d11b      	bne.n	800217c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002144:	4812      	ldr	r0, [pc, #72]	@ (8002190 <HAL_InitTick+0xcc>)
 8002146:	f005 fb95 	bl	8007874 <HAL_TIM_Base_Start_IT>
 800214a:	4603      	mov	r3, r0
 800214c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002150:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002154:	2b00      	cmp	r3, #0
 8002156:	d111      	bne.n	800217c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002158:	2036      	movs	r0, #54	@ 0x36
 800215a:	f001 fbcb 	bl	80038f4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b0f      	cmp	r3, #15
 8002162:	d808      	bhi.n	8002176 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002164:	2200      	movs	r2, #0
 8002166:	6879      	ldr	r1, [r7, #4]
 8002168:	2036      	movs	r0, #54	@ 0x36
 800216a:	f001 fba9 	bl	80038c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800216e:	4a0a      	ldr	r2, [pc, #40]	@ (8002198 <HAL_InitTick+0xd4>)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	e002      	b.n	800217c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800217c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002180:	4618      	mov	r0, r3
 8002182:	3730      	adds	r7, #48	@ 0x30
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40021000 	.word	0x40021000
 800218c:	431bde83 	.word	0x431bde83
 8002190:	20000458 	.word	0x20000458
 8002194:	40001000 	.word	0x40001000
 8002198:	20000108 	.word	0x20000108

0800219c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <NMI_Handler+0x4>

080021a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021a8:	bf00      	nop
 80021aa:	e7fd      	b.n	80021a8 <HardFault_Handler+0x4>

080021ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021b0:	bf00      	nop
 80021b2:	e7fd      	b.n	80021b0 <MemManage_Handler+0x4>

080021b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021b8:	bf00      	nop
 80021ba:	e7fd      	b.n	80021b8 <BusFault_Handler+0x4>

080021bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021c0:	bf00      	nop
 80021c2:	e7fd      	b.n	80021c0 <UsageFault_Handler+0x4>

080021c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021c8:	bf00      	nop
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <PVD_PVM_IRQHandler>:

/**
  * @brief This function handles PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/38/39/40/41.
  */
void PVD_PVM_IRQHandler(void)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_PVM_IRQn 0 */

  /* USER CODE END PVD_PVM_IRQn 0 */
  HAL_PWREx_PVD_PVM_IRQHandler();
 80021d6:	f004 fb3f 	bl	8006858 <HAL_PWREx_PVD_PVM_IRQHandler>
  /* USER CODE BEGIN PVD_PVM_IRQn 1 */

  /* USER CODE END PVD_PVM_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}

080021de <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 80021e2:	f001 fed5 	bl	8003f90 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}

080021ea <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80021ea:	b480      	push	{r7}
 80021ec:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(XShunt3_Pin);
 80021fc:	2001      	movs	r0, #1
 80021fe:	f002 f9c9 	bl	8004594 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}

08002206 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER2_Pin);
 800220a:	2002      	movs	r0, #2
 800220c:	f002 f9c2 	bl	8004594 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002210:	bf00      	nop
 8002212:	bd80      	pop	{r7, pc}

08002214 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002218:	4802      	ldr	r0, [pc, #8]	@ (8002224 <DMA1_Channel1_IRQHandler+0x10>)
 800221a:	f001 fd5c 	bl	8003cd6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800221e:	bf00      	nop
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	200003c4 	.word	0x200003c4

08002228 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(XShunt1_Pin);
 800222c:	2040      	movs	r0, #64	@ 0x40
 800222e:	f002 f9b1 	bl	8004594 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USER1_Pin);
 8002232:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002236:	f002 f9ad 	bl	8004594 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
	...

08002240 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002244:	4802      	ldr	r0, [pc, #8]	@ (8002250 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002246:	f005 fc7c 	bl	8007b42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200005d8 	.word	0x200005d8

08002254 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002258:	4802      	ldr	r0, [pc, #8]	@ (8002264 <TIM2_IRQHandler+0x10>)
 800225a:	f005 fc72 	bl	8007b42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	200004a8 	.word	0x200004a8

08002268 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800226c:	4802      	ldr	r0, [pc, #8]	@ (8002278 <TIM3_IRQHandler+0x10>)
 800226e:	f005 fc68 	bl	8007b42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	200004f4 	.word	0x200004f4

0800227c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002280:	4802      	ldr	r0, [pc, #8]	@ (800228c <I2C1_EV_IRQHandler+0x10>)
 8002282:	f002 fc35 	bl	8004af0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	2000031c 	.word	0x2000031c

08002290 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002294:	4802      	ldr	r0, [pc, #8]	@ (80022a0 <I2C1_ER_IRQHandler+0x10>)
 8002296:	f002 fc45 	bl	8004b24 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	2000031c 	.word	0x2000031c

080022a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022a8:	4802      	ldr	r0, [pc, #8]	@ (80022b4 <USART2_IRQHandler+0x10>)
 80022aa:	f006 fc99 	bl	8008be0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	200006b8 	.word	0x200006b8

080022b8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80022bc:	4802      	ldr	r0, [pc, #8]	@ (80022c8 <USART3_IRQHandler+0x10>)
 80022be:	f006 fc8f 	bl	8008be0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	2000074c 	.word	0x2000074c

080022cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_XL2_Pin);
 80022d0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80022d4:	f002 f95e 	bl	8004594 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(INT_XL1_Pin);
 80022d8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80022dc:	f002 f95a 	bl	8004594 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(XShunt2_Pin);
 80022e0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80022e4:	f002 f956 	bl	8004594 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(XShunt4_Pin);
 80022e8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80022ec:	f002 f952 	bl	8004594 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80022f0:	bf00      	nop
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <TIM8_BRK_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt.
  */
void TIM8_BRK_IRQHandler(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_IRQn 0 */

  /* USER CODE END TIM8_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80022f8:	4802      	ldr	r0, [pc, #8]	@ (8002304 <TIM8_BRK_IRQHandler+0x10>)
 80022fa:	f005 fc22 	bl	8007b42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_IRQn 1 */

  /* USER CODE END TIM8_BRK_IRQn 1 */
}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	2000058c 	.word	0x2000058c

08002308 <TIM8_UP_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt.
  */
void TIM8_UP_IRQHandler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800230c:	4802      	ldr	r0, [pc, #8]	@ (8002318 <TIM8_UP_IRQHandler+0x10>)
 800230e:	f005 fc18 	bl	8007b42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_IRQn 1 */

  /* USER CODE END TIM8_UP_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	2000058c 	.word	0x2000058c

0800231c <TIM8_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts.
  */
void TIM8_TRG_COM_IRQHandler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002320:	4802      	ldr	r0, [pc, #8]	@ (800232c <TIM8_TRG_COM_IRQHandler+0x10>)
 8002322:	f005 fc0e 	bl	8007b42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_IRQn 1 */
}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	2000058c 	.word	0x2000058c

08002330 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002334:	4802      	ldr	r0, [pc, #8]	@ (8002340 <TIM8_CC_IRQHandler+0x10>)
 8002336:	f005 fc04 	bl	8007b42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	2000058c 	.word	0x2000058c

08002344 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002348:	4802      	ldr	r0, [pc, #8]	@ (8002354 <UART4_IRQHandler+0x10>)
 800234a:	f006 fc49 	bl	8008be0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000624 	.word	0x20000624

08002358 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800235c:	4802      	ldr	r0, [pc, #8]	@ (8002368 <TIM6_DAC_IRQHandler+0x10>)
 800235e:	f005 fbf0 	bl	8007b42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20000458 	.word	0x20000458

0800236c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002370:	4802      	ldr	r0, [pc, #8]	@ (800237c <TIM7_IRQHandler+0x10>)
 8002372:	f005 fbe6 	bl	8007b42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
//  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_15);
//  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Toggle LED2 (PC13)

  /* USER CODE END TIM7_IRQn 1 */
}
 8002376:	bf00      	nop
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	20000540 	.word	0x20000540

08002380 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
	...

08002390 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt / I2C3 wake-up interrupt through EXTI line 27.
  */
void I2C3_EV_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8002394:	4802      	ldr	r0, [pc, #8]	@ (80023a0 <I2C3_EV_IRQHandler+0x10>)
 8002396:	f002 fbab 	bl	8004af0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	20000370 	.word	0x20000370

080023a4 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 80023a8:	4802      	ldr	r0, [pc, #8]	@ (80023b4 <I2C3_ER_IRQHandler+0x10>)
 80023aa:	f002 fbbb 	bl	8004b24 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	20000370 	.word	0x20000370

080023b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  return 1;
 80023bc:	2301      	movs	r3, #1
}
 80023be:	4618      	mov	r0, r3
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <_kill>:

int _kill(int pid, int sig)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023d2:	f00a fa6d 	bl	800c8b0 <__errno>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2216      	movs	r2, #22
 80023da:	601a      	str	r2, [r3, #0]
  return -1;
 80023dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <_exit>:

void _exit (int status)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023f0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7ff ffe7 	bl	80023c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023fa:	bf00      	nop
 80023fc:	e7fd      	b.n	80023fa <_exit+0x12>

080023fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b086      	sub	sp, #24
 8002402:	af00      	add	r7, sp, #0
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800240a:	2300      	movs	r3, #0
 800240c:	617b      	str	r3, [r7, #20]
 800240e:	e00a      	b.n	8002426 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002410:	f3af 8000 	nop.w
 8002414:	4601      	mov	r1, r0
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	1c5a      	adds	r2, r3, #1
 800241a:	60ba      	str	r2, [r7, #8]
 800241c:	b2ca      	uxtb	r2, r1
 800241e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	3301      	adds	r3, #1
 8002424:	617b      	str	r3, [r7, #20]
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	429a      	cmp	r2, r3
 800242c:	dbf0      	blt.n	8002410 <_read+0x12>
  }

  return len;
 800242e:	687b      	ldr	r3, [r7, #4]
}
 8002430:	4618      	mov	r0, r3
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]
 8002448:	e009      	b.n	800245e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	1c5a      	adds	r2, r3, #1
 800244e:	60ba      	str	r2, [r7, #8]
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff f846 	bl	80014e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	3301      	adds	r3, #1
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	429a      	cmp	r2, r3
 8002464:	dbf1      	blt.n	800244a <_write+0x12>
  }
  return len;
 8002466:	687b      	ldr	r3, [r7, #4]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3718      	adds	r7, #24
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <_close>:

int _close(int file)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002478:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800247c:	4618      	mov	r0, r3
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002498:	605a      	str	r2, [r3, #4]
  return 0;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <_isatty>:

int _isatty(int file)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024b0:	2301      	movs	r3, #1
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024be:	b480      	push	{r7}
 80024c0:	b085      	sub	sp, #20
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	60f8      	str	r0, [r7, #12]
 80024c6:	60b9      	str	r1, [r7, #8]
 80024c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3714      	adds	r7, #20
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024e0:	4a14      	ldr	r2, [pc, #80]	@ (8002534 <_sbrk+0x5c>)
 80024e2:	4b15      	ldr	r3, [pc, #84]	@ (8002538 <_sbrk+0x60>)
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024ec:	4b13      	ldr	r3, [pc, #76]	@ (800253c <_sbrk+0x64>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d102      	bne.n	80024fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024f4:	4b11      	ldr	r3, [pc, #68]	@ (800253c <_sbrk+0x64>)
 80024f6:	4a12      	ldr	r2, [pc, #72]	@ (8002540 <_sbrk+0x68>)
 80024f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024fa:	4b10      	ldr	r3, [pc, #64]	@ (800253c <_sbrk+0x64>)
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4413      	add	r3, r2
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	429a      	cmp	r2, r3
 8002506:	d207      	bcs.n	8002518 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002508:	f00a f9d2 	bl	800c8b0 <__errno>
 800250c:	4603      	mov	r3, r0
 800250e:	220c      	movs	r2, #12
 8002510:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002512:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002516:	e009      	b.n	800252c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002518:	4b08      	ldr	r3, [pc, #32]	@ (800253c <_sbrk+0x64>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800251e:	4b07      	ldr	r3, [pc, #28]	@ (800253c <_sbrk+0x64>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4413      	add	r3, r2
 8002526:	4a05      	ldr	r2, [pc, #20]	@ (800253c <_sbrk+0x64>)
 8002528:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800252a:	68fb      	ldr	r3, [r7, #12]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	20008000 	.word	0x20008000
 8002538:	00000400 	.word	0x00000400
 800253c:	200004a4 	.word	0x200004a4
 8002540:	20001a90 	.word	0x20001a90

08002544 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002548:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <SystemInit+0x20>)
 800254a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800254e:	4a05      	ldr	r2, [pc, #20]	@ (8002564 <SystemInit+0x20>)
 8002550:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002554:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	e000ed00 	.word	0xe000ed00

08002568 <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08a      	sub	sp, #40	@ 0x28
 800256c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800256e:	f107 031c 	add.w	r3, r7, #28
 8002572:	2200      	movs	r2, #0
 8002574:	601a      	str	r2, [r3, #0]
 8002576:	605a      	str	r2, [r3, #4]
 8002578:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800257a:	463b      	mov	r3, r7
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	60da      	str	r2, [r3, #12]
 8002586:	611a      	str	r2, [r3, #16]
 8002588:	615a      	str	r2, [r3, #20]
 800258a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800258c:	4b32      	ldr	r3, [pc, #200]	@ (8002658 <MX_TIM2_Init+0xf0>)
 800258e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002592:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002594:	4b30      	ldr	r3, [pc, #192]	@ (8002658 <MX_TIM2_Init+0xf0>)
 8002596:	2200      	movs	r2, #0
 8002598:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800259a:	4b2f      	ldr	r3, [pc, #188]	@ (8002658 <MX_TIM2_Init+0xf0>)
 800259c:	2200      	movs	r2, #0
 800259e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7999;
 80025a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002658 <MX_TIM2_Init+0xf0>)
 80025a2:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80025a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002658 <MX_TIM2_Init+0xf0>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002658 <MX_TIM2_Init+0xf0>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80025b4:	4828      	ldr	r0, [pc, #160]	@ (8002658 <MX_TIM2_Init+0xf0>)
 80025b6:	f005 f9c7 	bl	8007948 <HAL_TIM_PWM_Init>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80025c0:	f7ff f88e 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025c4:	2300      	movs	r3, #0
 80025c6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025c8:	2300      	movs	r3, #0
 80025ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025cc:	f107 031c 	add.w	r3, r7, #28
 80025d0:	4619      	mov	r1, r3
 80025d2:	4821      	ldr	r0, [pc, #132]	@ (8002658 <MX_TIM2_Init+0xf0>)
 80025d4:	f006 f8d2 	bl	800877c <HAL_TIMEx_MasterConfigSynchronization>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80025de:	f7ff f87f 	bl	80016e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025e2:	2360      	movs	r3, #96	@ 0x60
 80025e4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80025e6:	2300      	movs	r3, #0
 80025e8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025ea:	2300      	movs	r3, #0
 80025ec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025ee:	2300      	movs	r3, #0
 80025f0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025f2:	463b      	mov	r3, r7
 80025f4:	2200      	movs	r2, #0
 80025f6:	4619      	mov	r1, r3
 80025f8:	4817      	ldr	r0, [pc, #92]	@ (8002658 <MX_TIM2_Init+0xf0>)
 80025fa:	f005 fbf1 	bl	8007de0 <HAL_TIM_PWM_ConfigChannel>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8002604:	f7ff f86c 	bl	80016e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002608:	463b      	mov	r3, r7
 800260a:	2204      	movs	r2, #4
 800260c:	4619      	mov	r1, r3
 800260e:	4812      	ldr	r0, [pc, #72]	@ (8002658 <MX_TIM2_Init+0xf0>)
 8002610:	f005 fbe6 	bl	8007de0 <HAL_TIM_PWM_ConfigChannel>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800261a:	f7ff f861 	bl	80016e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800261e:	463b      	mov	r3, r7
 8002620:	2208      	movs	r2, #8
 8002622:	4619      	mov	r1, r3
 8002624:	480c      	ldr	r0, [pc, #48]	@ (8002658 <MX_TIM2_Init+0xf0>)
 8002626:	f005 fbdb 	bl	8007de0 <HAL_TIM_PWM_ConfigChannel>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8002630:	f7ff f856 	bl	80016e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002634:	463b      	mov	r3, r7
 8002636:	220c      	movs	r2, #12
 8002638:	4619      	mov	r1, r3
 800263a:	4807      	ldr	r0, [pc, #28]	@ (8002658 <MX_TIM2_Init+0xf0>)
 800263c:	f005 fbd0 	bl	8007de0 <HAL_TIM_PWM_ConfigChannel>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <MX_TIM2_Init+0xe2>
  {
    Error_Handler();
 8002646:	f7ff f84b 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800264a:	4803      	ldr	r0, [pc, #12]	@ (8002658 <MX_TIM2_Init+0xf0>)
 800264c:	f000 fa88 	bl	8002b60 <HAL_TIM_MspPostInit>

}
 8002650:	bf00      	nop
 8002652:	3728      	adds	r7, #40	@ 0x28
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	200004a8 	.word	0x200004a8

0800265c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b08c      	sub	sp, #48	@ 0x30
 8002660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002662:	f107 030c 	add.w	r3, r7, #12
 8002666:	2224      	movs	r2, #36	@ 0x24
 8002668:	2100      	movs	r1, #0
 800266a:	4618      	mov	r0, r3
 800266c:	f00a f918 	bl	800c8a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002670:	463b      	mov	r3, r7
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	605a      	str	r2, [r3, #4]
 8002678:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800267a:	4b21      	ldr	r3, [pc, #132]	@ (8002700 <MX_TIM3_Init+0xa4>)
 800267c:	4a21      	ldr	r2, [pc, #132]	@ (8002704 <MX_TIM3_Init+0xa8>)
 800267e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002680:	4b1f      	ldr	r3, [pc, #124]	@ (8002700 <MX_TIM3_Init+0xa4>)
 8002682:	2200      	movs	r2, #0
 8002684:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002686:	4b1e      	ldr	r3, [pc, #120]	@ (8002700 <MX_TIM3_Init+0xa4>)
 8002688:	2200      	movs	r2, #0
 800268a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800268c:	4b1c      	ldr	r3, [pc, #112]	@ (8002700 <MX_TIM3_Init+0xa4>)
 800268e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002692:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002694:	4b1a      	ldr	r3, [pc, #104]	@ (8002700 <MX_TIM3_Init+0xa4>)
 8002696:	2200      	movs	r2, #0
 8002698:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800269a:	4b19      	ldr	r3, [pc, #100]	@ (8002700 <MX_TIM3_Init+0xa4>)
 800269c:	2200      	movs	r2, #0
 800269e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80026a0:	2301      	movs	r3, #1
 80026a2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80026a4:	2300      	movs	r3, #0
 80026a6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026a8:	2301      	movs	r3, #1
 80026aa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80026ac:	2300      	movs	r3, #0
 80026ae:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80026b0:	2300      	movs	r3, #0
 80026b2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80026b4:	2300      	movs	r3, #0
 80026b6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80026b8:	2301      	movs	r3, #1
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80026bc:	2300      	movs	r3, #0
 80026be:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80026c4:	f107 030c 	add.w	r3, r7, #12
 80026c8:	4619      	mov	r1, r3
 80026ca:	480d      	ldr	r0, [pc, #52]	@ (8002700 <MX_TIM3_Init+0xa4>)
 80026cc:	f005 f993 	bl	80079f6 <HAL_TIM_Encoder_Init>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80026d6:	f7ff f803 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026da:	2300      	movs	r3, #0
 80026dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026de:	2300      	movs	r3, #0
 80026e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026e2:	463b      	mov	r3, r7
 80026e4:	4619      	mov	r1, r3
 80026e6:	4806      	ldr	r0, [pc, #24]	@ (8002700 <MX_TIM3_Init+0xa4>)
 80026e8:	f006 f848 	bl	800877c <HAL_TIMEx_MasterConfigSynchronization>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80026f2:	f7fe fff5 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80026f6:	bf00      	nop
 80026f8:	3730      	adds	r7, #48	@ 0x30
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	200004f4 	.word	0x200004f4
 8002704:	40000400 	.word	0x40000400

08002708 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800270e:	1d3b      	adds	r3, r7, #4
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]
 8002714:	605a      	str	r2, [r3, #4]
 8002716:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002718:	4b14      	ldr	r3, [pc, #80]	@ (800276c <MX_TIM7_Init+0x64>)
 800271a:	4a15      	ldr	r2, [pc, #84]	@ (8002770 <MX_TIM7_Init+0x68>)
 800271c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 160-1;
 800271e:	4b13      	ldr	r3, [pc, #76]	@ (800276c <MX_TIM7_Init+0x64>)
 8002720:	229f      	movs	r2, #159	@ 0x9f
 8002722:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002724:	4b11      	ldr	r3, [pc, #68]	@ (800276c <MX_TIM7_Init+0x64>)
 8002726:	2200      	movs	r2, #0
 8002728:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000;
 800272a:	4b10      	ldr	r3, [pc, #64]	@ (800276c <MX_TIM7_Init+0x64>)
 800272c:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8002730:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002732:	4b0e      	ldr	r3, [pc, #56]	@ (800276c <MX_TIM7_Init+0x64>)
 8002734:	2200      	movs	r2, #0
 8002736:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002738:	480c      	ldr	r0, [pc, #48]	@ (800276c <MX_TIM7_Init+0x64>)
 800273a:	f005 f843 	bl	80077c4 <HAL_TIM_Base_Init>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002744:	f7fe ffcc 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002748:	2300      	movs	r3, #0
 800274a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800274c:	2300      	movs	r3, #0
 800274e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002750:	1d3b      	adds	r3, r7, #4
 8002752:	4619      	mov	r1, r3
 8002754:	4805      	ldr	r0, [pc, #20]	@ (800276c <MX_TIM7_Init+0x64>)
 8002756:	f006 f811 	bl	800877c <HAL_TIMEx_MasterConfigSynchronization>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002760:	f7fe ffbe 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002764:	bf00      	nop
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20000540 	.word	0x20000540
 8002770:	40001400 	.word	0x40001400

08002774 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08c      	sub	sp, #48	@ 0x30
 8002778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800277a:	f107 030c 	add.w	r3, r7, #12
 800277e:	2224      	movs	r2, #36	@ 0x24
 8002780:	2100      	movs	r1, #0
 8002782:	4618      	mov	r0, r3
 8002784:	f00a f88c 	bl	800c8a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002788:	463b      	mov	r3, r7
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	605a      	str	r2, [r3, #4]
 8002790:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002792:	4b23      	ldr	r3, [pc, #140]	@ (8002820 <MX_TIM8_Init+0xac>)
 8002794:	4a23      	ldr	r2, [pc, #140]	@ (8002824 <MX_TIM8_Init+0xb0>)
 8002796:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002798:	4b21      	ldr	r3, [pc, #132]	@ (8002820 <MX_TIM8_Init+0xac>)
 800279a:	2200      	movs	r2, #0
 800279c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800279e:	4b20      	ldr	r3, [pc, #128]	@ (8002820 <MX_TIM8_Init+0xac>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80027a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002820 <MX_TIM8_Init+0xac>)
 80027a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027aa:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002820 <MX_TIM8_Init+0xac>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80027b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002820 <MX_TIM8_Init+0xac>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027b8:	4b19      	ldr	r3, [pc, #100]	@ (8002820 <MX_TIM8_Init+0xac>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80027be:	2301      	movs	r3, #1
 80027c0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80027c2:	2300      	movs	r3, #0
 80027c4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80027c6:	2301      	movs	r3, #1
 80027c8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80027ca:	2300      	movs	r3, #0
 80027cc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80027d2:	2300      	movs	r3, #0
 80027d4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80027d6:	2301      	movs	r3, #1
 80027d8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80027da:	2300      	movs	r3, #0
 80027dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80027e2:	f107 030c 	add.w	r3, r7, #12
 80027e6:	4619      	mov	r1, r3
 80027e8:	480d      	ldr	r0, [pc, #52]	@ (8002820 <MX_TIM8_Init+0xac>)
 80027ea:	f005 f904 	bl	80079f6 <HAL_TIM_Encoder_Init>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 80027f4:	f7fe ff74 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027f8:	2300      	movs	r3, #0
 80027fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80027fc:	2300      	movs	r3, #0
 80027fe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002800:	2300      	movs	r3, #0
 8002802:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002804:	463b      	mov	r3, r7
 8002806:	4619      	mov	r1, r3
 8002808:	4805      	ldr	r0, [pc, #20]	@ (8002820 <MX_TIM8_Init+0xac>)
 800280a:	f005 ffb7 	bl	800877c <HAL_TIMEx_MasterConfigSynchronization>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8002814:	f7fe ff64 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002818:	bf00      	nop
 800281a:	3730      	adds	r7, #48	@ 0x30
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	2000058c 	.word	0x2000058c
 8002824:	40013400 	.word	0x40013400

08002828 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b094      	sub	sp, #80	@ 0x50
 800282c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800282e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002832:	2200      	movs	r2, #0
 8002834:	601a      	str	r2, [r3, #0]
 8002836:	605a      	str	r2, [r3, #4]
 8002838:	609a      	str	r2, [r3, #8]
 800283a:	60da      	str	r2, [r3, #12]
 800283c:	611a      	str	r2, [r3, #16]
 800283e:	615a      	str	r2, [r3, #20]
 8002840:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002842:	463b      	mov	r3, r7
 8002844:	2234      	movs	r2, #52	@ 0x34
 8002846:	2100      	movs	r1, #0
 8002848:	4618      	mov	r0, r3
 800284a:	f00a f829 	bl	800c8a0 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800284e:	4b31      	ldr	r3, [pc, #196]	@ (8002914 <MX_TIM16_Init+0xec>)
 8002850:	4a31      	ldr	r2, [pc, #196]	@ (8002918 <MX_TIM16_Init+0xf0>)
 8002852:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8002854:	4b2f      	ldr	r3, [pc, #188]	@ (8002914 <MX_TIM16_Init+0xec>)
 8002856:	2200      	movs	r2, #0
 8002858:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800285a:	4b2e      	ldr	r3, [pc, #184]	@ (8002914 <MX_TIM16_Init+0xec>)
 800285c:	2200      	movs	r2, #0
 800285e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8002860:	4b2c      	ldr	r3, [pc, #176]	@ (8002914 <MX_TIM16_Init+0xec>)
 8002862:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002866:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002868:	4b2a      	ldr	r3, [pc, #168]	@ (8002914 <MX_TIM16_Init+0xec>)
 800286a:	2200      	movs	r2, #0
 800286c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800286e:	4b29      	ldr	r3, [pc, #164]	@ (8002914 <MX_TIM16_Init+0xec>)
 8002870:	2200      	movs	r2, #0
 8002872:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002874:	4b27      	ldr	r3, [pc, #156]	@ (8002914 <MX_TIM16_Init+0xec>)
 8002876:	2200      	movs	r2, #0
 8002878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800287a:	4826      	ldr	r0, [pc, #152]	@ (8002914 <MX_TIM16_Init+0xec>)
 800287c:	f004 ffa2 	bl	80077c4 <HAL_TIM_Base_Init>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8002886:	f7fe ff2b 	bl	80016e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 800288a:	4822      	ldr	r0, [pc, #136]	@ (8002914 <MX_TIM16_Init+0xec>)
 800288c:	f005 f85c 	bl	8007948 <HAL_TIM_PWM_Init>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8002896:	f7fe ff23 	bl	80016e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800289a:	2360      	movs	r3, #96	@ 0x60
 800289c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028a2:	2300      	movs	r3, #0
 80028a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80028a6:	2300      	movs	r3, #0
 80028a8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028aa:	2300      	movs	r3, #0
 80028ac:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80028ae:	2300      	movs	r3, #0
 80028b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80028b2:	2300      	movs	r3, #0
 80028b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028b6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80028ba:	2200      	movs	r2, #0
 80028bc:	4619      	mov	r1, r3
 80028be:	4815      	ldr	r0, [pc, #84]	@ (8002914 <MX_TIM16_Init+0xec>)
 80028c0:	f005 fa8e 	bl	8007de0 <HAL_TIM_PWM_ConfigChannel>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 80028ca:	f7fe ff09 	bl	80016e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028ce:	2300      	movs	r3, #0
 80028d0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028d2:	2300      	movs	r3, #0
 80028d4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80028d6:	2300      	movs	r3, #0
 80028d8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028da:	2300      	movs	r3, #0
 80028dc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028de:	2300      	movs	r3, #0
 80028e0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80028e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028e6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80028e8:	2300      	movs	r3, #0
 80028ea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80028ec:	2300      	movs	r3, #0
 80028ee:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80028f0:	463b      	mov	r3, r7
 80028f2:	4619      	mov	r1, r3
 80028f4:	4807      	ldr	r0, [pc, #28]	@ (8002914 <MX_TIM16_Init+0xec>)
 80028f6:	f005 ffc3 	bl	8008880 <HAL_TIMEx_ConfigBreakDeadTime>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 8002900:	f7fe feee 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8002904:	4803      	ldr	r0, [pc, #12]	@ (8002914 <MX_TIM16_Init+0xec>)
 8002906:	f000 f92b 	bl	8002b60 <HAL_TIM_MspPostInit>

}
 800290a:	bf00      	nop
 800290c:	3750      	adds	r7, #80	@ 0x50
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	200005d8 	.word	0x200005d8
 8002918:	40014400 	.word	0x40014400

0800291c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800292c:	d113      	bne.n	8002956 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800292e:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <HAL_TIM_PWM_MspInit+0x44>)
 8002930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002932:	4a0b      	ldr	r2, [pc, #44]	@ (8002960 <HAL_TIM_PWM_MspInit+0x44>)
 8002934:	f043 0301 	orr.w	r3, r3, #1
 8002938:	6593      	str	r3, [r2, #88]	@ 0x58
 800293a:	4b09      	ldr	r3, [pc, #36]	@ (8002960 <HAL_TIM_PWM_MspInit+0x44>)
 800293c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002946:	2200      	movs	r2, #0
 8002948:	2105      	movs	r1, #5
 800294a:	201c      	movs	r0, #28
 800294c:	f000 ffb8 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002950:	201c      	movs	r0, #28
 8002952:	f000 ffcf 	bl	80038f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002956:	bf00      	nop
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	40021000 	.word	0x40021000

08002964 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b08c      	sub	sp, #48	@ 0x30
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800296c:	f107 031c 	add.w	r3, r7, #28
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	605a      	str	r2, [r3, #4]
 8002976:	609a      	str	r2, [r3, #8]
 8002978:	60da      	str	r2, [r3, #12]
 800297a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a51      	ldr	r2, [pc, #324]	@ (8002ac8 <HAL_TIM_Encoder_MspInit+0x164>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d131      	bne.n	80029ea <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002986:	4b51      	ldr	r3, [pc, #324]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 8002988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800298a:	4a50      	ldr	r2, [pc, #320]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 800298c:	f043 0302 	orr.w	r3, r3, #2
 8002990:	6593      	str	r3, [r2, #88]	@ 0x58
 8002992:	4b4e      	ldr	r3, [pc, #312]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 8002994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	61bb      	str	r3, [r7, #24]
 800299c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800299e:	4b4b      	ldr	r3, [pc, #300]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 80029a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029a2:	4a4a      	ldr	r2, [pc, #296]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029aa:	4b48      	ldr	r3, [pc, #288]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 80029ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	617b      	str	r3, [r7, #20]
 80029b4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ENC_PA_R_Pin|ENC_PB_R_Pin;
 80029b6:	2350      	movs	r3, #80	@ 0x50
 80029b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ba:	2302      	movs	r3, #2
 80029bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029be:	2300      	movs	r3, #0
 80029c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c2:	2300      	movs	r3, #0
 80029c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029c6:	2302      	movs	r3, #2
 80029c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ca:	f107 031c 	add.w	r3, r7, #28
 80029ce:	4619      	mov	r1, r3
 80029d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029d4:	f001 fc2a 	bl	800422c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80029d8:	2200      	movs	r2, #0
 80029da:	2105      	movs	r1, #5
 80029dc:	201d      	movs	r0, #29
 80029de:	f000 ff6f 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80029e2:	201d      	movs	r0, #29
 80029e4:	f000 ff86 	bl	80038f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80029e8:	e069      	b.n	8002abe <HAL_TIM_Encoder_MspInit+0x15a>
  else if(tim_encoderHandle->Instance==TIM8)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a38      	ldr	r2, [pc, #224]	@ (8002ad0 <HAL_TIM_Encoder_MspInit+0x16c>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d164      	bne.n	8002abe <HAL_TIM_Encoder_MspInit+0x15a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80029f4:	4b35      	ldr	r3, [pc, #212]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 80029f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f8:	4a34      	ldr	r2, [pc, #208]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 80029fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80029fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a00:	4b32      	ldr	r3, [pc, #200]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 8002a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a08:	613b      	str	r3, [r7, #16]
 8002a0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a0c:	4b2f      	ldr	r3, [pc, #188]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 8002a0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a10:	4a2e      	ldr	r2, [pc, #184]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 8002a12:	f043 0304 	orr.w	r3, r3, #4
 8002a16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a18:	4b2c      	ldr	r3, [pc, #176]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 8002a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1c:	f003 0304 	and.w	r3, r3, #4
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a24:	4b29      	ldr	r3, [pc, #164]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 8002a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a28:	4a28      	ldr	r2, [pc, #160]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 8002a2a:	f043 0302 	orr.w	r3, r3, #2
 8002a2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a30:	4b26      	ldr	r3, [pc, #152]	@ (8002acc <HAL_TIM_Encoder_MspInit+0x168>)
 8002a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	60bb      	str	r3, [r7, #8]
 8002a3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_PA_L_Pin;
 8002a3c:	2340      	movs	r3, #64	@ 0x40
 8002a3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a40:	2302      	movs	r3, #2
 8002a42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a44:	2300      	movs	r3, #0
 8002a46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002a4c:	2304      	movs	r3, #4
 8002a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC_PA_L_GPIO_Port, &GPIO_InitStruct);
 8002a50:	f107 031c 	add.w	r3, r7, #28
 8002a54:	4619      	mov	r1, r3
 8002a56:	481f      	ldr	r0, [pc, #124]	@ (8002ad4 <HAL_TIM_Encoder_MspInit+0x170>)
 8002a58:	f001 fbe8 	bl	800422c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC_PB_L_Pin;
 8002a5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a62:	2302      	movs	r3, #2
 8002a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a66:	2300      	movs	r3, #0
 8002a68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8002a6e:	230a      	movs	r3, #10
 8002a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC_PB_L_GPIO_Port, &GPIO_InitStruct);
 8002a72:	f107 031c 	add.w	r3, r7, #28
 8002a76:	4619      	mov	r1, r3
 8002a78:	4817      	ldr	r0, [pc, #92]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x174>)
 8002a7a:	f001 fbd7 	bl	800422c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_IRQn, 5, 0);
 8002a7e:	2200      	movs	r2, #0
 8002a80:	2105      	movs	r1, #5
 8002a82:	202b      	movs	r0, #43	@ 0x2b
 8002a84:	f000 ff1c 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_IRQn);
 8002a88:	202b      	movs	r0, #43	@ 0x2b
 8002a8a:	f000 ff33 	bl	80038f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 5, 0);
 8002a8e:	2200      	movs	r2, #0
 8002a90:	2105      	movs	r1, #5
 8002a92:	202c      	movs	r0, #44	@ 0x2c
 8002a94:	f000 ff14 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8002a98:	202c      	movs	r0, #44	@ 0x2c
 8002a9a:	f000 ff2b 	bl	80038f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_IRQn, 5, 0);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2105      	movs	r1, #5
 8002aa2:	202d      	movs	r0, #45	@ 0x2d
 8002aa4:	f000 ff0c 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_IRQn);
 8002aa8:	202d      	movs	r0, #45	@ 0x2d
 8002aaa:	f000 ff23 	bl	80038f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 5, 0);
 8002aae:	2200      	movs	r2, #0
 8002ab0:	2105      	movs	r1, #5
 8002ab2:	202e      	movs	r0, #46	@ 0x2e
 8002ab4:	f000 ff04 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002ab8:	202e      	movs	r0, #46	@ 0x2e
 8002aba:	f000 ff1b 	bl	80038f4 <HAL_NVIC_EnableIRQ>
}
 8002abe:	bf00      	nop
 8002ac0:	3730      	adds	r7, #48	@ 0x30
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	40000400 	.word	0x40000400
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	40013400 	.word	0x40013400
 8002ad4:	48000800 	.word	0x48000800
 8002ad8:	48000400 	.word	0x48000400

08002adc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a1a      	ldr	r2, [pc, #104]	@ (8002b54 <HAL_TIM_Base_MspInit+0x78>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d114      	bne.n	8002b18 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002aee:	4b1a      	ldr	r3, [pc, #104]	@ (8002b58 <HAL_TIM_Base_MspInit+0x7c>)
 8002af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af2:	4a19      	ldr	r2, [pc, #100]	@ (8002b58 <HAL_TIM_Base_MspInit+0x7c>)
 8002af4:	f043 0320 	orr.w	r3, r3, #32
 8002af8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002afa:	4b17      	ldr	r3, [pc, #92]	@ (8002b58 <HAL_TIM_Base_MspInit+0x7c>)
 8002afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002afe:	f003 0320 	and.w	r3, r3, #32
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2105      	movs	r1, #5
 8002b0a:	2037      	movs	r0, #55	@ 0x37
 8002b0c:	f000 fed8 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002b10:	2037      	movs	r0, #55	@ 0x37
 8002b12:	f000 feef 	bl	80038f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8002b16:	e018      	b.n	8002b4a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM16)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a0f      	ldr	r2, [pc, #60]	@ (8002b5c <HAL_TIM_Base_MspInit+0x80>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d113      	bne.n	8002b4a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002b22:	4b0d      	ldr	r3, [pc, #52]	@ (8002b58 <HAL_TIM_Base_MspInit+0x7c>)
 8002b24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b26:	4a0c      	ldr	r2, [pc, #48]	@ (8002b58 <HAL_TIM_Base_MspInit+0x7c>)
 8002b28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b58 <HAL_TIM_Base_MspInit+0x7c>)
 8002b30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b36:	60bb      	str	r3, [r7, #8]
 8002b38:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	2105      	movs	r1, #5
 8002b3e:	2019      	movs	r0, #25
 8002b40:	f000 febe 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002b44:	2019      	movs	r0, #25
 8002b46:	f000 fed5 	bl	80038f4 <HAL_NVIC_EnableIRQ>
}
 8002b4a:	bf00      	nop
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40001400 	.word	0x40001400
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40014400 	.word	0x40014400

08002b60 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b08a      	sub	sp, #40	@ 0x28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b68:	f107 0314 	add.w	r3, r7, #20
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	605a      	str	r2, [r3, #4]
 8002b72:	609a      	str	r2, [r3, #8]
 8002b74:	60da      	str	r2, [r3, #12]
 8002b76:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b80:	d14b      	bne.n	8002c1a <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b82:	4b38      	ldr	r3, [pc, #224]	@ (8002c64 <HAL_TIM_MspPostInit+0x104>)
 8002b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b86:	4a37      	ldr	r2, [pc, #220]	@ (8002c64 <HAL_TIM_MspPostInit+0x104>)
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b8e:	4b35      	ldr	r3, [pc, #212]	@ (8002c64 <HAL_TIM_MspPostInit+0x104>)
 8002b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	613b      	str	r3, [r7, #16]
 8002b98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b9a:	4b32      	ldr	r3, [pc, #200]	@ (8002c64 <HAL_TIM_MspPostInit+0x104>)
 8002b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b9e:	4a31      	ldr	r2, [pc, #196]	@ (8002c64 <HAL_TIM_MspPostInit+0x104>)
 8002ba0:	f043 0302 	orr.w	r3, r3, #2
 8002ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ba6:	4b2f      	ldr	r3, [pc, #188]	@ (8002c64 <HAL_TIM_MspPostInit+0x104>)
 8002ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	60fb      	str	r3, [r7, #12]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> TIM2_CH1
    PA9     ------> TIM2_CH3
    PA10     ------> TIM2_CH4
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = FWD_L_Pin;
 8002bb2:	2320      	movs	r3, #32
 8002bb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(FWD_L_GPIO_Port, &GPIO_InitStruct);
 8002bc6:	f107 0314 	add.w	r3, r7, #20
 8002bca:	4619      	mov	r1, r3
 8002bcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bd0:	f001 fb2c 	bl	800422c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FWD_R_Pin|REV_R_Pin;
 8002bd4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bda:	2302      	movs	r3, #2
 8002bdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bde:	2300      	movs	r3, #0
 8002be0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be2:	2300      	movs	r3, #0
 8002be4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8002be6:	230a      	movs	r3, #10
 8002be8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bea:	f107 0314 	add.w	r3, r7, #20
 8002bee:	4619      	mov	r1, r3
 8002bf0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bf4:	f001 fb1a 	bl	800422c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = REV_L_Pin;
 8002bf8:	2308      	movs	r3, #8
 8002bfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c00:	2300      	movs	r3, #0
 8002c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c04:	2300      	movs	r3, #0
 8002c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(REV_L_GPIO_Port, &GPIO_InitStruct);
 8002c0c:	f107 0314 	add.w	r3, r7, #20
 8002c10:	4619      	mov	r1, r3
 8002c12:	4815      	ldr	r0, [pc, #84]	@ (8002c68 <HAL_TIM_MspPostInit+0x108>)
 8002c14:	f001 fb0a 	bl	800422c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8002c18:	e020      	b.n	8002c5c <HAL_TIM_MspPostInit+0xfc>
  else if(timHandle->Instance==TIM16)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a13      	ldr	r2, [pc, #76]	@ (8002c6c <HAL_TIM_MspPostInit+0x10c>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d11b      	bne.n	8002c5c <HAL_TIM_MspPostInit+0xfc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c24:	4b0f      	ldr	r3, [pc, #60]	@ (8002c64 <HAL_TIM_MspPostInit+0x104>)
 8002c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c28:	4a0e      	ldr	r2, [pc, #56]	@ (8002c64 <HAL_TIM_MspPostInit+0x104>)
 8002c2a:	f043 0302 	orr.w	r3, r3, #2
 8002c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c30:	4b0c      	ldr	r3, [pc, #48]	@ (8002c64 <HAL_TIM_MspPostInit+0x104>)
 8002c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	60bb      	str	r3, [r7, #8]
 8002c3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8002c3c:	2310      	movs	r3, #16
 8002c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c40:	2302      	movs	r3, #2
 8002c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c44:	2300      	movs	r3, #0
 8002c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8002c50:	f107 0314 	add.w	r3, r7, #20
 8002c54:	4619      	mov	r1, r3
 8002c56:	4804      	ldr	r0, [pc, #16]	@ (8002c68 <HAL_TIM_MspPostInit+0x108>)
 8002c58:	f001 fae8 	bl	800422c <HAL_GPIO_Init>
}
 8002c5c:	bf00      	nop
 8002c5e:	3728      	adds	r7, #40	@ 0x28
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40021000 	.word	0x40021000
 8002c68:	48000400 	.word	0x48000400
 8002c6c:	40014400 	.word	0x40014400

08002c70 <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002c74:	4b22      	ldr	r3, [pc, #136]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002c76:	4a23      	ldr	r2, [pc, #140]	@ (8002d04 <MX_UART4_Init+0x94>)
 8002c78:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002c7a:	4b21      	ldr	r3, [pc, #132]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002c7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c80:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002c82:	4b1f      	ldr	r3, [pc, #124]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002c88:	4b1d      	ldr	r3, [pc, #116]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002c94:	4b1a      	ldr	r3, [pc, #104]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002c96:	220c      	movs	r2, #12
 8002c98:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c9a:	4b19      	ldr	r3, [pc, #100]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca0:	4b17      	ldr	r3, [pc, #92]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ca6:	4b16      	ldr	r3, [pc, #88]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002cac:	4b14      	ldr	r3, [pc, #80]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cb2:	4b13      	ldr	r3, [pc, #76]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002cb8:	4811      	ldr	r0, [pc, #68]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002cba:	f005 feb3 	bl	8008a24 <HAL_UART_Init>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002cc4:	f7fe fd0c 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cc8:	2100      	movs	r1, #0
 8002cca:	480d      	ldr	r0, [pc, #52]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002ccc:	f007 f869 	bl	8009da2 <HAL_UARTEx_SetTxFifoThreshold>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002cd6:	f7fe fd03 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cda:	2100      	movs	r1, #0
 8002cdc:	4808      	ldr	r0, [pc, #32]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002cde:	f007 f89e 	bl	8009e1e <HAL_UARTEx_SetRxFifoThreshold>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002ce8:	f7fe fcfa 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002cec:	4804      	ldr	r0, [pc, #16]	@ (8002d00 <MX_UART4_Init+0x90>)
 8002cee:	f007 f81f 	bl	8009d30 <HAL_UARTEx_DisableFifoMode>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002cf8:	f7fe fcf2 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002cfc:	bf00      	nop
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	20000624 	.word	0x20000624
 8002d04:	40004c00 	.word	0x40004c00

08002d08 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d0c:	4b22      	ldr	r3, [pc, #136]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d0e:	4a23      	ldr	r2, [pc, #140]	@ (8002d9c <MX_USART2_UART_Init+0x94>)
 8002d10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d12:	4b21      	ldr	r3, [pc, #132]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d1a:	4b1f      	ldr	r3, [pc, #124]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d20:	4b1d      	ldr	r3, [pc, #116]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d26:	4b1c      	ldr	r3, [pc, #112]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d2e:	220c      	movs	r2, #12
 8002d30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d32:	4b19      	ldr	r3, [pc, #100]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d38:	4b17      	ldr	r3, [pc, #92]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d3e:	4b16      	ldr	r3, [pc, #88]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d44:	4b14      	ldr	r3, [pc, #80]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d4a:	4b13      	ldr	r3, [pc, #76]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d50:	4811      	ldr	r0, [pc, #68]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d52:	f005 fe67 	bl	8008a24 <HAL_UART_Init>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002d5c:	f7fe fcc0 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d60:	2100      	movs	r1, #0
 8002d62:	480d      	ldr	r0, [pc, #52]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d64:	f007 f81d 	bl	8009da2 <HAL_UARTEx_SetTxFifoThreshold>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002d6e:	f7fe fcb7 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d72:	2100      	movs	r1, #0
 8002d74:	4808      	ldr	r0, [pc, #32]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d76:	f007 f852 	bl	8009e1e <HAL_UARTEx_SetRxFifoThreshold>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d001      	beq.n	8002d84 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002d80:	f7fe fcae 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002d84:	4804      	ldr	r0, [pc, #16]	@ (8002d98 <MX_USART2_UART_Init+0x90>)
 8002d86:	f006 ffd3 	bl	8009d30 <HAL_UARTEx_DisableFifoMode>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d001      	beq.n	8002d94 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002d90:	f7fe fca6 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d94:	bf00      	nop
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	200006b8 	.word	0x200006b8
 8002d9c:	40004400 	.word	0x40004400

08002da0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002da4:	4b22      	ldr	r3, [pc, #136]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002da6:	4a23      	ldr	r2, [pc, #140]	@ (8002e34 <MX_USART3_UART_Init+0x94>)
 8002da8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002daa:	4b21      	ldr	r3, [pc, #132]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002dac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002db0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002db2:	4b1f      	ldr	r3, [pc, #124]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002db8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002dc6:	220c      	movs	r2, #12
 8002dc8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dca:	4b19      	ldr	r3, [pc, #100]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dd0:	4b17      	ldr	r3, [pc, #92]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dd6:	4b16      	ldr	r3, [pc, #88]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002ddc:	4b14      	ldr	r3, [pc, #80]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002de2:	4b13      	ldr	r3, [pc, #76]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002de8:	4811      	ldr	r0, [pc, #68]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002dea:	f005 fe1b 	bl	8008a24 <HAL_UART_Init>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002df4:	f7fe fc74 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002df8:	2100      	movs	r1, #0
 8002dfa:	480d      	ldr	r0, [pc, #52]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002dfc:	f006 ffd1 	bl	8009da2 <HAL_UARTEx_SetTxFifoThreshold>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002e06:	f7fe fc6b 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	4808      	ldr	r0, [pc, #32]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002e0e:	f007 f806 	bl	8009e1e <HAL_UARTEx_SetRxFifoThreshold>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002e18:	f7fe fc62 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002e1c:	4804      	ldr	r0, [pc, #16]	@ (8002e30 <MX_USART3_UART_Init+0x90>)
 8002e1e:	f006 ff87 	bl	8009d30 <HAL_UARTEx_DisableFifoMode>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002e28:	f7fe fc5a 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002e2c:	bf00      	nop
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	2000074c 	.word	0x2000074c
 8002e34:	40004800 	.word	0x40004800

08002e38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b09e      	sub	sp, #120	@ 0x78
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e40:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	605a      	str	r2, [r3, #4]
 8002e4a:	609a      	str	r2, [r3, #8]
 8002e4c:	60da      	str	r2, [r3, #12]
 8002e4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e50:	f107 0320 	add.w	r3, r7, #32
 8002e54:	2244      	movs	r2, #68	@ 0x44
 8002e56:	2100      	movs	r1, #0
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f009 fd21 	bl	800c8a0 <memset>
  if(uartHandle->Instance==UART4)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a68      	ldr	r2, [pc, #416]	@ (8003004 <HAL_UART_MspInit+0x1cc>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d13f      	bne.n	8002ee8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002e68:	2308      	movs	r3, #8
 8002e6a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e70:	f107 0320 	add.w	r3, r7, #32
 8002e74:	4618      	mov	r0, r3
 8002e76:	f004 fab5 	bl	80073e4 <HAL_RCCEx_PeriphCLKConfig>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002e80:	f7fe fc2e 	bl	80016e0 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002e84:	4b60      	ldr	r3, [pc, #384]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e88:	4a5f      	ldr	r2, [pc, #380]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002e8a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002e8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e90:	4b5d      	ldr	r3, [pc, #372]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e98:	61fb      	str	r3, [r7, #28]
 8002e9a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e9c:	4b5a      	ldr	r3, [pc, #360]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002e9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ea0:	4a59      	ldr	r2, [pc, #356]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002ea2:	f043 0304 	orr.w	r3, r3, #4
 8002ea6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ea8:	4b57      	ldr	r3, [pc, #348]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002eaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	61bb      	str	r3, [r7, #24]
 8002eb2:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002eb4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002eb8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eba:	2302      	movs	r3, #2
 8002ebc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002ec6:	2305      	movs	r3, #5
 8002ec8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eca:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002ece:	4619      	mov	r1, r3
 8002ed0:	484e      	ldr	r0, [pc, #312]	@ (800300c <HAL_UART_MspInit+0x1d4>)
 8002ed2:	f001 f9ab 	bl	800422c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	2105      	movs	r1, #5
 8002eda:	2034      	movs	r0, #52	@ 0x34
 8002edc:	f000 fcf0 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002ee0:	2034      	movs	r0, #52	@ 0x34
 8002ee2:	f000 fd07 	bl	80038f4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002ee6:	e088      	b.n	8002ffa <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART2)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a48      	ldr	r2, [pc, #288]	@ (8003010 <HAL_UART_MspInit+0x1d8>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d13f      	bne.n	8002f72 <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002efa:	f107 0320 	add.w	r3, r7, #32
 8002efe:	4618      	mov	r0, r3
 8002f00:	f004 fa70 	bl	80073e4 <HAL_RCCEx_PeriphCLKConfig>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8002f0a:	f7fe fbe9 	bl	80016e0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f0e:	4b3e      	ldr	r3, [pc, #248]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f12:	4a3d      	ldr	r2, [pc, #244]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002f14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f18:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f22:	617b      	str	r3, [r7, #20]
 8002f24:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f26:	4b38      	ldr	r3, [pc, #224]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f2a:	4a37      	ldr	r2, [pc, #220]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002f2c:	f043 0301 	orr.w	r3, r3, #1
 8002f30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f32:	4b35      	ldr	r3, [pc, #212]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	613b      	str	r3, [r7, #16]
 8002f3c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f3e:	230c      	movs	r3, #12
 8002f40:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f42:	2302      	movs	r3, #2
 8002f44:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f46:	2300      	movs	r3, #0
 8002f48:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f4e:	2307      	movs	r3, #7
 8002f50:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f52:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002f56:	4619      	mov	r1, r3
 8002f58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f5c:	f001 f966 	bl	800422c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002f60:	2200      	movs	r2, #0
 8002f62:	2105      	movs	r1, #5
 8002f64:	2026      	movs	r0, #38	@ 0x26
 8002f66:	f000 fcab 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f6a:	2026      	movs	r0, #38	@ 0x26
 8002f6c:	f000 fcc2 	bl	80038f4 <HAL_NVIC_EnableIRQ>
}
 8002f70:	e043      	b.n	8002ffa <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART3)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a27      	ldr	r2, [pc, #156]	@ (8003014 <HAL_UART_MspInit+0x1dc>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d13e      	bne.n	8002ffa <HAL_UART_MspInit+0x1c2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002f7c:	2304      	movs	r3, #4
 8002f7e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002f80:	2300      	movs	r3, #0
 8002f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f84:	f107 0320 	add.w	r3, r7, #32
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f004 fa2b 	bl	80073e4 <HAL_RCCEx_PeriphCLKConfig>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <HAL_UART_MspInit+0x160>
      Error_Handler();
 8002f94:	f7fe fba4 	bl	80016e0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f98:	4b1b      	ldr	r3, [pc, #108]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9c:	4a1a      	ldr	r2, [pc, #104]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002f9e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fa4:	4b18      	ldr	r3, [pc, #96]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002fa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fac:	60fb      	str	r3, [r7, #12]
 8002fae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fb0:	4b15      	ldr	r3, [pc, #84]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002fb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fb4:	4a14      	ldr	r2, [pc, #80]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002fb6:	f043 0302 	orr.w	r3, r3, #2
 8002fba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fbc:	4b12      	ldr	r3, [pc, #72]	@ (8003008 <HAL_UART_MspInit+0x1d0>)
 8002fbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	60bb      	str	r3, [r7, #8]
 8002fc6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002fc8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002fcc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fce:	2302      	movs	r3, #2
 8002fd0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002fda:	2307      	movs	r3, #7
 8002fdc:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fde:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	480c      	ldr	r0, [pc, #48]	@ (8003018 <HAL_UART_MspInit+0x1e0>)
 8002fe6:	f001 f921 	bl	800422c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002fea:	2200      	movs	r2, #0
 8002fec:	2105      	movs	r1, #5
 8002fee:	2027      	movs	r0, #39	@ 0x27
 8002ff0:	f000 fc66 	bl	80038c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002ff4:	2027      	movs	r0, #39	@ 0x27
 8002ff6:	f000 fc7d 	bl	80038f4 <HAL_NVIC_EnableIRQ>
}
 8002ffa:	bf00      	nop
 8002ffc:	3778      	adds	r7, #120	@ 0x78
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40004c00 	.word	0x40004c00
 8003008:	40021000 	.word	0x40021000
 800300c:	48000800 	.word	0x48000800
 8003010:	40004400 	.word	0x40004400
 8003014:	40004800 	.word	0x40004800
 8003018:	48000400 	.word	0x48000400

0800301c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800301c:	480d      	ldr	r0, [pc, #52]	@ (8003054 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800301e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003020:	f7ff fa90 	bl	8002544 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003024:	480c      	ldr	r0, [pc, #48]	@ (8003058 <LoopForever+0x6>)
  ldr r1, =_edata
 8003026:	490d      	ldr	r1, [pc, #52]	@ (800305c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003028:	4a0d      	ldr	r2, [pc, #52]	@ (8003060 <LoopForever+0xe>)
  movs r3, #0
 800302a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800302c:	e002      	b.n	8003034 <LoopCopyDataInit>

0800302e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800302e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003030:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003032:	3304      	adds	r3, #4

08003034 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003034:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003036:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003038:	d3f9      	bcc.n	800302e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800303a:	4a0a      	ldr	r2, [pc, #40]	@ (8003064 <LoopForever+0x12>)
  ldr r4, =_ebss
 800303c:	4c0a      	ldr	r4, [pc, #40]	@ (8003068 <LoopForever+0x16>)
  movs r3, #0
 800303e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003040:	e001      	b.n	8003046 <LoopFillZerobss>

08003042 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003042:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003044:	3204      	adds	r2, #4

08003046 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003046:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003048:	d3fb      	bcc.n	8003042 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800304a:	f009 fc37 	bl	800c8bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800304e:	f7fe fa7f 	bl	8001550 <main>

08003052 <LoopForever>:

LoopForever:
    b LoopForever
 8003052:	e7fe      	b.n	8003052 <LoopForever>
  ldr   r0, =_estack
 8003054:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003058:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800305c:	200002fc 	.word	0x200002fc
  ldr r2, =_sidata
 8003060:	0801d42c 	.word	0x0801d42c
  ldr r2, =_sbss
 8003064:	200002fc 	.word	0x200002fc
  ldr r4, =_ebss
 8003068:	20001a8c 	.word	0x20001a8c

0800306c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800306c:	e7fe      	b.n	800306c <ADC1_2_IRQHandler>
	...

08003070 <HAL_I2C_MemTxCpltCallback>:
volatile uint8_t SSD1306_DMA_Ready = 1; // Pour DMA
static uint8_t SSD1306_Buffer[SSD1306_BUFFER_SIZE];
static uint8_t SSD1306_Buffer_Backup[SSD1306_BUFFER_SIZE]; // Double-buffer
SemaphoreHandle_t ssd1306_dma_sem;

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == SSD1306_I2C_PORT.Instance) {
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	4b06      	ldr	r3, [pc, #24]	@ (8003098 <HAL_I2C_MemTxCpltCallback+0x28>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	429a      	cmp	r2, r3
 8003082:	d102      	bne.n	800308a <HAL_I2C_MemTxCpltCallback+0x1a>
        SSD1306_DMA_Ready = 1;
 8003084:	4b05      	ldr	r3, [pc, #20]	@ (800309c <HAL_I2C_MemTxCpltCallback+0x2c>)
 8003086:	2201      	movs	r2, #1
 8003088:	701a      	strb	r2, [r3, #0]
    }
}
 800308a:	bf00      	nop
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	2000031c 	.word	0x2000031c
 800309c:	20000104 	.word	0x20000104

080030a0 <ssd1306_Reset>:

void ssd1306_Reset(void) {
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
    /* pour I2C - rien  faire */
}
 80030a4:	bf00      	nop
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
	...

080030b0 <ssd1306_WriteCommand>:

void ssd1306_WriteCommand(uint8_t byte) {
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af04      	add	r7, sp, #16
 80030b6:	4603      	mov	r3, r0
 80030b8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80030ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80030be:	9302      	str	r3, [sp, #8]
 80030c0:	2301      	movs	r3, #1
 80030c2:	9301      	str	r3, [sp, #4]
 80030c4:	1dfb      	adds	r3, r7, #7
 80030c6:	9300      	str	r3, [sp, #0]
 80030c8:	2301      	movs	r3, #1
 80030ca:	2200      	movs	r2, #0
 80030cc:	2178      	movs	r1, #120	@ 0x78
 80030ce:	4803      	ldr	r0, [pc, #12]	@ (80030dc <ssd1306_WriteCommand+0x2c>)
 80030d0:	f001 fb14 	bl	80046fc <HAL_I2C_Mem_Write>
}
 80030d4:	bf00      	nop
 80030d6:	3708      	adds	r7, #8
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	2000031c 	.word	0x2000031c

080030e0 <ssd1306_UpdateScreen>:
                          0x40, 1,
                          SSD1306_Buffer_Backup,
                          buff_size);
}

void ssd1306_UpdateScreen(void) {
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af02      	add	r7, sp, #8
    if (!SSD1306_DMA_Ready) return;
 80030e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003158 <ssd1306_UpdateScreen+0x78>)
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d02e      	beq.n	800314e <ssd1306_UpdateScreen+0x6e>
    SSD1306_DMA_Ready = 0;
 80030f0:	4b19      	ldr	r3, [pc, #100]	@ (8003158 <ssd1306_UpdateScreen+0x78>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 80030f6:	2300      	movs	r3, #0
 80030f8:	71fb      	strb	r3, [r7, #7]
 80030fa:	e024      	b.n	8003146 <ssd1306_UpdateScreen+0x66>
        ssd1306_WriteCommand(0xB0 + i);
 80030fc:	79fb      	ldrb	r3, [r7, #7]
 80030fe:	3b50      	subs	r3, #80	@ 0x50
 8003100:	b2db      	uxtb	r3, r3
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff ffd4 	bl	80030b0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8003108:	2000      	movs	r0, #0
 800310a:	f7ff ffd1 	bl	80030b0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 800310e:	2010      	movs	r0, #16
 8003110:	f7ff ffce 	bl	80030b0 <ssd1306_WriteCommand>

        SSD1306_DMA_Ready = 0; // mettre avant de lancer le DMA
 8003114:	4b10      	ldr	r3, [pc, #64]	@ (8003158 <ssd1306_UpdateScreen+0x78>)
 8003116:	2200      	movs	r2, #0
 8003118:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR,
                              0x40, 1,
                              &SSD1306_Buffer[SSD1306_WIDTH * i],
 800311a:	79fb      	ldrb	r3, [r7, #7]
 800311c:	01db      	lsls	r3, r3, #7
        HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR,
 800311e:	4a0f      	ldr	r2, [pc, #60]	@ (800315c <ssd1306_UpdateScreen+0x7c>)
 8003120:	4413      	add	r3, r2
 8003122:	2280      	movs	r2, #128	@ 0x80
 8003124:	9201      	str	r2, [sp, #4]
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	2301      	movs	r3, #1
 800312a:	2240      	movs	r2, #64	@ 0x40
 800312c:	2178      	movs	r1, #120	@ 0x78
 800312e:	480c      	ldr	r0, [pc, #48]	@ (8003160 <ssd1306_UpdateScreen+0x80>)
 8003130:	f001 fbf8 	bl	8004924 <HAL_I2C_Mem_Write_DMA>
                              SSD1306_WIDTH);
        while (!SSD1306_DMA_Ready);
 8003134:	bf00      	nop
 8003136:	4b08      	ldr	r3, [pc, #32]	@ (8003158 <ssd1306_UpdateScreen+0x78>)
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	b2db      	uxtb	r3, r3
 800313c:	2b00      	cmp	r3, #0
 800313e:	d0fa      	beq.n	8003136 <ssd1306_UpdateScreen+0x56>
    for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 8003140:	79fb      	ldrb	r3, [r7, #7]
 8003142:	3301      	adds	r3, #1
 8003144:	71fb      	strb	r3, [r7, #7]
 8003146:	79fb      	ldrb	r3, [r7, #7]
 8003148:	2b07      	cmp	r3, #7
 800314a:	d9d7      	bls.n	80030fc <ssd1306_UpdateScreen+0x1c>
 800314c:	e000      	b.n	8003150 <ssd1306_UpdateScreen+0x70>
    if (!SSD1306_DMA_Ready) return;
 800314e:	bf00      	nop
    }
}
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	20000104 	.word	0x20000104
 800315c:	200007e0 	.word	0x200007e0
 8003160:	2000031c 	.word	0x2000031c

08003164 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003168:	f7ff ff9a 	bl	80030a0 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800316c:	2064      	movs	r0, #100	@ 0x64
 800316e:	f000 facd 	bl	800370c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003172:	2000      	movs	r0, #0
 8003174:	f000 fa76 	bl	8003664 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003178:	2020      	movs	r0, #32
 800317a:	f7ff ff99 	bl	80030b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800317e:	2000      	movs	r0, #0
 8003180:	f7ff ff96 	bl	80030b0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003184:	20b0      	movs	r0, #176	@ 0xb0
 8003186:	f7ff ff93 	bl	80030b0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800318a:	20c8      	movs	r0, #200	@ 0xc8
 800318c:	f7ff ff90 	bl	80030b0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003190:	2000      	movs	r0, #0
 8003192:	f7ff ff8d 	bl	80030b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8003196:	2010      	movs	r0, #16
 8003198:	f7ff ff8a 	bl	80030b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800319c:	2040      	movs	r0, #64	@ 0x40
 800319e:	f7ff ff87 	bl	80030b0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80031a2:	20ff      	movs	r0, #255	@ 0xff
 80031a4:	f000 fa4b 	bl	800363e <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80031a8:	20a1      	movs	r0, #161	@ 0xa1
 80031aa:	f7ff ff81 	bl	80030b0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80031ae:	20a6      	movs	r0, #166	@ 0xa6
 80031b0:	f7ff ff7e 	bl	80030b0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80031b4:	20a8      	movs	r0, #168	@ 0xa8
 80031b6:	f7ff ff7b 	bl	80030b0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80031ba:	203f      	movs	r0, #63	@ 0x3f
 80031bc:	f7ff ff78 	bl	80030b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80031c0:	20a4      	movs	r0, #164	@ 0xa4
 80031c2:	f7ff ff75 	bl	80030b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80031c6:	20d3      	movs	r0, #211	@ 0xd3
 80031c8:	f7ff ff72 	bl	80030b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80031cc:	2000      	movs	r0, #0
 80031ce:	f7ff ff6f 	bl	80030b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80031d2:	20d5      	movs	r0, #213	@ 0xd5
 80031d4:	f7ff ff6c 	bl	80030b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80031d8:	20f0      	movs	r0, #240	@ 0xf0
 80031da:	f7ff ff69 	bl	80030b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80031de:	20d9      	movs	r0, #217	@ 0xd9
 80031e0:	f7ff ff66 	bl	80030b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80031e4:	2022      	movs	r0, #34	@ 0x22
 80031e6:	f7ff ff63 	bl	80030b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80031ea:	20da      	movs	r0, #218	@ 0xda
 80031ec:	f7ff ff60 	bl	80030b0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80031f0:	2012      	movs	r0, #18
 80031f2:	f7ff ff5d 	bl	80030b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80031f6:	20db      	movs	r0, #219	@ 0xdb
 80031f8:	f7ff ff5a 	bl	80030b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80031fc:	2020      	movs	r0, #32
 80031fe:	f7ff ff57 	bl	80030b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003202:	208d      	movs	r0, #141	@ 0x8d
 8003204:	f7ff ff54 	bl	80030b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003208:	2014      	movs	r0, #20
 800320a:	f7ff ff51 	bl	80030b0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800320e:	2001      	movs	r0, #1
 8003210:	f000 fa28 	bl	8003664 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003214:	2000      	movs	r0, #0
 8003216:	f000 f80f 	bl	8003238 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800321a:	f7ff ff61 	bl	80030e0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800321e:	4b05      	ldr	r3, [pc, #20]	@ (8003234 <ssd1306_Init+0xd0>)
 8003220:	2200      	movs	r2, #0
 8003222:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003224:	4b03      	ldr	r3, [pc, #12]	@ (8003234 <ssd1306_Init+0xd0>)
 8003226:	2200      	movs	r2, #0
 8003228:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800322a:	4b02      	ldr	r3, [pc, #8]	@ (8003234 <ssd1306_Init+0xd0>)
 800322c:	2201      	movs	r2, #1
 800322e:	711a      	strb	r2, [r3, #4]
}
 8003230:	bf00      	nop
 8003232:	bd80      	pop	{r7, pc}
 8003234:	20000be0 	.word	0x20000be0

08003238 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	4603      	mov	r3, r0
 8003240:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003242:	79fb      	ldrb	r3, [r7, #7]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <ssd1306_Fill+0x14>
 8003248:	2300      	movs	r3, #0
 800324a:	e000      	b.n	800324e <ssd1306_Fill+0x16>
 800324c:	23ff      	movs	r3, #255	@ 0xff
 800324e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003252:	4619      	mov	r1, r3
 8003254:	4803      	ldr	r0, [pc, #12]	@ (8003264 <ssd1306_Fill+0x2c>)
 8003256:	f009 fb23 	bl	800c8a0 <memset>
}
 800325a:	bf00      	nop
 800325c:	3708      	adds	r7, #8
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	200007e0 	.word	0x200007e0

08003268 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
 8003272:	460b      	mov	r3, r1
 8003274:	71bb      	strb	r3, [r7, #6]
 8003276:	4613      	mov	r3, r2
 8003278:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800327a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327e:	2b00      	cmp	r3, #0
 8003280:	db3d      	blt.n	80032fe <ssd1306_DrawPixel+0x96>
 8003282:	79bb      	ldrb	r3, [r7, #6]
 8003284:	2b3f      	cmp	r3, #63	@ 0x3f
 8003286:	d83a      	bhi.n	80032fe <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003288:	797b      	ldrb	r3, [r7, #5]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d11a      	bne.n	80032c4 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800328e:	79fa      	ldrb	r2, [r7, #7]
 8003290:	79bb      	ldrb	r3, [r7, #6]
 8003292:	08db      	lsrs	r3, r3, #3
 8003294:	b2d8      	uxtb	r0, r3
 8003296:	4603      	mov	r3, r0
 8003298:	01db      	lsls	r3, r3, #7
 800329a:	4413      	add	r3, r2
 800329c:	4a1b      	ldr	r2, [pc, #108]	@ (800330c <ssd1306_DrawPixel+0xa4>)
 800329e:	5cd3      	ldrb	r3, [r2, r3]
 80032a0:	b25a      	sxtb	r2, r3
 80032a2:	79bb      	ldrb	r3, [r7, #6]
 80032a4:	f003 0307 	and.w	r3, r3, #7
 80032a8:	2101      	movs	r1, #1
 80032aa:	fa01 f303 	lsl.w	r3, r1, r3
 80032ae:	b25b      	sxtb	r3, r3
 80032b0:	4313      	orrs	r3, r2
 80032b2:	b259      	sxtb	r1, r3
 80032b4:	79fa      	ldrb	r2, [r7, #7]
 80032b6:	4603      	mov	r3, r0
 80032b8:	01db      	lsls	r3, r3, #7
 80032ba:	4413      	add	r3, r2
 80032bc:	b2c9      	uxtb	r1, r1
 80032be:	4a13      	ldr	r2, [pc, #76]	@ (800330c <ssd1306_DrawPixel+0xa4>)
 80032c0:	54d1      	strb	r1, [r2, r3]
 80032c2:	e01d      	b.n	8003300 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80032c4:	79fa      	ldrb	r2, [r7, #7]
 80032c6:	79bb      	ldrb	r3, [r7, #6]
 80032c8:	08db      	lsrs	r3, r3, #3
 80032ca:	b2d8      	uxtb	r0, r3
 80032cc:	4603      	mov	r3, r0
 80032ce:	01db      	lsls	r3, r3, #7
 80032d0:	4413      	add	r3, r2
 80032d2:	4a0e      	ldr	r2, [pc, #56]	@ (800330c <ssd1306_DrawPixel+0xa4>)
 80032d4:	5cd3      	ldrb	r3, [r2, r3]
 80032d6:	b25a      	sxtb	r2, r3
 80032d8:	79bb      	ldrb	r3, [r7, #6]
 80032da:	f003 0307 	and.w	r3, r3, #7
 80032de:	2101      	movs	r1, #1
 80032e0:	fa01 f303 	lsl.w	r3, r1, r3
 80032e4:	b25b      	sxtb	r3, r3
 80032e6:	43db      	mvns	r3, r3
 80032e8:	b25b      	sxtb	r3, r3
 80032ea:	4013      	ands	r3, r2
 80032ec:	b259      	sxtb	r1, r3
 80032ee:	79fa      	ldrb	r2, [r7, #7]
 80032f0:	4603      	mov	r3, r0
 80032f2:	01db      	lsls	r3, r3, #7
 80032f4:	4413      	add	r3, r2
 80032f6:	b2c9      	uxtb	r1, r1
 80032f8:	4a04      	ldr	r2, [pc, #16]	@ (800330c <ssd1306_DrawPixel+0xa4>)
 80032fa:	54d1      	strb	r1, [r2, r3]
 80032fc:	e000      	b.n	8003300 <ssd1306_DrawPixel+0x98>
        return;
 80032fe:	bf00      	nop
    }
}
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	200007e0 	.word	0x200007e0

08003310 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003310:	b590      	push	{r4, r7, lr}
 8003312:	b089      	sub	sp, #36	@ 0x24
 8003314:	af00      	add	r7, sp, #0
 8003316:	4604      	mov	r4, r0
 8003318:	4638      	mov	r0, r7
 800331a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800331e:	4623      	mov	r3, r4
 8003320:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003322:	7bfb      	ldrb	r3, [r7, #15]
 8003324:	2b1f      	cmp	r3, #31
 8003326:	d902      	bls.n	800332e <ssd1306_WriteChar+0x1e>
 8003328:	7bfb      	ldrb	r3, [r7, #15]
 800332a:	2b7e      	cmp	r3, #126	@ 0x7e
 800332c:	d901      	bls.n	8003332 <ssd1306_WriteChar+0x22>
        return 0;
 800332e:	2300      	movs	r3, #0
 8003330:	e079      	b.n	8003426 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d005      	beq.n	8003344 <ssd1306_WriteChar+0x34>
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	7bfb      	ldrb	r3, [r7, #15]
 800333c:	3b20      	subs	r3, #32
 800333e:	4413      	add	r3, r2
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	e000      	b.n	8003346 <ssd1306_WriteChar+0x36>
 8003344:	783b      	ldrb	r3, [r7, #0]
 8003346:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003348:	4b39      	ldr	r3, [pc, #228]	@ (8003430 <ssd1306_WriteChar+0x120>)
 800334a:	881b      	ldrh	r3, [r3, #0]
 800334c:	461a      	mov	r2, r3
 800334e:	7dfb      	ldrb	r3, [r7, #23]
 8003350:	4413      	add	r3, r2
 8003352:	2b80      	cmp	r3, #128	@ 0x80
 8003354:	dc06      	bgt.n	8003364 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8003356:	4b36      	ldr	r3, [pc, #216]	@ (8003430 <ssd1306_WriteChar+0x120>)
 8003358:	885b      	ldrh	r3, [r3, #2]
 800335a:	461a      	mov	r2, r3
 800335c:	787b      	ldrb	r3, [r7, #1]
 800335e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003360:	2b40      	cmp	r3, #64	@ 0x40
 8003362:	dd01      	ble.n	8003368 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8003364:	2300      	movs	r3, #0
 8003366:	e05e      	b.n	8003426 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8003368:	2300      	movs	r3, #0
 800336a:	61fb      	str	r3, [r7, #28]
 800336c:	e04d      	b.n	800340a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	7bfb      	ldrb	r3, [r7, #15]
 8003372:	3b20      	subs	r3, #32
 8003374:	7879      	ldrb	r1, [r7, #1]
 8003376:	fb01 f303 	mul.w	r3, r1, r3
 800337a:	4619      	mov	r1, r3
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	440b      	add	r3, r1
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	4413      	add	r3, r2
 8003384:	881b      	ldrh	r3, [r3, #0]
 8003386:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8003388:	2300      	movs	r3, #0
 800338a:	61bb      	str	r3, [r7, #24]
 800338c:	e036      	b.n	80033fc <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	fa02 f303 	lsl.w	r3, r2, r3
 8003396:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d013      	beq.n	80033c6 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800339e:	4b24      	ldr	r3, [pc, #144]	@ (8003430 <ssd1306_WriteChar+0x120>)
 80033a0:	881b      	ldrh	r3, [r3, #0]
 80033a2:	b2da      	uxtb	r2, r3
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	4413      	add	r3, r2
 80033aa:	b2d8      	uxtb	r0, r3
 80033ac:	4b20      	ldr	r3, [pc, #128]	@ (8003430 <ssd1306_WriteChar+0x120>)
 80033ae:	885b      	ldrh	r3, [r3, #2]
 80033b0:	b2da      	uxtb	r2, r3
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	4413      	add	r3, r2
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80033be:	4619      	mov	r1, r3
 80033c0:	f7ff ff52 	bl	8003268 <ssd1306_DrawPixel>
 80033c4:	e017      	b.n	80033f6 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80033c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003430 <ssd1306_WriteChar+0x120>)
 80033c8:	881b      	ldrh	r3, [r3, #0]
 80033ca:	b2da      	uxtb	r2, r3
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	4413      	add	r3, r2
 80033d2:	b2d8      	uxtb	r0, r3
 80033d4:	4b16      	ldr	r3, [pc, #88]	@ (8003430 <ssd1306_WriteChar+0x120>)
 80033d6:	885b      	ldrh	r3, [r3, #2]
 80033d8:	b2da      	uxtb	r2, r3
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	4413      	add	r3, r2
 80033e0:	b2d9      	uxtb	r1, r3
 80033e2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	bf0c      	ite	eq
 80033ea:	2301      	moveq	r3, #1
 80033ec:	2300      	movne	r3, #0
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	461a      	mov	r2, r3
 80033f2:	f7ff ff39 	bl	8003268 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	3301      	adds	r3, #1
 80033fa:	61bb      	str	r3, [r7, #24]
 80033fc:	7dfb      	ldrb	r3, [r7, #23]
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	429a      	cmp	r2, r3
 8003402:	d3c4      	bcc.n	800338e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	3301      	adds	r3, #1
 8003408:	61fb      	str	r3, [r7, #28]
 800340a:	787b      	ldrb	r3, [r7, #1]
 800340c:	461a      	mov	r2, r3
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	4293      	cmp	r3, r2
 8003412:	d3ac      	bcc.n	800336e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003414:	4b06      	ldr	r3, [pc, #24]	@ (8003430 <ssd1306_WriteChar+0x120>)
 8003416:	881a      	ldrh	r2, [r3, #0]
 8003418:	7dfb      	ldrb	r3, [r7, #23]
 800341a:	b29b      	uxth	r3, r3
 800341c:	4413      	add	r3, r2
 800341e:	b29a      	uxth	r2, r3
 8003420:	4b03      	ldr	r3, [pc, #12]	@ (8003430 <ssd1306_WriteChar+0x120>)
 8003422:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003424:	7bfb      	ldrb	r3, [r7, #15]
}
 8003426:	4618      	mov	r0, r3
 8003428:	3724      	adds	r7, #36	@ 0x24
 800342a:	46bd      	mov	sp, r7
 800342c:	bd90      	pop	{r4, r7, pc}
 800342e:	bf00      	nop
 8003430:	20000be0 	.word	0x20000be0

08003434 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af02      	add	r7, sp, #8
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	4638      	mov	r0, r7
 800343e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8003442:	e013      	b.n	800346c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	7818      	ldrb	r0, [r3, #0]
 8003448:	7e3b      	ldrb	r3, [r7, #24]
 800344a:	9300      	str	r3, [sp, #0]
 800344c:	463b      	mov	r3, r7
 800344e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003450:	f7ff ff5e 	bl	8003310 <ssd1306_WriteChar>
 8003454:	4603      	mov	r3, r0
 8003456:	461a      	mov	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	429a      	cmp	r2, r3
 800345e:	d002      	beq.n	8003466 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	e008      	b.n	8003478 <ssd1306_WriteString+0x44>
        }
        str++;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	3301      	adds	r3, #1
 800346a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1e7      	bne.n	8003444 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	781b      	ldrb	r3, [r3, #0]
}
 8003478:	4618      	mov	r0, r3
 800347a:	3710      	adds	r7, #16
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	4603      	mov	r3, r0
 8003488:	460a      	mov	r2, r1
 800348a:	71fb      	strb	r3, [r7, #7]
 800348c:	4613      	mov	r3, r2
 800348e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003490:	79fb      	ldrb	r3, [r7, #7]
 8003492:	b29a      	uxth	r2, r3
 8003494:	4b05      	ldr	r3, [pc, #20]	@ (80034ac <ssd1306_SetCursor+0x2c>)
 8003496:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003498:	79bb      	ldrb	r3, [r7, #6]
 800349a:	b29a      	uxth	r2, r3
 800349c:	4b03      	ldr	r3, [pc, #12]	@ (80034ac <ssd1306_SetCursor+0x2c>)
 800349e:	805a      	strh	r2, [r3, #2]
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	20000be0 	.word	0x20000be0

080034b0 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80034b0:	b590      	push	{r4, r7, lr}
 80034b2:	b089      	sub	sp, #36	@ 0x24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	4604      	mov	r4, r0
 80034b8:	4608      	mov	r0, r1
 80034ba:	4611      	mov	r1, r2
 80034bc:	461a      	mov	r2, r3
 80034be:	4623      	mov	r3, r4
 80034c0:	71fb      	strb	r3, [r7, #7]
 80034c2:	4603      	mov	r3, r0
 80034c4:	71bb      	strb	r3, [r7, #6]
 80034c6:	460b      	mov	r3, r1
 80034c8:	717b      	strb	r3, [r7, #5]
 80034ca:	4613      	mov	r3, r2
 80034cc:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 80034ce:	797a      	ldrb	r2, [r7, #5]
 80034d0:	79fb      	ldrb	r3, [r7, #7]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bfb8      	it	lt
 80034d8:	425b      	neglt	r3, r3
 80034da:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 80034dc:	793a      	ldrb	r2, [r7, #4]
 80034de:	79bb      	ldrb	r3, [r7, #6]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	bfb8      	it	lt
 80034e6:	425b      	neglt	r3, r3
 80034e8:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 80034ea:	79fa      	ldrb	r2, [r7, #7]
 80034ec:	797b      	ldrb	r3, [r7, #5]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d201      	bcs.n	80034f6 <ssd1306_Line+0x46>
 80034f2:	2301      	movs	r3, #1
 80034f4:	e001      	b.n	80034fa <ssd1306_Line+0x4a>
 80034f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034fa:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 80034fc:	79ba      	ldrb	r2, [r7, #6]
 80034fe:	793b      	ldrb	r3, [r7, #4]
 8003500:	429a      	cmp	r2, r3
 8003502:	d201      	bcs.n	8003508 <ssd1306_Line+0x58>
 8003504:	2301      	movs	r3, #1
 8003506:	e001      	b.n	800350c <ssd1306_Line+0x5c>
 8003508:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800350c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8003516:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800351a:	7939      	ldrb	r1, [r7, #4]
 800351c:	797b      	ldrb	r3, [r7, #5]
 800351e:	4618      	mov	r0, r3
 8003520:	f7ff fea2 	bl	8003268 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8003524:	e024      	b.n	8003570 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8003526:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800352a:	79b9      	ldrb	r1, [r7, #6]
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	4618      	mov	r0, r3
 8003530:	f7ff fe9a 	bl	8003268 <ssd1306_DrawPixel>
        error2 = error * 2;
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	425b      	negs	r3, r3
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	429a      	cmp	r2, r3
 8003542:	dd08      	ble.n	8003556 <ssd1306_Line+0xa6>
            error -= deltaY;
 8003544:	69fa      	ldr	r2, [r7, #28]
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	b2da      	uxtb	r2, r3
 8003550:	79fb      	ldrb	r3, [r7, #7]
 8003552:	4413      	add	r3, r2
 8003554:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8003556:	68ba      	ldr	r2, [r7, #8]
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	429a      	cmp	r2, r3
 800355c:	da08      	bge.n	8003570 <ssd1306_Line+0xc0>
            error += deltaX;
 800355e:	69fa      	ldr	r2, [r7, #28]
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	4413      	add	r3, r2
 8003564:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	b2da      	uxtb	r2, r3
 800356a:	79bb      	ldrb	r3, [r7, #6]
 800356c:	4413      	add	r3, r2
 800356e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8003570:	79fa      	ldrb	r2, [r7, #7]
 8003572:	797b      	ldrb	r3, [r7, #5]
 8003574:	429a      	cmp	r2, r3
 8003576:	d1d6      	bne.n	8003526 <ssd1306_Line+0x76>
 8003578:	79ba      	ldrb	r2, [r7, #6]
 800357a:	793b      	ldrb	r3, [r7, #4]
 800357c:	429a      	cmp	r2, r3
 800357e:	d1d2      	bne.n	8003526 <ssd1306_Line+0x76>
        }
    }
    return;
 8003580:	bf00      	nop
}
 8003582:	3724      	adds	r7, #36	@ 0x24
 8003584:	46bd      	mov	sp, r7
 8003586:	bd90      	pop	{r4, r7, pc}

08003588 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	603a      	str	r2, [r7, #0]
 8003590:	461a      	mov	r2, r3
 8003592:	4603      	mov	r3, r0
 8003594:	71fb      	strb	r3, [r7, #7]
 8003596:	460b      	mov	r3, r1
 8003598:	71bb      	strb	r3, [r7, #6]
 800359a:	4613      	mov	r3, r2
 800359c:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800359e:	797b      	ldrb	r3, [r7, #5]
 80035a0:	3307      	adds	r3, #7
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	da00      	bge.n	80035a8 <ssd1306_DrawBitmap+0x20>
 80035a6:	3307      	adds	r3, #7
 80035a8:	10db      	asrs	r3, r3, #3
 80035aa:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 80035ac:	2300      	movs	r3, #0
 80035ae:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80035b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	db3e      	blt.n	8003636 <ssd1306_DrawBitmap+0xae>
 80035b8:	79bb      	ldrb	r3, [r7, #6]
 80035ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80035bc:	d83b      	bhi.n	8003636 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80035be:	2300      	movs	r3, #0
 80035c0:	73bb      	strb	r3, [r7, #14]
 80035c2:	e033      	b.n	800362c <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 80035c4:	2300      	movs	r3, #0
 80035c6:	737b      	strb	r3, [r7, #13]
 80035c8:	e026      	b.n	8003618 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 80035ca:	7b7b      	ldrb	r3, [r7, #13]
 80035cc:	f003 0307 	and.w	r3, r3, #7
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d003      	beq.n	80035dc <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	73fb      	strb	r3, [r7, #15]
 80035da:	e00d      	b.n	80035f8 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80035dc:	7bbb      	ldrb	r3, [r7, #14]
 80035de:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80035e2:	fb02 f303 	mul.w	r3, r2, r3
 80035e6:	7b7a      	ldrb	r2, [r7, #13]
 80035e8:	08d2      	lsrs	r2, r2, #3
 80035ea:	b2d2      	uxtb	r2, r2
 80035ec:	4413      	add	r3, r2
 80035ee:	461a      	mov	r2, r3
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	4413      	add	r3, r2
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 80035f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	da08      	bge.n	8003612 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8003600:	79fa      	ldrb	r2, [r7, #7]
 8003602:	7b7b      	ldrb	r3, [r7, #13]
 8003604:	4413      	add	r3, r2
 8003606:	b2db      	uxtb	r3, r3
 8003608:	7f3a      	ldrb	r2, [r7, #28]
 800360a:	79b9      	ldrb	r1, [r7, #6]
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff fe2b 	bl	8003268 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8003612:	7b7b      	ldrb	r3, [r7, #13]
 8003614:	3301      	adds	r3, #1
 8003616:	737b      	strb	r3, [r7, #13]
 8003618:	7b7a      	ldrb	r2, [r7, #13]
 800361a:	797b      	ldrb	r3, [r7, #5]
 800361c:	429a      	cmp	r2, r3
 800361e:	d3d4      	bcc.n	80035ca <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8003620:	7bbb      	ldrb	r3, [r7, #14]
 8003622:	3301      	adds	r3, #1
 8003624:	73bb      	strb	r3, [r7, #14]
 8003626:	79bb      	ldrb	r3, [r7, #6]
 8003628:	3301      	adds	r3, #1
 800362a:	71bb      	strb	r3, [r7, #6]
 800362c:	7bba      	ldrb	r2, [r7, #14]
 800362e:	7e3b      	ldrb	r3, [r7, #24]
 8003630:	429a      	cmp	r2, r3
 8003632:	d3c7      	bcc.n	80035c4 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8003634:	e000      	b.n	8003638 <ssd1306_DrawBitmap+0xb0>
        return;
 8003636:	bf00      	nop
}
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 800363e:	b580      	push	{r7, lr}
 8003640:	b084      	sub	sp, #16
 8003642:	af00      	add	r7, sp, #0
 8003644:	4603      	mov	r3, r0
 8003646:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003648:	2381      	movs	r3, #129	@ 0x81
 800364a:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800364c:	7bfb      	ldrb	r3, [r7, #15]
 800364e:	4618      	mov	r0, r3
 8003650:	f7ff fd2e 	bl	80030b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003654:	79fb      	ldrb	r3, [r7, #7]
 8003656:	4618      	mov	r0, r3
 8003658:	f7ff fd2a 	bl	80030b0 <ssd1306_WriteCommand>
}
 800365c:	bf00      	nop
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	4603      	mov	r3, r0
 800366c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800366e:	79fb      	ldrb	r3, [r7, #7]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d005      	beq.n	8003680 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003674:	23af      	movs	r3, #175	@ 0xaf
 8003676:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003678:	4b08      	ldr	r3, [pc, #32]	@ (800369c <ssd1306_SetDisplayOn+0x38>)
 800367a:	2201      	movs	r2, #1
 800367c:	715a      	strb	r2, [r3, #5]
 800367e:	e004      	b.n	800368a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003680:	23ae      	movs	r3, #174	@ 0xae
 8003682:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003684:	4b05      	ldr	r3, [pc, #20]	@ (800369c <ssd1306_SetDisplayOn+0x38>)
 8003686:	2200      	movs	r2, #0
 8003688:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800368a:	7bfb      	ldrb	r3, [r7, #15]
 800368c:	4618      	mov	r0, r3
 800368e:	f7ff fd0f 	bl	80030b0 <ssd1306_WriteCommand>
}
 8003692:	bf00      	nop
 8003694:	3710      	adds	r7, #16
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	20000be0 	.word	0x20000be0

080036a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80036a6:	2300      	movs	r3, #0
 80036a8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036aa:	2003      	movs	r0, #3
 80036ac:	f000 f8fd 	bl	80038aa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80036b0:	200f      	movs	r0, #15
 80036b2:	f7fe fd07 	bl	80020c4 <HAL_InitTick>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d002      	beq.n	80036c2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	71fb      	strb	r3, [r7, #7]
 80036c0:	e001      	b.n	80036c6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80036c2:	f7fe fcb5 	bl	8002030 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80036c6:	79fb      	ldrb	r3, [r7, #7]

}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3708      	adds	r7, #8
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036d4:	4b05      	ldr	r3, [pc, #20]	@ (80036ec <HAL_IncTick+0x1c>)
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	4b05      	ldr	r3, [pc, #20]	@ (80036f0 <HAL_IncTick+0x20>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4413      	add	r3, r2
 80036de:	4a03      	ldr	r2, [pc, #12]	@ (80036ec <HAL_IncTick+0x1c>)
 80036e0:	6013      	str	r3, [r2, #0]
}
 80036e2:	bf00      	nop
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr
 80036ec:	20000be8 	.word	0x20000be8
 80036f0:	2000010c 	.word	0x2000010c

080036f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  return uwTick;
 80036f8:	4b03      	ldr	r3, [pc, #12]	@ (8003708 <HAL_GetTick+0x14>)
 80036fa:	681b      	ldr	r3, [r3, #0]
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	20000be8 	.word	0x20000be8

0800370c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003714:	f7ff ffee 	bl	80036f4 <HAL_GetTick>
 8003718:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003724:	d004      	beq.n	8003730 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003726:	4b09      	ldr	r3, [pc, #36]	@ (800374c <HAL_Delay+0x40>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	4413      	add	r3, r2
 800372e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003730:	bf00      	nop
 8003732:	f7ff ffdf 	bl	80036f4 <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	429a      	cmp	r2, r3
 8003740:	d8f7      	bhi.n	8003732 <HAL_Delay+0x26>
  {
  }
}
 8003742:	bf00      	nop
 8003744:	bf00      	nop
 8003746:	3710      	adds	r7, #16
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	2000010c 	.word	0x2000010c

08003750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f003 0307 	and.w	r3, r3, #7
 800375e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003760:	4b0c      	ldr	r3, [pc, #48]	@ (8003794 <__NVIC_SetPriorityGrouping+0x44>)
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003766:	68ba      	ldr	r2, [r7, #8]
 8003768:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800376c:	4013      	ands	r3, r2
 800376e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003778:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800377c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003782:	4a04      	ldr	r2, [pc, #16]	@ (8003794 <__NVIC_SetPriorityGrouping+0x44>)
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	60d3      	str	r3, [r2, #12]
}
 8003788:	bf00      	nop
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	e000ed00 	.word	0xe000ed00

08003798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800379c:	4b04      	ldr	r3, [pc, #16]	@ (80037b0 <__NVIC_GetPriorityGrouping+0x18>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	0a1b      	lsrs	r3, r3, #8
 80037a2:	f003 0307 	and.w	r3, r3, #7
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	e000ed00 	.word	0xe000ed00

080037b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	4603      	mov	r3, r0
 80037bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	db0b      	blt.n	80037de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	f003 021f 	and.w	r2, r3, #31
 80037cc:	4907      	ldr	r1, [pc, #28]	@ (80037ec <__NVIC_EnableIRQ+0x38>)
 80037ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d2:	095b      	lsrs	r3, r3, #5
 80037d4:	2001      	movs	r0, #1
 80037d6:	fa00 f202 	lsl.w	r2, r0, r2
 80037da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	e000e100 	.word	0xe000e100

080037f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	6039      	str	r1, [r7, #0]
 80037fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003800:	2b00      	cmp	r3, #0
 8003802:	db0a      	blt.n	800381a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	b2da      	uxtb	r2, r3
 8003808:	490c      	ldr	r1, [pc, #48]	@ (800383c <__NVIC_SetPriority+0x4c>)
 800380a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380e:	0112      	lsls	r2, r2, #4
 8003810:	b2d2      	uxtb	r2, r2
 8003812:	440b      	add	r3, r1
 8003814:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003818:	e00a      	b.n	8003830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	b2da      	uxtb	r2, r3
 800381e:	4908      	ldr	r1, [pc, #32]	@ (8003840 <__NVIC_SetPriority+0x50>)
 8003820:	79fb      	ldrb	r3, [r7, #7]
 8003822:	f003 030f 	and.w	r3, r3, #15
 8003826:	3b04      	subs	r3, #4
 8003828:	0112      	lsls	r2, r2, #4
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	440b      	add	r3, r1
 800382e:	761a      	strb	r2, [r3, #24]
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	e000e100 	.word	0xe000e100
 8003840:	e000ed00 	.word	0xe000ed00

08003844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003844:	b480      	push	{r7}
 8003846:	b089      	sub	sp, #36	@ 0x24
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f003 0307 	and.w	r3, r3, #7
 8003856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	f1c3 0307 	rsb	r3, r3, #7
 800385e:	2b04      	cmp	r3, #4
 8003860:	bf28      	it	cs
 8003862:	2304      	movcs	r3, #4
 8003864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	3304      	adds	r3, #4
 800386a:	2b06      	cmp	r3, #6
 800386c:	d902      	bls.n	8003874 <NVIC_EncodePriority+0x30>
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	3b03      	subs	r3, #3
 8003872:	e000      	b.n	8003876 <NVIC_EncodePriority+0x32>
 8003874:	2300      	movs	r3, #0
 8003876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003878:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	43da      	mvns	r2, r3
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	401a      	ands	r2, r3
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800388c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	fa01 f303 	lsl.w	r3, r1, r3
 8003896:	43d9      	mvns	r1, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800389c:	4313      	orrs	r3, r2
         );
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3724      	adds	r7, #36	@ 0x24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr

080038aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b082      	sub	sp, #8
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f7ff ff4c 	bl	8003750 <__NVIC_SetPriorityGrouping>
}
 80038b8:	bf00      	nop
 80038ba:	3708      	adds	r7, #8
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}

080038c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	4603      	mov	r3, r0
 80038c8:	60b9      	str	r1, [r7, #8]
 80038ca:	607a      	str	r2, [r7, #4]
 80038cc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80038ce:	f7ff ff63 	bl	8003798 <__NVIC_GetPriorityGrouping>
 80038d2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038d4:	687a      	ldr	r2, [r7, #4]
 80038d6:	68b9      	ldr	r1, [r7, #8]
 80038d8:	6978      	ldr	r0, [r7, #20]
 80038da:	f7ff ffb3 	bl	8003844 <NVIC_EncodePriority>
 80038de:	4602      	mov	r2, r0
 80038e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038e4:	4611      	mov	r1, r2
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7ff ff82 	bl	80037f0 <__NVIC_SetPriority>
}
 80038ec:	bf00      	nop
 80038ee:	3718      	adds	r7, #24
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	4603      	mov	r3, r0
 80038fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003902:	4618      	mov	r0, r3
 8003904:	f7ff ff56 	bl	80037b4 <__NVIC_EnableIRQ>
}
 8003908:	bf00      	nop
 800390a:	3708      	adds	r7, #8
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e08d      	b.n	8003a3e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	461a      	mov	r2, r3
 8003928:	4b47      	ldr	r3, [pc, #284]	@ (8003a48 <HAL_DMA_Init+0x138>)
 800392a:	429a      	cmp	r2, r3
 800392c:	d80f      	bhi.n	800394e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	461a      	mov	r2, r3
 8003934:	4b45      	ldr	r3, [pc, #276]	@ (8003a4c <HAL_DMA_Init+0x13c>)
 8003936:	4413      	add	r3, r2
 8003938:	4a45      	ldr	r2, [pc, #276]	@ (8003a50 <HAL_DMA_Init+0x140>)
 800393a:	fba2 2303 	umull	r2, r3, r2, r3
 800393e:	091b      	lsrs	r3, r3, #4
 8003940:	009a      	lsls	r2, r3, #2
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a42      	ldr	r2, [pc, #264]	@ (8003a54 <HAL_DMA_Init+0x144>)
 800394a:	641a      	str	r2, [r3, #64]	@ 0x40
 800394c:	e00e      	b.n	800396c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	461a      	mov	r2, r3
 8003954:	4b40      	ldr	r3, [pc, #256]	@ (8003a58 <HAL_DMA_Init+0x148>)
 8003956:	4413      	add	r3, r2
 8003958:	4a3d      	ldr	r2, [pc, #244]	@ (8003a50 <HAL_DMA_Init+0x140>)
 800395a:	fba2 2303 	umull	r2, r3, r2, r3
 800395e:	091b      	lsrs	r3, r3, #4
 8003960:	009a      	lsls	r2, r3, #2
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a3c      	ldr	r2, [pc, #240]	@ (8003a5c <HAL_DMA_Init+0x14c>)
 800396a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2202      	movs	r2, #2
 8003970:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003982:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003986:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003990:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800399c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80039b0:	68fa      	ldr	r2, [r7, #12]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 fa84 	bl	8003ecc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039cc:	d102      	bne.n	80039d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039dc:	b2d2      	uxtb	r2, r2
 80039de:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80039e8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d010      	beq.n	8003a14 <HAL_DMA_Init+0x104>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d80c      	bhi.n	8003a14 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 faa4 	bl	8003f48 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003a10:	605a      	str	r2, [r3, #4]
 8003a12:	e008      	b.n	8003a26 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3710      	adds	r7, #16
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	40020407 	.word	0x40020407
 8003a4c:	bffdfff8 	.word	0xbffdfff8
 8003a50:	cccccccd 	.word	0xcccccccd
 8003a54:	40020000 	.word	0x40020000
 8003a58:	bffdfbf8 	.word	0xbffdfbf8
 8003a5c:	40020400 	.word	0x40020400

08003a60 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
 8003a6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d101      	bne.n	8003a80 <HAL_DMA_Start_IT+0x20>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e066      	b.n	8003b4e <HAL_DMA_Start_IT+0xee>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d155      	bne.n	8003b40 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2202      	movs	r2, #2
 8003a98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 0201 	bic.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	68b9      	ldr	r1, [r7, #8]
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f000 f9c9 	bl	8003e50 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d008      	beq.n	8003ad8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f042 020e 	orr.w	r2, r2, #14
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	e00f      	b.n	8003af8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f022 0204 	bic.w	r2, r2, #4
 8003ae6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f042 020a 	orr.w	r2, r2, #10
 8003af6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d007      	beq.n	8003b16 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b14:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d007      	beq.n	8003b2e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b2c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f042 0201 	orr.w	r2, r2, #1
 8003b3c:	601a      	str	r2, [r3, #0]
 8003b3e:	e005      	b.n	8003b4c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003b48:	2302      	movs	r3, #2
 8003b4a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003b4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3718      	adds	r7, #24
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b56:	b480      	push	{r7}
 8003b58:	b085      	sub	sp, #20
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d005      	beq.n	8003b7a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2204      	movs	r2, #4
 8003b72:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	73fb      	strb	r3, [r7, #15]
 8003b78:	e037      	b.n	8003bea <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f022 020e 	bic.w	r2, r2, #14
 8003b88:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b98:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f022 0201 	bic.w	r2, r2, #1
 8003ba8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bae:	f003 021f 	and.w	r2, r3, #31
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	2101      	movs	r1, #1
 8003bb8:	fa01 f202 	lsl.w	r2, r1, r2
 8003bbc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003bc6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00c      	beq.n	8003bea <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bda:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003bde:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003be8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3714      	adds	r7, #20
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c10:	2300      	movs	r3, #0
 8003c12:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d00d      	beq.n	8003c3c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2204      	movs	r2, #4
 8003c24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	73fb      	strb	r3, [r7, #15]
 8003c3a:	e047      	b.n	8003ccc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 020e 	bic.w	r2, r2, #14
 8003c4a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0201 	bic.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c66:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c6a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c70:	f003 021f 	and.w	r2, r3, #31
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c78:	2101      	movs	r1, #1
 8003c7a:	fa01 f202 	lsl.w	r2, r1, r2
 8003c7e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c88:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d00c      	beq.n	8003cac <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ca0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003caa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d003      	beq.n	8003ccc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	4798      	blx	r3
    }
  }
  return status;
 8003ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b084      	sub	sp, #16
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf2:	f003 031f 	and.w	r3, r3, #31
 8003cf6:	2204      	movs	r2, #4
 8003cf8:	409a      	lsls	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d026      	beq.n	8003d50 <HAL_DMA_IRQHandler+0x7a>
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	f003 0304 	and.w	r3, r3, #4
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d021      	beq.n	8003d50 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0320 	and.w	r3, r3, #32
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d107      	bne.n	8003d2a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f022 0204 	bic.w	r2, r2, #4
 8003d28:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2e:	f003 021f 	and.w	r2, r3, #31
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d36:	2104      	movs	r1, #4
 8003d38:	fa01 f202 	lsl.w	r2, r1, r2
 8003d3c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d071      	beq.n	8003e2a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003d4e:	e06c      	b.n	8003e2a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d54:	f003 031f 	and.w	r3, r3, #31
 8003d58:	2202      	movs	r2, #2
 8003d5a:	409a      	lsls	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	4013      	ands	r3, r2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d02e      	beq.n	8003dc2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d029      	beq.n	8003dc2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0320 	and.w	r3, r3, #32
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d10b      	bne.n	8003d94 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 020a 	bic.w	r2, r2, #10
 8003d8a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d98:	f003 021f 	and.w	r2, r3, #31
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da0:	2102      	movs	r1, #2
 8003da2:	fa01 f202 	lsl.w	r2, r1, r2
 8003da6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d038      	beq.n	8003e2a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003dc0:	e033      	b.n	8003e2a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc6:	f003 031f 	and.w	r3, r3, #31
 8003dca:	2208      	movs	r2, #8
 8003dcc:	409a      	lsls	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d02a      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	f003 0308 	and.w	r3, r3, #8
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d025      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 020e 	bic.w	r2, r2, #14
 8003dee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df4:	f003 021f 	and.w	r2, r3, #31
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfc:	2101      	movs	r1, #1
 8003dfe:	fa01 f202 	lsl.w	r2, r1, r2
 8003e02:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d004      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003e2a:	bf00      	nop
 8003e2c:	bf00      	nop
}
 8003e2e:	3710      	adds	r7, #16
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003e42:	b2db      	uxtb	r3, r3
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b085      	sub	sp, #20
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
 8003e5c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e66:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d004      	beq.n	8003e7a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e74:	68fa      	ldr	r2, [r7, #12]
 8003e76:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003e78:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7e:	f003 021f 	and.w	r2, r3, #31
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e86:	2101      	movs	r1, #1
 8003e88:	fa01 f202 	lsl.w	r2, r1, r2
 8003e8c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	2b10      	cmp	r3, #16
 8003e9c:	d108      	bne.n	8003eb0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003eae:	e007      	b.n	8003ec0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68ba      	ldr	r2, [r7, #8]
 8003eb6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	60da      	str	r2, [r3, #12]
}
 8003ec0:	bf00      	nop
 8003ec2:	3714      	adds	r7, #20
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b087      	sub	sp, #28
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	461a      	mov	r2, r3
 8003eda:	4b16      	ldr	r3, [pc, #88]	@ (8003f34 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d802      	bhi.n	8003ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003ee0:	4b15      	ldr	r3, [pc, #84]	@ (8003f38 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003ee2:	617b      	str	r3, [r7, #20]
 8003ee4:	e001      	b.n	8003eea <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8003ee6:	4b15      	ldr	r3, [pc, #84]	@ (8003f3c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003ee8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	3b08      	subs	r3, #8
 8003ef6:	4a12      	ldr	r2, [pc, #72]	@ (8003f40 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8003efc:	091b      	lsrs	r3, r3, #4
 8003efe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f04:	089b      	lsrs	r3, r3, #2
 8003f06:	009a      	lsls	r2, r3, #2
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a0b      	ldr	r2, [pc, #44]	@ (8003f44 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003f16:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f003 031f 	and.w	r3, r3, #31
 8003f1e:	2201      	movs	r2, #1
 8003f20:	409a      	lsls	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003f26:	bf00      	nop
 8003f28:	371c      	adds	r7, #28
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	40020407 	.word	0x40020407
 8003f38:	40020800 	.word	0x40020800
 8003f3c:	40020820 	.word	0x40020820
 8003f40:	cccccccd 	.word	0xcccccccd
 8003f44:	40020880 	.word	0x40020880

08003f48 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b085      	sub	sp, #20
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003f5c:	4413      	add	r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	461a      	mov	r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a08      	ldr	r2, [pc, #32]	@ (8003f8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003f6a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	f003 031f 	and.w	r3, r3, #31
 8003f74:	2201      	movs	r2, #1
 8003f76:	409a      	lsls	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003f7c:	bf00      	nop
 8003f7e:	3714      	adds	r7, #20
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr
 8003f88:	1000823f 	.word	0x1000823f
 8003f8c:	40020940 	.word	0x40020940

08003f90 <HAL_FLASH_IRQHandler>:
/**
  * @brief  Handle FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
  uint32_t tmp_page;
  uint32_t error;
  FLASH_ProcedureTypeDef procedure;

  /* If the operation is completed, disable the PG, PNB, MER1, MER2 and PER Bit */
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_MER1 | FLASH_CR_PER | FLASH_CR_PNB));
 8003f96:	4b62      	ldr	r3, [pc, #392]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	4a61      	ldr	r2, [pc, #388]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 8003f9c:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8003fa0:	f023 0301 	bic.w	r3, r3, #1
 8003fa4:	6153      	str	r3, [r2, #20]
#if defined (FLASH_OPTR_DBANK)
  CLEAR_BIT(FLASH->CR, FLASH_CR_MER2);
#endif

  /* Disable the FSTPG Bit only if it is the last row programmed */
  if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAM_LAST)
 8003fa6:	4b5f      	ldr	r3, [pc, #380]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8003fa8:	7a1b      	ldrb	r3, [r3, #8]
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2b04      	cmp	r3, #4
 8003fae:	d105      	bne.n	8003fbc <HAL_FLASH_IRQHandler+0x2c>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8003fb0:	4b5b      	ldr	r3, [pc, #364]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	4a5a      	ldr	r2, [pc, #360]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 8003fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fba:	6153      	str	r3, [r2, #20]
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8003fbc:	4b58      	ldr	r3, [pc, #352]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 8003fbe:	691a      	ldr	r2, [r3, #16]
 8003fc0:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	60fb      	str	r3, [r7, #12]

  if (error != 0U)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d040      	beq.n	8004050 <HAL_FLASH_IRQHandler+0xc0>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8003fce:	4b55      	ldr	r3, [pc, #340]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8003fd0:	685a      	ldr	r2, [r3, #4]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	4a53      	ldr	r2, [pc, #332]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8003fd8:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fe0:	d307      	bcc.n	8003ff2 <HAL_FLASH_IRQHandler+0x62>
 8003fe2:	4b4f      	ldr	r3, [pc, #316]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 8003fe4:	699a      	ldr	r2, [r3, #24]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8003fec:	494c      	ldr	r1, [pc, #304]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	618b      	str	r3, [r1, #24]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d004      	beq.n	8004006 <HAL_FLASH_IRQHandler+0x76>
 8003ffc:	4a48      	ldr	r2, [pc, #288]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004004:	6113      	str	r3, [r2, #16]

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004006:	f000 f8c7 	bl	8004198 <FLASH_FlushCaches>

    /* FLASH error interrupt user callback */
    procedure = pFlash.ProcedureOnGoing;
 800400a:	4b46      	ldr	r3, [pc, #280]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 800400c:	7a1b      	ldrb	r3, [r3, #8]
 800400e:	72fb      	strb	r3, [r7, #11]
    if (procedure == FLASH_PROC_PAGE_ERASE)
 8004010:	7afb      	ldrb	r3, [r7, #11]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d105      	bne.n	8004022 <HAL_FLASH_IRQHandler+0x92>
    {
      HAL_FLASH_OperationErrorCallback(pFlash.Page);
 8004016:	4b43      	ldr	r3, [pc, #268]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	4618      	mov	r0, r3
 800401c:	f000 f88e 	bl	800413c <HAL_FLASH_OperationErrorCallback>
 8004020:	e013      	b.n	800404a <HAL_FLASH_IRQHandler+0xba>
    }
    else if (procedure == FLASH_PROC_MASS_ERASE)
 8004022:	7afb      	ldrb	r3, [r7, #11]
 8004024:	2b02      	cmp	r3, #2
 8004026:	d105      	bne.n	8004034 <HAL_FLASH_IRQHandler+0xa4>
    {
      HAL_FLASH_OperationErrorCallback(pFlash.Bank);
 8004028:	4b3e      	ldr	r3, [pc, #248]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 800402a:	691b      	ldr	r3, [r3, #16]
 800402c:	4618      	mov	r0, r3
 800402e:	f000 f885 	bl	800413c <HAL_FLASH_OperationErrorCallback>
 8004032:	e00a      	b.n	800404a <HAL_FLASH_IRQHandler+0xba>
    }
    else if ((procedure == FLASH_PROC_PROGRAM) ||
 8004034:	7afb      	ldrb	r3, [r7, #11]
 8004036:	2b03      	cmp	r3, #3
 8004038:	d002      	beq.n	8004040 <HAL_FLASH_IRQHandler+0xb0>
 800403a:	7afb      	ldrb	r3, [r7, #11]
 800403c:	2b04      	cmp	r3, #4
 800403e:	d104      	bne.n	800404a <HAL_FLASH_IRQHandler+0xba>
             (procedure == FLASH_PROC_PROGRAM_LAST))
    {
      HAL_FLASH_OperationErrorCallback(pFlash.Address);
 8004040:	4b38      	ldr	r3, [pc, #224]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	4618      	mov	r0, r3
 8004046:	f000 f879 	bl	800413c <HAL_FLASH_OperationErrorCallback>
    {
      /* Nothing to do */
    }

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800404a:	4b36      	ldr	r3, [pc, #216]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 800404c:	2200      	movs	r2, #0
 800404e:	721a      	strb	r2, [r3, #8]
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004050:	4b33      	ldr	r3, [pc, #204]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	2b01      	cmp	r3, #1
 800405a:	d14f      	bne.n	80040fc <HAL_FLASH_IRQHandler+0x16c>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800405c:	4b30      	ldr	r3, [pc, #192]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 800405e:	2201      	movs	r2, #1
 8004060:	611a      	str	r2, [r3, #16]

    if (pFlash.ProcedureOnGoing == FLASH_PROC_PAGE_ERASE)
 8004062:	4b30      	ldr	r3, [pc, #192]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8004064:	7a1b      	ldrb	r3, [r3, #8]
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b01      	cmp	r3, #1
 800406a:	d12b      	bne.n	80040c4 <HAL_FLASH_IRQHandler+0x134>
    {
      /* Nb of pages to erased can be decreased */
      pFlash.NbPagesToErase--;
 800406c:	4b2d      	ldr	r3, [pc, #180]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	3b01      	subs	r3, #1
 8004072:	4a2c      	ldr	r2, [pc, #176]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8004074:	6193      	str	r3, [r2, #24]

      /* Check if there are still pages to erase*/
      if (pFlash.NbPagesToErase != 0U)
 8004076:	4b2b      	ldr	r3, [pc, #172]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d013      	beq.n	80040a6 <HAL_FLASH_IRQHandler+0x116>
      {
        /* Indicate user which page has been erased*/
        HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 800407e:	4b29      	ldr	r3, [pc, #164]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	4618      	mov	r0, r3
 8004084:	f000 f850 	bl	8004128 <HAL_FLASH_EndOfOperationCallback>

        /* Increment page number */
        pFlash.Page++;
 8004088:	4b26      	ldr	r3, [pc, #152]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	3301      	adds	r3, #1
 800408e:	4a25      	ldr	r2, [pc, #148]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8004090:	6153      	str	r3, [r2, #20]
        tmp_page = pFlash.Page;
 8004092:	4b24      	ldr	r3, [pc, #144]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	607b      	str	r3, [r7, #4]
        FLASH_PageErase(tmp_page, pFlash.Bank);
 8004098:	4b22      	ldr	r3, [pc, #136]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 800409a:	691b      	ldr	r3, [r3, #16]
 800409c:	4619      	mov	r1, r3
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 f856 	bl	8004150 <FLASH_PageErase>
 80040a4:	e02a      	b.n	80040fc <HAL_FLASH_IRQHandler+0x16c>
      }
      else
      {
        /* No more pages to Erase */
        /* Reset Address and stop Erase pages procedure */
        pFlash.Page = 0xFFFFFFFFU;
 80040a6:	4b1f      	ldr	r3, [pc, #124]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 80040a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80040ac:	615a      	str	r2, [r3, #20]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80040ae:	4b1d      	ldr	r3, [pc, #116]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	721a      	strb	r2, [r3, #8]

        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 80040b4:	f000 f870 	bl	8004198 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 80040b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 80040ba:	695b      	ldr	r3, [r3, #20]
 80040bc:	4618      	mov	r0, r3
 80040be:	f000 f833 	bl	8004128 <HAL_FLASH_EndOfOperationCallback>
 80040c2:	e01b      	b.n	80040fc <HAL_FLASH_IRQHandler+0x16c>
      }
    }
    else
    {
      /* Flush the caches to be sure of the data consistency */
      FLASH_FlushCaches();
 80040c4:	f000 f868 	bl	8004198 <FLASH_FlushCaches>

      procedure = pFlash.ProcedureOnGoing;
 80040c8:	4b16      	ldr	r3, [pc, #88]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 80040ca:	7a1b      	ldrb	r3, [r3, #8]
 80040cc:	72fb      	strb	r3, [r7, #11]
      if (procedure == FLASH_PROC_MASS_ERASE)
 80040ce:	7afb      	ldrb	r3, [r7, #11]
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d105      	bne.n	80040e0 <HAL_FLASH_IRQHandler+0x150>
      {
        /* MassErase ended. Return the selected bank */
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 80040d4:	4b13      	ldr	r3, [pc, #76]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 f825 	bl	8004128 <HAL_FLASH_EndOfOperationCallback>
 80040de:	e00a      	b.n	80040f6 <HAL_FLASH_IRQHandler+0x166>
      }
      else if ((procedure == FLASH_PROC_PROGRAM) ||
 80040e0:	7afb      	ldrb	r3, [r7, #11]
 80040e2:	2b03      	cmp	r3, #3
 80040e4:	d002      	beq.n	80040ec <HAL_FLASH_IRQHandler+0x15c>
 80040e6:	7afb      	ldrb	r3, [r7, #11]
 80040e8:	2b04      	cmp	r3, #4
 80040ea:	d104      	bne.n	80040f6 <HAL_FLASH_IRQHandler+0x166>
               (procedure == FLASH_PROC_PROGRAM_LAST))
      {
        /* Program ended. Return the selected address */
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 80040ec:	4b0d      	ldr	r3, [pc, #52]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	4618      	mov	r0, r3
 80040f2:	f000 f819 	bl	8004128 <HAL_FLASH_EndOfOperationCallback>
      {
        /* Nothing to do */
      }

      /*Clear the procedure ongoing*/
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80040f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	721a      	strb	r2, [r3, #8]
    }
  }

  if (pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 80040fc:	4b09      	ldr	r3, [pc, #36]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 80040fe:	7a1b      	ldrb	r3, [r3, #8]
 8004100:	b2db      	uxtb	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	d108      	bne.n	8004118 <HAL_FLASH_IRQHandler+0x188>
  {
    /* Disable End of Operation and Error interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 8004106:	4b06      	ldr	r3, [pc, #24]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	4a05      	ldr	r2, [pc, #20]	@ (8004120 <HAL_FLASH_IRQHandler+0x190>)
 800410c:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8004110:	6153      	str	r3, [r2, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8004112:	4b04      	ldr	r3, [pc, #16]	@ (8004124 <HAL_FLASH_IRQHandler+0x194>)
 8004114:	2200      	movs	r2, #0
 8004116:	701a      	strb	r2, [r3, #0]
  }
}
 8004118:	bf00      	nop
 800411a:	3710      	adds	r7, #16
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	40022000 	.word	0x40022000
 8004124:	20000110 	.word	0x20000110

08004128 <HAL_FLASH_EndOfOperationCallback>:
  *                            (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *           @arg Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8004130:	bf00      	nop
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <HAL_FLASH_OperationErrorCallback>:
  *           @arg Page Erase: Page number which returned an error
  *           @arg Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 8004144:	bf00      	nop
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_OPTR_DBANK */

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800415a:	4b0e      	ldr	r3, [pc, #56]	@ (8004194 <FLASH_PageErase+0x44>)
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	f423 72fc 	bic.w	r2, r3, #504	@ 0x1f8
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	00db      	lsls	r3, r3, #3
 8004166:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 800416a:	490a      	ldr	r1, [pc, #40]	@ (8004194 <FLASH_PageErase+0x44>)
 800416c:	4313      	orrs	r3, r2
 800416e:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8004170:	4b08      	ldr	r3, [pc, #32]	@ (8004194 <FLASH_PageErase+0x44>)
 8004172:	695b      	ldr	r3, [r3, #20]
 8004174:	4a07      	ldr	r2, [pc, #28]	@ (8004194 <FLASH_PageErase+0x44>)
 8004176:	f043 0302 	orr.w	r3, r3, #2
 800417a:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800417c:	4b05      	ldr	r3, [pc, #20]	@ (8004194 <FLASH_PageErase+0x44>)
 800417e:	695b      	ldr	r3, [r3, #20]
 8004180:	4a04      	ldr	r2, [pc, #16]	@ (8004194 <FLASH_PageErase+0x44>)
 8004182:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004186:	6153      	str	r3, [r2, #20]
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr
 8004194:	40022000 	.word	0x40022000

08004198 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800419e:	4b21      	ldr	r3, [pc, #132]	@ (8004224 <FLASH_FlushCaches+0x8c>)
 80041a0:	7f1b      	ldrb	r3, [r3, #28]
 80041a2:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80041a4:	79fb      	ldrb	r3, [r7, #7]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d002      	beq.n	80041b0 <FLASH_FlushCaches+0x18>
 80041aa:	79fb      	ldrb	r3, [r7, #7]
 80041ac:	2b03      	cmp	r3, #3
 80041ae:	d117      	bne.n	80041e0 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80041b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a1c      	ldr	r2, [pc, #112]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041b6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80041ba:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80041bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a19      	ldr	r2, [pc, #100]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041c2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80041c6:	6013      	str	r3, [r2, #0]
 80041c8:	4b17      	ldr	r3, [pc, #92]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a16      	ldr	r2, [pc, #88]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80041d2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80041d4:	4b14      	ldr	r3, [pc, #80]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a13      	ldr	r2, [pc, #76]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041de:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80041e0:	79fb      	ldrb	r3, [r7, #7]
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d002      	beq.n	80041ec <FLASH_FlushCaches+0x54>
 80041e6:	79fb      	ldrb	r3, [r7, #7]
 80041e8:	2b03      	cmp	r3, #3
 80041ea:	d111      	bne.n	8004210 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80041ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80041f6:	6013      	str	r3, [r2, #0]
 80041f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a0a      	ldr	r2, [pc, #40]	@ (8004228 <FLASH_FlushCaches+0x90>)
 80041fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004202:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004204:	4b08      	ldr	r3, [pc, #32]	@ (8004228 <FLASH_FlushCaches+0x90>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a07      	ldr	r2, [pc, #28]	@ (8004228 <FLASH_FlushCaches+0x90>)
 800420a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800420e:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004210:	4b04      	ldr	r3, [pc, #16]	@ (8004224 <FLASH_FlushCaches+0x8c>)
 8004212:	2200      	movs	r2, #0
 8004214:	771a      	strb	r2, [r3, #28]
}
 8004216:	bf00      	nop
 8004218:	370c      	adds	r7, #12
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	20000110 	.word	0x20000110
 8004228:	40022000 	.word	0x40022000

0800422c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800422c:	b480      	push	{r7}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004236:	2300      	movs	r3, #0
 8004238:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800423a:	e15a      	b.n	80044f2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	2101      	movs	r1, #1
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	fa01 f303 	lsl.w	r3, r1, r3
 8004248:	4013      	ands	r3, r2
 800424a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2b00      	cmp	r3, #0
 8004250:	f000 814c 	beq.w	80044ec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f003 0303 	and.w	r3, r3, #3
 800425c:	2b01      	cmp	r3, #1
 800425e:	d005      	beq.n	800426c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004268:	2b02      	cmp	r3, #2
 800426a:	d130      	bne.n	80042ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	005b      	lsls	r3, r3, #1
 8004276:	2203      	movs	r2, #3
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	43db      	mvns	r3, r3
 800427e:	693a      	ldr	r2, [r7, #16]
 8004280:	4013      	ands	r3, r2
 8004282:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	68da      	ldr	r2, [r3, #12]
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	fa02 f303 	lsl.w	r3, r2, r3
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	4313      	orrs	r3, r2
 8004294:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80042a2:	2201      	movs	r2, #1
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	fa02 f303 	lsl.w	r3, r2, r3
 80042aa:	43db      	mvns	r3, r3
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	4013      	ands	r3, r2
 80042b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	091b      	lsrs	r3, r3, #4
 80042b8:	f003 0201 	and.w	r2, r3, #1
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	fa02 f303 	lsl.w	r3, r2, r3
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	693a      	ldr	r2, [r7, #16]
 80042cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f003 0303 	and.w	r3, r3, #3
 80042d6:	2b03      	cmp	r3, #3
 80042d8:	d017      	beq.n	800430a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	2203      	movs	r2, #3
 80042e6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ea:	43db      	mvns	r3, r3
 80042ec:	693a      	ldr	r2, [r7, #16]
 80042ee:	4013      	ands	r3, r2
 80042f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	689a      	ldr	r2, [r3, #8]
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	005b      	lsls	r3, r3, #1
 80042fa:	fa02 f303 	lsl.w	r3, r2, r3
 80042fe:	693a      	ldr	r2, [r7, #16]
 8004300:	4313      	orrs	r3, r2
 8004302:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	693a      	ldr	r2, [r7, #16]
 8004308:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f003 0303 	and.w	r3, r3, #3
 8004312:	2b02      	cmp	r3, #2
 8004314:	d123      	bne.n	800435e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	08da      	lsrs	r2, r3, #3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	3208      	adds	r2, #8
 800431e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004322:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	f003 0307 	and.w	r3, r3, #7
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	220f      	movs	r2, #15
 800432e:	fa02 f303 	lsl.w	r3, r2, r3
 8004332:	43db      	mvns	r3, r3
 8004334:	693a      	ldr	r2, [r7, #16]
 8004336:	4013      	ands	r3, r2
 8004338:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	691a      	ldr	r2, [r3, #16]
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	f003 0307 	and.w	r3, r3, #7
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	fa02 f303 	lsl.w	r3, r2, r3
 800434a:	693a      	ldr	r2, [r7, #16]
 800434c:	4313      	orrs	r3, r2
 800434e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	08da      	lsrs	r2, r3, #3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	3208      	adds	r2, #8
 8004358:	6939      	ldr	r1, [r7, #16]
 800435a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	005b      	lsls	r3, r3, #1
 8004368:	2203      	movs	r2, #3
 800436a:	fa02 f303 	lsl.w	r3, r2, r3
 800436e:	43db      	mvns	r3, r3
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	4013      	ands	r3, r2
 8004374:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f003 0203 	and.w	r2, r3, #3
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	005b      	lsls	r3, r3, #1
 8004382:	fa02 f303 	lsl.w	r3, r2, r3
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	4313      	orrs	r3, r2
 800438a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	693a      	ldr	r2, [r7, #16]
 8004390:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800439a:	2b00      	cmp	r3, #0
 800439c:	f000 80a6 	beq.w	80044ec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043a0:	4b5b      	ldr	r3, [pc, #364]	@ (8004510 <HAL_GPIO_Init+0x2e4>)
 80043a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043a4:	4a5a      	ldr	r2, [pc, #360]	@ (8004510 <HAL_GPIO_Init+0x2e4>)
 80043a6:	f043 0301 	orr.w	r3, r3, #1
 80043aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80043ac:	4b58      	ldr	r3, [pc, #352]	@ (8004510 <HAL_GPIO_Init+0x2e4>)
 80043ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b0:	f003 0301 	and.w	r3, r3, #1
 80043b4:	60bb      	str	r3, [r7, #8]
 80043b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043b8:	4a56      	ldr	r2, [pc, #344]	@ (8004514 <HAL_GPIO_Init+0x2e8>)
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	089b      	lsrs	r3, r3, #2
 80043be:	3302      	adds	r3, #2
 80043c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	f003 0303 	and.w	r3, r3, #3
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	220f      	movs	r2, #15
 80043d0:	fa02 f303 	lsl.w	r3, r2, r3
 80043d4:	43db      	mvns	r3, r3
 80043d6:	693a      	ldr	r2, [r7, #16]
 80043d8:	4013      	ands	r3, r2
 80043da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80043e2:	d01f      	beq.n	8004424 <HAL_GPIO_Init+0x1f8>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a4c      	ldr	r2, [pc, #304]	@ (8004518 <HAL_GPIO_Init+0x2ec>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d019      	beq.n	8004420 <HAL_GPIO_Init+0x1f4>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	4a4b      	ldr	r2, [pc, #300]	@ (800451c <HAL_GPIO_Init+0x2f0>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d013      	beq.n	800441c <HAL_GPIO_Init+0x1f0>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	4a4a      	ldr	r2, [pc, #296]	@ (8004520 <HAL_GPIO_Init+0x2f4>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d00d      	beq.n	8004418 <HAL_GPIO_Init+0x1ec>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	4a49      	ldr	r2, [pc, #292]	@ (8004524 <HAL_GPIO_Init+0x2f8>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d007      	beq.n	8004414 <HAL_GPIO_Init+0x1e8>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a48      	ldr	r2, [pc, #288]	@ (8004528 <HAL_GPIO_Init+0x2fc>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d101      	bne.n	8004410 <HAL_GPIO_Init+0x1e4>
 800440c:	2305      	movs	r3, #5
 800440e:	e00a      	b.n	8004426 <HAL_GPIO_Init+0x1fa>
 8004410:	2306      	movs	r3, #6
 8004412:	e008      	b.n	8004426 <HAL_GPIO_Init+0x1fa>
 8004414:	2304      	movs	r3, #4
 8004416:	e006      	b.n	8004426 <HAL_GPIO_Init+0x1fa>
 8004418:	2303      	movs	r3, #3
 800441a:	e004      	b.n	8004426 <HAL_GPIO_Init+0x1fa>
 800441c:	2302      	movs	r3, #2
 800441e:	e002      	b.n	8004426 <HAL_GPIO_Init+0x1fa>
 8004420:	2301      	movs	r3, #1
 8004422:	e000      	b.n	8004426 <HAL_GPIO_Init+0x1fa>
 8004424:	2300      	movs	r3, #0
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	f002 0203 	and.w	r2, r2, #3
 800442c:	0092      	lsls	r2, r2, #2
 800442e:	4093      	lsls	r3, r2
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	4313      	orrs	r3, r2
 8004434:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004436:	4937      	ldr	r1, [pc, #220]	@ (8004514 <HAL_GPIO_Init+0x2e8>)
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	089b      	lsrs	r3, r3, #2
 800443c:	3302      	adds	r3, #2
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004444:	4b39      	ldr	r3, [pc, #228]	@ (800452c <HAL_GPIO_Init+0x300>)
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	43db      	mvns	r3, r3
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	4013      	ands	r3, r2
 8004452:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d003      	beq.n	8004468 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	4313      	orrs	r3, r2
 8004466:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004468:	4a30      	ldr	r2, [pc, #192]	@ (800452c <HAL_GPIO_Init+0x300>)
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800446e:	4b2f      	ldr	r3, [pc, #188]	@ (800452c <HAL_GPIO_Init+0x300>)
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	43db      	mvns	r3, r3
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	4013      	ands	r3, r2
 800447c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d003      	beq.n	8004492 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	4313      	orrs	r3, r2
 8004490:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004492:	4a26      	ldr	r2, [pc, #152]	@ (800452c <HAL_GPIO_Init+0x300>)
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004498:	4b24      	ldr	r3, [pc, #144]	@ (800452c <HAL_GPIO_Init+0x300>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	43db      	mvns	r3, r3
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	4013      	ands	r3, r2
 80044a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d003      	beq.n	80044bc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80044bc:	4a1b      	ldr	r2, [pc, #108]	@ (800452c <HAL_GPIO_Init+0x300>)
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80044c2:	4b1a      	ldr	r3, [pc, #104]	@ (800452c <HAL_GPIO_Init+0x300>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	43db      	mvns	r3, r3
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	4013      	ands	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d003      	beq.n	80044e6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044e6:	4a11      	ldr	r2, [pc, #68]	@ (800452c <HAL_GPIO_Init+0x300>)
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	3301      	adds	r3, #1
 80044f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	fa22 f303 	lsr.w	r3, r2, r3
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	f47f ae9d 	bne.w	800423c <HAL_GPIO_Init+0x10>
  }
}
 8004502:	bf00      	nop
 8004504:	bf00      	nop
 8004506:	371c      	adds	r7, #28
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr
 8004510:	40021000 	.word	0x40021000
 8004514:	40010000 	.word	0x40010000
 8004518:	48000400 	.word	0x48000400
 800451c:	48000800 	.word	0x48000800
 8004520:	48000c00 	.word	0x48000c00
 8004524:	48001000 	.word	0x48001000
 8004528:	48001400 	.word	0x48001400
 800452c:	40010400 	.word	0x40010400

08004530 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	460b      	mov	r3, r1
 800453a:	807b      	strh	r3, [r7, #2]
 800453c:	4613      	mov	r3, r2
 800453e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004540:	787b      	ldrb	r3, [r7, #1]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004546:	887a      	ldrh	r2, [r7, #2]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800454c:	e002      	b.n	8004554 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800454e:	887a      	ldrh	r2, [r7, #2]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	460b      	mov	r3, r1
 800456a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	695b      	ldr	r3, [r3, #20]
 8004570:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004572:	887a      	ldrh	r2, [r7, #2]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4013      	ands	r3, r2
 8004578:	041a      	lsls	r2, r3, #16
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	43d9      	mvns	r1, r3
 800457e:	887b      	ldrh	r3, [r7, #2]
 8004580:	400b      	ands	r3, r1
 8004582:	431a      	orrs	r2, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	619a      	str	r2, [r3, #24]
}
 8004588:	bf00      	nop
 800458a:	3714      	adds	r7, #20
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	4603      	mov	r3, r0
 800459c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800459e:	4b08      	ldr	r3, [pc, #32]	@ (80045c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80045a0:	695a      	ldr	r2, [r3, #20]
 80045a2:	88fb      	ldrh	r3, [r7, #6]
 80045a4:	4013      	ands	r3, r2
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d006      	beq.n	80045b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80045aa:	4a05      	ldr	r2, [pc, #20]	@ (80045c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80045ac:	88fb      	ldrh	r3, [r7, #6]
 80045ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80045b0:	88fb      	ldrh	r3, [r7, #6]
 80045b2:	4618      	mov	r0, r3
 80045b4:	f7fd f9dc 	bl	8001970 <HAL_GPIO_EXTI_Callback>
  }
}
 80045b8:	bf00      	nop
 80045ba:	3708      	adds	r7, #8
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40010400 	.word	0x40010400

080045c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e08d      	b.n	80046f2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d106      	bne.n	80045f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f7fc fe58 	bl	80012a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2224      	movs	r2, #36	@ 0x24
 80045f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f022 0201 	bic.w	r2, r2, #1
 8004606:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004614:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004624:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	2b01      	cmp	r3, #1
 800462c:	d107      	bne.n	800463e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	689a      	ldr	r2, [r3, #8]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800463a:	609a      	str	r2, [r3, #8]
 800463c:	e006      	b.n	800464c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	689a      	ldr	r2, [r3, #8]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800464a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	2b02      	cmp	r3, #2
 8004652:	d108      	bne.n	8004666 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004662:	605a      	str	r2, [r3, #4]
 8004664:	e007      	b.n	8004676 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	685a      	ldr	r2, [r3, #4]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004674:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	6812      	ldr	r2, [r2, #0]
 8004680:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004684:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004688:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68da      	ldr	r2, [r3, #12]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004698:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	691a      	ldr	r2, [r3, #16]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	430a      	orrs	r2, r1
 80046b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	69d9      	ldr	r1, [r3, #28]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a1a      	ldr	r2, [r3, #32]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	430a      	orrs	r2, r1
 80046c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f042 0201 	orr.w	r2, r2, #1
 80046d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2220      	movs	r2, #32
 80046de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
	...

080046fc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b088      	sub	sp, #32
 8004700:	af02      	add	r7, sp, #8
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	4608      	mov	r0, r1
 8004706:	4611      	mov	r1, r2
 8004708:	461a      	mov	r2, r3
 800470a:	4603      	mov	r3, r0
 800470c:	817b      	strh	r3, [r7, #10]
 800470e:	460b      	mov	r3, r1
 8004710:	813b      	strh	r3, [r7, #8]
 8004712:	4613      	mov	r3, r2
 8004714:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b20      	cmp	r3, #32
 8004720:	f040 80f9 	bne.w	8004916 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004724:	6a3b      	ldr	r3, [r7, #32]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d002      	beq.n	8004730 <HAL_I2C_Mem_Write+0x34>
 800472a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800472c:	2b00      	cmp	r3, #0
 800472e:	d105      	bne.n	800473c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004736:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e0ed      	b.n	8004918 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004742:	2b01      	cmp	r3, #1
 8004744:	d101      	bne.n	800474a <HAL_I2C_Mem_Write+0x4e>
 8004746:	2302      	movs	r3, #2
 8004748:	e0e6      	b.n	8004918 <HAL_I2C_Mem_Write+0x21c>
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2201      	movs	r2, #1
 800474e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004752:	f7fe ffcf 	bl	80036f4 <HAL_GetTick>
 8004756:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	9300      	str	r3, [sp, #0]
 800475c:	2319      	movs	r3, #25
 800475e:	2201      	movs	r2, #1
 8004760:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	f001 fc5e 	bl	8006026 <I2C_WaitOnFlagUntilTimeout>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d001      	beq.n	8004774 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e0d1      	b.n	8004918 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2221      	movs	r2, #33	@ 0x21
 8004778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2240      	movs	r2, #64	@ 0x40
 8004780:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6a3a      	ldr	r2, [r7, #32]
 800478e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004794:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800479c:	88f8      	ldrh	r0, [r7, #6]
 800479e:	893a      	ldrh	r2, [r7, #8]
 80047a0:	8979      	ldrh	r1, [r7, #10]
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	9301      	str	r3, [sp, #4]
 80047a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a8:	9300      	str	r3, [sp, #0]
 80047aa:	4603      	mov	r3, r0
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f000 fe81 	bl	80054b4 <I2C_RequestMemoryWrite>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d005      	beq.n	80047c4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e0a9      	b.n	8004918 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	2bff      	cmp	r3, #255	@ 0xff
 80047cc:	d90e      	bls.n	80047ec <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	22ff      	movs	r2, #255	@ 0xff
 80047d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047d8:	b2da      	uxtb	r2, r3
 80047da:	8979      	ldrh	r1, [r7, #10]
 80047dc:	2300      	movs	r3, #0
 80047de:	9300      	str	r3, [sp, #0]
 80047e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f001 fde1 	bl	80063ac <I2C_TransferConfig>
 80047ea:	e00f      	b.n	800480c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047f0:	b29a      	uxth	r2, r3
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047fa:	b2da      	uxtb	r2, r3
 80047fc:	8979      	ldrh	r1, [r7, #10]
 80047fe:	2300      	movs	r3, #0
 8004800:	9300      	str	r3, [sp, #0]
 8004802:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004806:	68f8      	ldr	r0, [r7, #12]
 8004808:	f001 fdd0 	bl	80063ac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f001 fc61 	bl	80060d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d001      	beq.n	8004820 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e07b      	b.n	8004918 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004824:	781a      	ldrb	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004830:	1c5a      	adds	r2, r3, #1
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800483a:	b29b      	uxth	r3, r3
 800483c:	3b01      	subs	r3, #1
 800483e:	b29a      	uxth	r2, r3
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004848:	3b01      	subs	r3, #1
 800484a:	b29a      	uxth	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004854:	b29b      	uxth	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d034      	beq.n	80048c4 <HAL_I2C_Mem_Write+0x1c8>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800485e:	2b00      	cmp	r3, #0
 8004860:	d130      	bne.n	80048c4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	9300      	str	r3, [sp, #0]
 8004866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004868:	2200      	movs	r2, #0
 800486a:	2180      	movs	r1, #128	@ 0x80
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	f001 fbda 	bl	8006026 <I2C_WaitOnFlagUntilTimeout>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d001      	beq.n	800487c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e04d      	b.n	8004918 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004880:	b29b      	uxth	r3, r3
 8004882:	2bff      	cmp	r3, #255	@ 0xff
 8004884:	d90e      	bls.n	80048a4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	22ff      	movs	r2, #255	@ 0xff
 800488a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004890:	b2da      	uxtb	r2, r3
 8004892:	8979      	ldrh	r1, [r7, #10]
 8004894:	2300      	movs	r3, #0
 8004896:	9300      	str	r3, [sp, #0]
 8004898:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800489c:	68f8      	ldr	r0, [r7, #12]
 800489e:	f001 fd85 	bl	80063ac <I2C_TransferConfig>
 80048a2:	e00f      	b.n	80048c4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	8979      	ldrh	r1, [r7, #10]
 80048b6:	2300      	movs	r3, #0
 80048b8:	9300      	str	r3, [sp, #0]
 80048ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048be:	68f8      	ldr	r0, [r7, #12]
 80048c0:	f001 fd74 	bl	80063ac <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d19e      	bne.n	800480c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048ce:	697a      	ldr	r2, [r7, #20]
 80048d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	f001 fc47 	bl	8006166 <I2C_WaitOnSTOPFlagUntilTimeout>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d001      	beq.n	80048e2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e01a      	b.n	8004918 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2220      	movs	r2, #32
 80048e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	6859      	ldr	r1, [r3, #4]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004920 <HAL_I2C_Mem_Write+0x224>)
 80048f6:	400b      	ands	r3, r1
 80048f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2220      	movs	r2, #32
 80048fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004912:	2300      	movs	r3, #0
 8004914:	e000      	b.n	8004918 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004916:	2302      	movs	r3, #2
  }
}
 8004918:	4618      	mov	r0, r3
 800491a:	3718      	adds	r7, #24
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	fe00e800 	.word	0xfe00e800

08004924 <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b088      	sub	sp, #32
 8004928:	af02      	add	r7, sp, #8
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	4608      	mov	r0, r1
 800492e:	4611      	mov	r1, r2
 8004930:	461a      	mov	r2, r3
 8004932:	4603      	mov	r3, r0
 8004934:	817b      	strh	r3, [r7, #10]
 8004936:	460b      	mov	r3, r1
 8004938:	813b      	strh	r3, [r7, #8]
 800493a:	4613      	mov	r3, r2
 800493c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004944:	b2db      	uxtb	r3, r3
 8004946:	2b20      	cmp	r3, #32
 8004948:	f040 80c3 	bne.w	8004ad2 <HAL_I2C_Mem_Write_DMA+0x1ae>
  {
    if ((pData == NULL) || (Size == 0U))
 800494c:	6a3b      	ldr	r3, [r7, #32]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d002      	beq.n	8004958 <HAL_I2C_Mem_Write_DMA+0x34>
 8004952:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004954:	2b00      	cmp	r3, #0
 8004956:	d105      	bne.n	8004964 <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800495e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e0b7      	b.n	8004ad4 <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800496e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004972:	d101      	bne.n	8004978 <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 8004974:	2302      	movs	r3, #2
 8004976:	e0ad      	b.n	8004ad4 <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800497e:	2b01      	cmp	r3, #1
 8004980:	d101      	bne.n	8004986 <HAL_I2C_Mem_Write_DMA+0x62>
 8004982:	2302      	movs	r3, #2
 8004984:	e0a6      	b.n	8004ad4 <HAL_I2C_Mem_Write_DMA+0x1b0>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2221      	movs	r2, #33	@ 0x21
 8004992:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2240      	movs	r2, #64	@ 0x40
 800499a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a3a      	ldr	r2, [r7, #32]
 80049a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80049ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	4a4a      	ldr	r2, [pc, #296]	@ (8004adc <HAL_I2C_Mem_Write_DMA+0x1b8>)
 80049b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	4a49      	ldr	r2, [pc, #292]	@ (8004ae0 <HAL_I2C_Mem_Write_DMA+0x1bc>)
 80049ba:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 80049bc:	897a      	ldrh	r2, [r7, #10]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	2bff      	cmp	r3, #255	@ 0xff
 80049ca:	d903      	bls.n	80049d4 <HAL_I2C_Mem_Write_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	22ff      	movs	r2, #255	@ 0xff
 80049d0:	851a      	strh	r2, [r3, #40]	@ 0x28
 80049d2:	e004      	b.n	80049de <HAL_I2C_Mem_Write_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d8:	b29a      	uxth	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049de:	88fb      	ldrh	r3, [r7, #6]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d109      	bne.n	80049f8 <HAL_I2C_Mem_Write_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049e4:	893b      	ldrh	r3, [r7, #8]
 80049e6:	b2da      	uxtb	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80049f4:	651a      	str	r2, [r3, #80]	@ 0x50
 80049f6:	e00b      	b.n	8004a10 <HAL_I2C_Mem_Write_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80049f8:	893b      	ldrh	r3, [r7, #8]
 80049fa:	0a1b      	lsrs	r3, r3, #8
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	b2da      	uxtb	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8004a06:	893b      	ldrh	r3, [r7, #8]
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmatx != NULL)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d020      	beq.n	8004a5a <HAL_I2C_Mem_Write_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a1c:	4a31      	ldr	r2, [pc, #196]	@ (8004ae4 <HAL_I2C_Mem_Write_DMA+0x1c0>)
 8004a1e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a24:	4a30      	ldr	r2, [pc, #192]	@ (8004ae8 <HAL_I2C_Mem_Write_DMA+0x1c4>)
 8004a26:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmatx->XferAbortCallback = NULL;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a34:	2200      	movs	r2, #0
 8004a36:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004a3c:	6a39      	ldr	r1, [r7, #32]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	3328      	adds	r3, #40	@ 0x28
 8004a44:	461a      	mov	r2, r3
                                       hi2c->XferSize);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8004a4a:	f7ff f809 	bl	8003a60 <HAL_DMA_Start_IT>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8004a52:	7dfb      	ldrb	r3, [r7, #23]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d128      	bne.n	8004aaa <HAL_I2C_Mem_Write_DMA+0x186>
 8004a58:	e013      	b.n	8004a82 <HAL_I2C_Mem_Write_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e028      	b.n	8004ad4 <HAL_I2C_Mem_Write_DMA+0x1b0>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004a82:	88fb      	ldrh	r3, [r7, #6]
 8004a84:	b2da      	uxtb	r2, r3
 8004a86:	8979      	ldrh	r1, [r7, #10]
 8004a88:	4b18      	ldr	r3, [pc, #96]	@ (8004aec <HAL_I2C_Mem_Write_DMA+0x1c8>)
 8004a8a:	9300      	str	r3, [sp, #0]
 8004a8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a90:	68f8      	ldr	r0, [r7, #12]
 8004a92:	f001 fc8b 	bl	80063ac <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004a9e:	2101      	movs	r1, #1
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	f001 fcb5 	bl	8006410 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	e014      	b.n	8004ad4 <HAL_I2C_Mem_Write_DMA+0x1b0>
      hi2c->State     = HAL_I2C_STATE_READY;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2220      	movs	r2, #32
 8004aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004abe:	f043 0210 	orr.w	r2, r3, #16
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e000      	b.n	8004ad4 <HAL_I2C_Mem_Write_DMA+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 8004ad2:	2302      	movs	r3, #2
  }
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3718      	adds	r7, #24
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	ffff0000 	.word	0xffff0000
 8004ae0:	08005091 	.word	0x08005091
 8004ae4:	08005f27 	.word	0x08005f27
 8004ae8:	08005fbd 	.word	0x08005fbd
 8004aec:	80002000 	.word	0x80002000

08004af0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d005      	beq.n	8004b1c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	68f9      	ldr	r1, [r7, #12]
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	4798      	blx	r3
  }
}
 8004b1c:	bf00      	nop
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	699b      	ldr	r3, [r3, #24]
 8004b32:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	0a1b      	lsrs	r3, r3, #8
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d010      	beq.n	8004b6a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	09db      	lsrs	r3, r3, #7
 8004b4c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d00a      	beq.n	8004b6a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b58:	f043 0201 	orr.w	r2, r3, #1
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b68:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	0a9b      	lsrs	r3, r3, #10
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d010      	beq.n	8004b98 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	09db      	lsrs	r3, r3, #7
 8004b7a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00a      	beq.n	8004b98 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b86:	f043 0208 	orr.w	r2, r3, #8
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b96:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	0a5b      	lsrs	r3, r3, #9
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d010      	beq.n	8004bc6 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	09db      	lsrs	r3, r3, #7
 8004ba8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d00a      	beq.n	8004bc6 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb4:	f043 0202 	orr.w	r2, r3, #2
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004bc4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f003 030b 	and.w	r3, r3, #11
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d003      	beq.n	8004bde <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8004bd6:	68f9      	ldr	r1, [r7, #12]
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f001 f869 	bl	8005cb0 <I2C_ITError>
  }
}
 8004bde:	bf00      	nop
 8004be0:	3718      	adds	r7, #24
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004be6:	b480      	push	{r7}
 8004be8:	b083      	sub	sp, #12
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004bee:	bf00      	nop
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b083      	sub	sp, #12
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004c02:	bf00      	nop
 8004c04:	370c      	adds	r7, #12
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr

08004c0e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	b083      	sub	sp, #12
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004c16:	bf00      	nop
 8004c18:	370c      	adds	r7, #12
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr

08004c22 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c22:	b480      	push	{r7}
 8004c24:	b083      	sub	sp, #12
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004c2a:	bf00      	nop
 8004c2c:	370c      	adds	r7, #12
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr

08004c36 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b083      	sub	sp, #12
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
 8004c3e:	460b      	mov	r3, r1
 8004c40:	70fb      	strb	r3, [r7, #3]
 8004c42:	4613      	mov	r3, r2
 8004c44:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004c46:	bf00      	nop
 8004c48:	370c      	adds	r7, #12
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c52:	b480      	push	{r7}
 8004c54:	b083      	sub	sp, #12
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004c5a:	bf00      	nop
 8004c5c:	370c      	adds	r7, #12
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr

08004c66 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c66:	b480      	push	{r7}
 8004c68:	b083      	sub	sp, #12
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004c6e:	bf00      	nop
 8004c70:	370c      	adds	r7, #12
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr

08004c7a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b083      	sub	sp, #12
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004c82:	bf00      	nop
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b083      	sub	sp, #12
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004c96:	bf00      	nop
 8004c98:	370c      	adds	r7, #12
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr

08004ca2 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b086      	sub	sp, #24
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	60f8      	str	r0, [r7, #12]
 8004caa:	60b9      	str	r1, [r7, #8]
 8004cac:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb2:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d101      	bne.n	8004cc6 <I2C_Slave_ISR_IT+0x24>
 8004cc2:	2302      	movs	r3, #2
 8004cc4:	e0ed      	b.n	8004ea2 <I2C_Slave_ISR_IT+0x200>
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	095b      	lsrs	r3, r3, #5
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00a      	beq.n	8004cf0 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	095b      	lsrs	r3, r3, #5
 8004cde:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d004      	beq.n	8004cf0 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004ce6:	6939      	ldr	r1, [r7, #16]
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f000 fe21 	bl	8005930 <I2C_ITSlaveCplt>
 8004cee:	e0d3      	b.n	8004e98 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	091b      	lsrs	r3, r3, #4
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d04d      	beq.n	8004d98 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	091b      	lsrs	r3, r3, #4
 8004d00:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d047      	beq.n	8004d98 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d128      	bne.n	8004d64 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	2b28      	cmp	r3, #40	@ 0x28
 8004d1c:	d108      	bne.n	8004d30 <I2C_Slave_ISR_IT+0x8e>
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d24:	d104      	bne.n	8004d30 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004d26:	6939      	ldr	r1, [r7, #16]
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 ff6b 	bl	8005c04 <I2C_ITListenCplt>
 8004d2e:	e032      	b.n	8004d96 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	2b29      	cmp	r3, #41	@ 0x29
 8004d3a:	d10e      	bne.n	8004d5a <I2C_Slave_ISR_IT+0xb8>
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d42:	d00a      	beq.n	8004d5a <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2210      	movs	r2, #16
 8004d4a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004d4c:	68f8      	ldr	r0, [r7, #12]
 8004d4e:	f001 f8c6 	bl	8005ede <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f000 fcc3 	bl	80056de <I2C_ITSlaveSeqCplt>
 8004d58:	e01d      	b.n	8004d96 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2210      	movs	r2, #16
 8004d60:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004d62:	e096      	b.n	8004e92 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2210      	movs	r2, #16
 8004d6a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d70:	f043 0204 	orr.w	r2, r3, #4
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d004      	beq.n	8004d88 <I2C_Slave_ISR_IT+0xe6>
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d84:	f040 8085 	bne.w	8004e92 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 ff8e 	bl	8005cb0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004d94:	e07d      	b.n	8004e92 <I2C_Slave_ISR_IT+0x1f0>
 8004d96:	e07c      	b.n	8004e92 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	089b      	lsrs	r3, r3, #2
 8004d9c:	f003 0301 	and.w	r3, r3, #1
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d030      	beq.n	8004e06 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	089b      	lsrs	r3, r3, #2
 8004da8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d02a      	beq.n	8004e06 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d018      	beq.n	8004dec <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc4:	b2d2      	uxtb	r2, r2
 8004dc6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dcc:	1c5a      	adds	r2, r3, #1
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	3b01      	subs	r3, #1
 8004de6:	b29a      	uxth	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d14f      	bne.n	8004e96 <I2C_Slave_ISR_IT+0x1f4>
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004dfc:	d04b      	beq.n	8004e96 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f000 fc6d 	bl	80056de <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004e04:	e047      	b.n	8004e96 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	08db      	lsrs	r3, r3, #3
 8004e0a:	f003 0301 	and.w	r3, r3, #1
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00a      	beq.n	8004e28 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	08db      	lsrs	r3, r3, #3
 8004e16:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d004      	beq.n	8004e28 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004e1e:	6939      	ldr	r1, [r7, #16]
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f000 fb9b 	bl	800555c <I2C_ITAddrCplt>
 8004e26:	e037      	b.n	8004e98 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	085b      	lsrs	r3, r3, #1
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d031      	beq.n	8004e98 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	085b      	lsrs	r3, r3, #1
 8004e38:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d02b      	beq.n	8004e98 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d018      	beq.n	8004e7c <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4e:	781a      	ldrb	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5a:	1c5a      	adds	r2, r3, #1
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004e7a:	e00d      	b.n	8004e98 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e82:	d002      	beq.n	8004e8a <I2C_Slave_ISR_IT+0x1e8>
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d106      	bne.n	8004e98 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 fc27 	bl	80056de <I2C_ITSlaveSeqCplt>
 8004e90:	e002      	b.n	8004e98 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8004e92:	bf00      	nop
 8004e94:	e000      	b.n	8004e98 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8004e96:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3718      	adds	r7, #24
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	b088      	sub	sp, #32
 8004eae:	af02      	add	r7, sp, #8
 8004eb0:	60f8      	str	r0, [r7, #12]
 8004eb2:	60b9      	str	r1, [r7, #8]
 8004eb4:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d101      	bne.n	8004ec4 <I2C_Master_ISR_DMA+0x1a>
 8004ec0:	2302      	movs	r3, #2
 8004ec2:	e0e1      	b.n	8005088 <I2C_Master_ISR_DMA+0x1de>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	091b      	lsrs	r3, r3, #4
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d017      	beq.n	8004f08 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	091b      	lsrs	r3, r3, #4
 8004edc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d011      	beq.n	8004f08 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2210      	movs	r2, #16
 8004eea:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ef0:	f043 0204 	orr.w	r2, r3, #4
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004ef8:	2120      	movs	r1, #32
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	f001 fa88 	bl	8006410 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004f00:	68f8      	ldr	r0, [r7, #12]
 8004f02:	f000 ffec 	bl	8005ede <I2C_Flush_TXDR>
 8004f06:	e0ba      	b.n	800507e <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	09db      	lsrs	r3, r3, #7
 8004f0c:	f003 0301 	and.w	r3, r3, #1
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d072      	beq.n	8004ffa <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	099b      	lsrs	r3, r3, #6
 8004f18:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d06c      	beq.n	8004ffa <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f2e:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d04e      	beq.n	8004fd8 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f46:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	2bff      	cmp	r3, #255	@ 0xff
 8004f50:	d906      	bls.n	8004f60 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	22ff      	movs	r2, #255	@ 0xff
 8004f56:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8004f58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f5c:	617b      	str	r3, [r7, #20]
 8004f5e:	e010      	b.n	8004f82 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f6e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004f72:	d003      	beq.n	8004f7c <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f78:	617b      	str	r3, [r7, #20]
 8004f7a:	e002      	b.n	8004f82 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8004f7c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004f80:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f86:	b2da      	uxtb	r2, r3
 8004f88:	8a79      	ldrh	r1, [r7, #18]
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	9300      	str	r3, [sp, #0]
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	68f8      	ldr	r0, [r7, #12]
 8004f92:	f001 fa0b 	bl	80063ac <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	2b22      	cmp	r3, #34	@ 0x22
 8004fb2:	d108      	bne.n	8004fc6 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fc2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004fc4:	e05b      	b.n	800507e <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004fd4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004fd6:	e052      	b.n	800507e <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fe2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fe6:	d003      	beq.n	8004ff0 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 fb3b 	bl	8005664 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8004fee:	e046      	b.n	800507e <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004ff0:	2140      	movs	r1, #64	@ 0x40
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 fe5c 	bl	8005cb0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004ff8:	e041      	b.n	800507e <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	099b      	lsrs	r3, r3, #6
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	2b00      	cmp	r3, #0
 8005004:	d029      	beq.n	800505a <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	099b      	lsrs	r3, r3, #6
 800500a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800500e:	2b00      	cmp	r3, #0
 8005010:	d023      	beq.n	800505a <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005016:	b29b      	uxth	r3, r3
 8005018:	2b00      	cmp	r3, #0
 800501a:	d119      	bne.n	8005050 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005026:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800502a:	d027      	beq.n	800507c <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005030:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005034:	d108      	bne.n	8005048 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	685a      	ldr	r2, [r3, #4]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005044:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8005046:	e019      	b.n	800507c <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005048:	68f8      	ldr	r0, [r7, #12]
 800504a:	f000 fb0b 	bl	8005664 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800504e:	e015      	b.n	800507c <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005050:	2140      	movs	r1, #64	@ 0x40
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f000 fe2c 	bl	8005cb0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005058:	e010      	b.n	800507c <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	095b      	lsrs	r3, r3, #5
 800505e:	f003 0301 	and.w	r3, r3, #1
 8005062:	2b00      	cmp	r3, #0
 8005064:	d00b      	beq.n	800507e <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	095b      	lsrs	r3, r3, #5
 800506a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800506e:	2b00      	cmp	r3, #0
 8005070:	d005      	beq.n	800507e <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8005072:	68b9      	ldr	r1, [r7, #8]
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 fb91 	bl	800579c <I2C_ITMasterCplt>
 800507a:	e000      	b.n	800507e <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800507c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3718      	adds	r7, #24
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b088      	sub	sp, #32
 8005094:	af02      	add	r7, sp, #8
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800509c:	4b92      	ldr	r3, [pc, #584]	@ (80052e8 <I2C_Mem_ISR_DMA+0x258>)
 800509e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d101      	bne.n	80050ae <I2C_Mem_ISR_DMA+0x1e>
 80050aa:	2302      	movs	r3, #2
 80050ac:	e118      	b.n	80052e0 <I2C_Mem_ISR_DMA+0x250>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2201      	movs	r2, #1
 80050b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	091b      	lsrs	r3, r3, #4
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d017      	beq.n	80050f2 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	091b      	lsrs	r3, r3, #4
 80050c6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d011      	beq.n	80050f2 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2210      	movs	r2, #16
 80050d4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050da:	f043 0204 	orr.w	r2, r3, #4
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80050e2:	2120      	movs	r1, #32
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f001 f993 	bl	8006410 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	f000 fef7 	bl	8005ede <I2C_Flush_TXDR>
 80050f0:	e0f1      	b.n	80052d6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	085b      	lsrs	r3, r3, #1
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00f      	beq.n	800511e <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	085b      	lsrs	r3, r3, #1
 8005102:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005106:	2b00      	cmp	r3, #0
 8005108:	d009      	beq.n	800511e <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68fa      	ldr	r2, [r7, #12]
 8005110:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005112:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800511a:	651a      	str	r2, [r3, #80]	@ 0x50
 800511c:	e0db      	b.n	80052d6 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	09db      	lsrs	r3, r3, #7
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b00      	cmp	r3, #0
 8005128:	d060      	beq.n	80051ec <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	099b      	lsrs	r3, r3, #6
 800512e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005132:	2b00      	cmp	r3, #0
 8005134:	d05a      	beq.n	80051ec <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005136:	2101      	movs	r1, #1
 8005138:	68f8      	ldr	r0, [r7, #12]
 800513a:	f001 f9ed 	bl	8006518 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800513e:	2110      	movs	r1, #16
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f001 f965 	bl	8006410 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800514a:	b29b      	uxth	r3, r3
 800514c:	2b00      	cmp	r3, #0
 800514e:	d048      	beq.n	80051e2 <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005154:	b29b      	uxth	r3, r3
 8005156:	2bff      	cmp	r3, #255	@ 0xff
 8005158:	d910      	bls.n	800517c <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	22ff      	movs	r2, #255	@ 0xff
 800515e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005164:	b299      	uxth	r1, r3
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800516a:	b2da      	uxtb	r2, r3
 800516c:	2300      	movs	r3, #0
 800516e:	9300      	str	r3, [sp, #0]
 8005170:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f001 f919 	bl	80063ac <I2C_TransferConfig>
 800517a:	e011      	b.n	80051a0 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005180:	b29a      	uxth	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800518a:	b299      	uxth	r1, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005190:	b2da      	uxtb	r2, r3
 8005192:	2300      	movs	r3, #0
 8005194:	9300      	str	r3, [sp, #0]
 8005196:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800519a:	68f8      	ldr	r0, [r7, #12]
 800519c:	f001 f906 	bl	80063ac <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051aa:	1ad3      	subs	r3, r2, r3
 80051ac:	b29a      	uxth	r2, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	2b22      	cmp	r3, #34	@ 0x22
 80051bc:	d108      	bne.n	80051d0 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051cc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80051ce:	e082      	b.n	80052d6 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80051de:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80051e0:	e079      	b.n	80052d6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80051e2:	2140      	movs	r1, #64	@ 0x40
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f000 fd63 	bl	8005cb0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80051ea:	e074      	b.n	80052d6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	099b      	lsrs	r3, r3, #6
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d05e      	beq.n	80052b6 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	099b      	lsrs	r3, r3, #6
 80051fc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005200:	2b00      	cmp	r3, #0
 8005202:	d058      	beq.n	80052b6 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005204:	2101      	movs	r1, #1
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f001 f986 	bl	8006518 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800520c:	2110      	movs	r1, #16
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f001 f8fe 	bl	8006410 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800521a:	b2db      	uxtb	r3, r3
 800521c:	2b22      	cmp	r3, #34	@ 0x22
 800521e:	d101      	bne.n	8005224 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 8005220:	4b32      	ldr	r3, [pc, #200]	@ (80052ec <I2C_Mem_ISR_DMA+0x25c>)
 8005222:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005228:	b29b      	uxth	r3, r3
 800522a:	2bff      	cmp	r3, #255	@ 0xff
 800522c:	d910      	bls.n	8005250 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	22ff      	movs	r2, #255	@ 0xff
 8005232:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005238:	b299      	uxth	r1, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800523e:	b2da      	uxtb	r2, r3
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f001 f8af 	bl	80063ac <I2C_TransferConfig>
 800524e:	e011      	b.n	8005274 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005254:	b29a      	uxth	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800525e:	b299      	uxth	r1, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005264:	b2da      	uxtb	r2, r3
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	9300      	str	r3, [sp, #0]
 800526a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f001 f89c 	bl	80063ac <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005278:	b29a      	uxth	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	b29a      	uxth	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b22      	cmp	r3, #34	@ 0x22
 8005290:	d108      	bne.n	80052a4 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80052a0:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80052a2:	e018      	b.n	80052d6 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052b2:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80052b4:	e00f      	b.n	80052d6 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	095b      	lsrs	r3, r3, #5
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d009      	beq.n	80052d6 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	095b      	lsrs	r3, r3, #5
 80052c6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d003      	beq.n	80052d6 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80052ce:	68b9      	ldr	r1, [r7, #8]
 80052d0:	68f8      	ldr	r0, [r7, #12]
 80052d2:	f000 fa63 	bl	800579c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80052de:	2300      	movs	r3, #0
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3718      	adds	r7, #24
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}
 80052e8:	80002000 	.word	0x80002000
 80052ec:	80002400 	.word	0x80002400

080052f0 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b088      	sub	sp, #32
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005300:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8005302:	2300      	movs	r3, #0
 8005304:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800530c:	2b01      	cmp	r3, #1
 800530e:	d101      	bne.n	8005314 <I2C_Slave_ISR_DMA+0x24>
 8005310:	2302      	movs	r3, #2
 8005312:	e0ca      	b.n	80054aa <I2C_Slave_ISR_DMA+0x1ba>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	095b      	lsrs	r3, r3, #5
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00a      	beq.n	800533e <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	095b      	lsrs	r3, r3, #5
 800532c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005330:	2b00      	cmp	r3, #0
 8005332:	d004      	beq.n	800533e <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8005334:	68b9      	ldr	r1, [r7, #8]
 8005336:	68f8      	ldr	r0, [r7, #12]
 8005338:	f000 fafa 	bl	8005930 <I2C_ITSlaveCplt>
 800533c:	e0b0      	b.n	80054a0 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	091b      	lsrs	r3, r3, #4
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b00      	cmp	r3, #0
 8005348:	f000 809a 	beq.w	8005480 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	091b      	lsrs	r3, r3, #4
 8005350:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005354:	2b00      	cmp	r3, #0
 8005356:	f000 8093 	beq.w	8005480 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	0b9b      	lsrs	r3, r3, #14
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	2b00      	cmp	r3, #0
 8005364:	d105      	bne.n	8005372 <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	0bdb      	lsrs	r3, r3, #15
 800536a:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800536e:	2b00      	cmp	r3, #0
 8005370:	d07f      	beq.n	8005472 <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00d      	beq.n	8005396 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	0bdb      	lsrs	r3, r3, #15
 800537e:	f003 0301 	and.w	r3, r3, #1
 8005382:	2b00      	cmp	r3, #0
 8005384:	d007      	beq.n	8005396 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 8005392:	2301      	movs	r3, #1
 8005394:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00d      	beq.n	80053ba <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	0b9b      	lsrs	r3, r3, #14
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d007      	beq.n	80053ba <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d101      	bne.n	80053ba <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 80053b6:	2301      	movs	r3, #1
 80053b8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d128      	bne.n	8005412 <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b28      	cmp	r3, #40	@ 0x28
 80053ca:	d108      	bne.n	80053de <I2C_Slave_ISR_DMA+0xee>
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053d2:	d104      	bne.n	80053de <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80053d4:	68b9      	ldr	r1, [r7, #8]
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f000 fc14 	bl	8005c04 <I2C_ITListenCplt>
 80053dc:	e048      	b.n	8005470 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	2b29      	cmp	r3, #41	@ 0x29
 80053e8:	d10e      	bne.n	8005408 <I2C_Slave_ISR_DMA+0x118>
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80053f0:	d00a      	beq.n	8005408 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2210      	movs	r2, #16
 80053f8:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80053fa:	68f8      	ldr	r0, [r7, #12]
 80053fc:	f000 fd6f 	bl	8005ede <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f000 f96c 	bl	80056de <I2C_ITSlaveSeqCplt>
 8005406:	e033      	b.n	8005470 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2210      	movs	r2, #16
 800540e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8005410:	e034      	b.n	800547c <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2210      	movs	r2, #16
 8005418:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800541e:	f043 0204 	orr.w	r2, r3, #4
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800542c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d003      	beq.n	800543c <I2C_Slave_ISR_DMA+0x14c>
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800543a:	d11f      	bne.n	800547c <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800543c:	7dfb      	ldrb	r3, [r7, #23]
 800543e:	2b21      	cmp	r3, #33	@ 0x21
 8005440:	d002      	beq.n	8005448 <I2C_Slave_ISR_DMA+0x158>
 8005442:	7dfb      	ldrb	r3, [r7, #23]
 8005444:	2b29      	cmp	r3, #41	@ 0x29
 8005446:	d103      	bne.n	8005450 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2221      	movs	r2, #33	@ 0x21
 800544c:	631a      	str	r2, [r3, #48]	@ 0x30
 800544e:	e008      	b.n	8005462 <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005450:	7dfb      	ldrb	r3, [r7, #23]
 8005452:	2b22      	cmp	r3, #34	@ 0x22
 8005454:	d002      	beq.n	800545c <I2C_Slave_ISR_DMA+0x16c>
 8005456:	7dfb      	ldrb	r3, [r7, #23]
 8005458:	2b2a      	cmp	r3, #42	@ 0x2a
 800545a:	d102      	bne.n	8005462 <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2222      	movs	r2, #34	@ 0x22
 8005460:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005466:	4619      	mov	r1, r3
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f000 fc21 	bl	8005cb0 <I2C_ITError>
      if (treatdmanack == 1U)
 800546e:	e005      	b.n	800547c <I2C_Slave_ISR_DMA+0x18c>
 8005470:	e004      	b.n	800547c <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2210      	movs	r2, #16
 8005478:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800547a:	e011      	b.n	80054a0 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 800547c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800547e:	e00f      	b.n	80054a0 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	08db      	lsrs	r3, r3, #3
 8005484:	f003 0301 	and.w	r3, r3, #1
 8005488:	2b00      	cmp	r3, #0
 800548a:	d009      	beq.n	80054a0 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	08db      	lsrs	r3, r3, #3
 8005490:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8005498:	68b9      	ldr	r1, [r7, #8]
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f000 f85e 	bl	800555c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3720      	adds	r7, #32
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
	...

080054b4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	af02      	add	r7, sp, #8
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	4608      	mov	r0, r1
 80054be:	4611      	mov	r1, r2
 80054c0:	461a      	mov	r2, r3
 80054c2:	4603      	mov	r3, r0
 80054c4:	817b      	strh	r3, [r7, #10]
 80054c6:	460b      	mov	r3, r1
 80054c8:	813b      	strh	r3, [r7, #8]
 80054ca:	4613      	mov	r3, r2
 80054cc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80054ce:	88fb      	ldrh	r3, [r7, #6]
 80054d0:	b2da      	uxtb	r2, r3
 80054d2:	8979      	ldrh	r1, [r7, #10]
 80054d4:	4b20      	ldr	r3, [pc, #128]	@ (8005558 <I2C_RequestMemoryWrite+0xa4>)
 80054d6:	9300      	str	r3, [sp, #0]
 80054d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f000 ff65 	bl	80063ac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054e2:	69fa      	ldr	r2, [r7, #28]
 80054e4:	69b9      	ldr	r1, [r7, #24]
 80054e6:	68f8      	ldr	r0, [r7, #12]
 80054e8:	f000 fdf6 	bl	80060d8 <I2C_WaitOnTXISFlagUntilTimeout>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d001      	beq.n	80054f6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e02c      	b.n	8005550 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80054f6:	88fb      	ldrh	r3, [r7, #6]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d105      	bne.n	8005508 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80054fc:	893b      	ldrh	r3, [r7, #8]
 80054fe:	b2da      	uxtb	r2, r3
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	629a      	str	r2, [r3, #40]	@ 0x28
 8005506:	e015      	b.n	8005534 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005508:	893b      	ldrh	r3, [r7, #8]
 800550a:	0a1b      	lsrs	r3, r3, #8
 800550c:	b29b      	uxth	r3, r3
 800550e:	b2da      	uxtb	r2, r3
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005516:	69fa      	ldr	r2, [r7, #28]
 8005518:	69b9      	ldr	r1, [r7, #24]
 800551a:	68f8      	ldr	r0, [r7, #12]
 800551c:	f000 fddc 	bl	80060d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d001      	beq.n	800552a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e012      	b.n	8005550 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800552a:	893b      	ldrh	r3, [r7, #8]
 800552c:	b2da      	uxtb	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	2200      	movs	r2, #0
 800553c:	2180      	movs	r1, #128	@ 0x80
 800553e:	68f8      	ldr	r0, [r7, #12]
 8005540:	f000 fd71 	bl	8006026 <I2C_WaitOnFlagUntilTimeout>
 8005544:	4603      	mov	r3, r0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d001      	beq.n	800554e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e000      	b.n	8005550 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	80002000 	.word	0x80002000

0800555c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800556c:	b2db      	uxtb	r3, r3
 800556e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005572:	2b28      	cmp	r3, #40	@ 0x28
 8005574:	d16a      	bne.n	800564c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	0c1b      	lsrs	r3, r3, #16
 800557e:	b2db      	uxtb	r3, r3
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	0c1b      	lsrs	r3, r3, #16
 800558e:	b29b      	uxth	r3, r3
 8005590:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8005594:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	b29b      	uxth	r3, r3
 800559e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80055a2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80055b0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d138      	bne.n	800562c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80055ba:	897b      	ldrh	r3, [r7, #10]
 80055bc:	09db      	lsrs	r3, r3, #7
 80055be:	b29a      	uxth	r2, r3
 80055c0:	89bb      	ldrh	r3, [r7, #12]
 80055c2:	4053      	eors	r3, r2
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	f003 0306 	and.w	r3, r3, #6
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d11c      	bne.n	8005608 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80055ce:	897b      	ldrh	r3, [r7, #10]
 80055d0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055d6:	1c5a      	adds	r2, r3, #1
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	d13b      	bne.n	800565c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2208      	movs	r2, #8
 80055f0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80055fa:	89ba      	ldrh	r2, [r7, #12]
 80055fc:	7bfb      	ldrb	r3, [r7, #15]
 80055fe:	4619      	mov	r1, r3
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f7ff fb18 	bl	8004c36 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005606:	e029      	b.n	800565c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8005608:	893b      	ldrh	r3, [r7, #8]
 800560a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800560c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 ff81 	bl	8006518 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800561e:	89ba      	ldrh	r2, [r7, #12]
 8005620:	7bfb      	ldrb	r3, [r7, #15]
 8005622:	4619      	mov	r1, r3
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f7ff fb06 	bl	8004c36 <HAL_I2C_AddrCallback>
}
 800562a:	e017      	b.n	800565c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800562c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 ff71 	bl	8006518 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800563e:	89ba      	ldrh	r2, [r7, #12]
 8005640:	7bfb      	ldrb	r3, [r7, #15]
 8005642:	4619      	mov	r1, r3
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f7ff faf6 	bl	8004c36 <HAL_I2C_AddrCallback>
}
 800564a:	e007      	b.n	800565c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	2208      	movs	r2, #8
 8005652:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800565c:	bf00      	nop
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b082      	sub	sp, #8
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b21      	cmp	r3, #33	@ 0x21
 800567e:	d115      	bne.n	80056ac <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2220      	movs	r2, #32
 8005684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2211      	movs	r2, #17
 800568c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005694:	2101      	movs	r1, #1
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 ff3e 	bl	8006518 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f7ff fa9e 	bl	8004be6 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80056aa:	e014      	b.n	80056d6 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2220      	movs	r2, #32
 80056b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2212      	movs	r2, #18
 80056b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80056c0:	2102      	movs	r1, #2
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 ff28 	bl	8006518 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f7ff fa92 	bl	8004bfa <HAL_I2C_MasterRxCpltCallback>
}
 80056d6:	bf00      	nop
 80056d8:	3708      	adds	r7, #8
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b084      	sub	sp, #16
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	0b9b      	lsrs	r3, r3, #14
 80056fa:	f003 0301 	and.w	r3, r3, #1
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d008      	beq.n	8005714 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005710:	601a      	str	r2, [r3, #0]
 8005712:	e00d      	b.n	8005730 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	0bdb      	lsrs	r3, r3, #15
 8005718:	f003 0301 	and.w	r3, r3, #1
 800571c:	2b00      	cmp	r3, #0
 800571e:	d007      	beq.n	8005730 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800572e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b29      	cmp	r3, #41	@ 0x29
 800573a:	d112      	bne.n	8005762 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2228      	movs	r2, #40	@ 0x28
 8005740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2221      	movs	r2, #33	@ 0x21
 8005748:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800574a:	2101      	movs	r1, #1
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f000 fee3 	bl	8006518 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7ff fa57 	bl	8004c0e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005760:	e017      	b.n	8005792 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005768:	b2db      	uxtb	r3, r3
 800576a:	2b2a      	cmp	r3, #42	@ 0x2a
 800576c:	d111      	bne.n	8005792 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2228      	movs	r2, #40	@ 0x28
 8005772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2222      	movs	r2, #34	@ 0x22
 800577a:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800577c:	2102      	movs	r1, #2
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 feca 	bl	8006518 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f7ff fa48 	bl	8004c22 <HAL_I2C_SlaveRxCpltCallback>
}
 8005792:	bf00      	nop
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
	...

0800579c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2220      	movs	r2, #32
 80057b0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	2b21      	cmp	r3, #33	@ 0x21
 80057bc:	d107      	bne.n	80057ce <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80057be:	2101      	movs	r1, #1
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 fea9 	bl	8006518 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2211      	movs	r2, #17
 80057ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80057cc:	e00c      	b.n	80057e8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b22      	cmp	r3, #34	@ 0x22
 80057d8:	d106      	bne.n	80057e8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80057da:	2102      	movs	r1, #2
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f000 fe9b 	bl	8006518 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2212      	movs	r2, #18
 80057e6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	6859      	ldr	r1, [r3, #4]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	4b4d      	ldr	r3, [pc, #308]	@ (8005928 <I2C_ITMasterCplt+0x18c>)
 80057f4:	400b      	ands	r3, r1
 80057f6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a4a      	ldr	r2, [pc, #296]	@ (800592c <I2C_ITMasterCplt+0x190>)
 8005802:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	091b      	lsrs	r3, r3, #4
 8005808:	f003 0301 	and.w	r3, r3, #1
 800580c:	2b00      	cmp	r3, #0
 800580e:	d009      	beq.n	8005824 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2210      	movs	r2, #16
 8005816:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800581c:	f043 0204 	orr.w	r2, r3, #4
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800582a:	b2db      	uxtb	r3, r3
 800582c:	2b60      	cmp	r3, #96	@ 0x60
 800582e:	d10b      	bne.n	8005848 <I2C_ITMasterCplt+0xac>
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	089b      	lsrs	r3, r3, #2
 8005834:	f003 0301 	and.w	r3, r3, #1
 8005838:	2b00      	cmp	r3, #0
 800583a:	d005      	beq.n	8005848 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005842:	b2db      	uxtb	r3, r3
 8005844:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8005846:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 fb48 	bl	8005ede <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005852:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800585a:	b2db      	uxtb	r3, r3
 800585c:	2b60      	cmp	r3, #96	@ 0x60
 800585e:	d002      	beq.n	8005866 <I2C_ITMasterCplt+0xca>
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d006      	beq.n	8005874 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800586a:	4619      	mov	r1, r3
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 fa1f 	bl	8005cb0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005872:	e054      	b.n	800591e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800587a:	b2db      	uxtb	r3, r3
 800587c:	2b21      	cmp	r3, #33	@ 0x21
 800587e:	d124      	bne.n	80058ca <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2220      	movs	r2, #32
 8005884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b40      	cmp	r3, #64	@ 0x40
 8005898:	d10b      	bne.n	80058b2 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7fd fbe0 	bl	8003070 <HAL_I2C_MemTxCpltCallback>
}
 80058b0:	e035      	b.n	800591e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f7ff f98f 	bl	8004be6 <HAL_I2C_MasterTxCpltCallback>
}
 80058c8:	e029      	b.n	800591e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b22      	cmp	r3, #34	@ 0x22
 80058d4:	d123      	bne.n	800591e <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2220      	movs	r2, #32
 80058da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	2b40      	cmp	r3, #64	@ 0x40
 80058ee:	d10b      	bne.n	8005908 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f7ff f9b0 	bl	8004c66 <HAL_I2C_MemRxCpltCallback>
}
 8005906:	e00a      	b.n	800591e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f7ff f96e 	bl	8004bfa <HAL_I2C_MasterRxCpltCallback>
}
 800591e:	bf00      	nop
 8005920:	3718      	adds	r7, #24
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	fe00e800 	.word	0xfe00e800
 800592c:	ffff0000 	.word	0xffff0000

08005930 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b086      	sub	sp, #24
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005952:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2220      	movs	r2, #32
 800595a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800595c:	7afb      	ldrb	r3, [r7, #11]
 800595e:	2b21      	cmp	r3, #33	@ 0x21
 8005960:	d002      	beq.n	8005968 <I2C_ITSlaveCplt+0x38>
 8005962:	7afb      	ldrb	r3, [r7, #11]
 8005964:	2b29      	cmp	r3, #41	@ 0x29
 8005966:	d108      	bne.n	800597a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005968:	f248 0101 	movw	r1, #32769	@ 0x8001
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 fdd3 	bl	8006518 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2221      	movs	r2, #33	@ 0x21
 8005976:	631a      	str	r2, [r3, #48]	@ 0x30
 8005978:	e019      	b.n	80059ae <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800597a:	7afb      	ldrb	r3, [r7, #11]
 800597c:	2b22      	cmp	r3, #34	@ 0x22
 800597e:	d002      	beq.n	8005986 <I2C_ITSlaveCplt+0x56>
 8005980:	7afb      	ldrb	r3, [r7, #11]
 8005982:	2b2a      	cmp	r3, #42	@ 0x2a
 8005984:	d108      	bne.n	8005998 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005986:	f248 0102 	movw	r1, #32770	@ 0x8002
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 fdc4 	bl	8006518 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2222      	movs	r2, #34	@ 0x22
 8005994:	631a      	str	r2, [r3, #48]	@ 0x30
 8005996:	e00a      	b.n	80059ae <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8005998:	7afb      	ldrb	r3, [r7, #11]
 800599a:	2b28      	cmp	r3, #40	@ 0x28
 800599c:	d107      	bne.n	80059ae <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800599e:	f248 0103 	movw	r1, #32771	@ 0x8003
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 fdb8 	bl	8006518 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	685a      	ldr	r2, [r3, #4]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059bc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	6859      	ldr	r1, [r3, #4]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	4b8c      	ldr	r3, [pc, #560]	@ (8005bfc <I2C_ITSlaveCplt+0x2cc>)
 80059ca:	400b      	ands	r3, r1
 80059cc:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 fa85 	bl	8005ede <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	0b9b      	lsrs	r3, r3, #14
 80059d8:	f003 0301 	and.w	r3, r3, #1
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d013      	beq.n	8005a08 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80059ee:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d020      	beq.n	8005a3a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	b29a      	uxth	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005a06:	e018      	b.n	8005a3a <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	0bdb      	lsrs	r3, r3, #15
 8005a0c:	f003 0301 	and.w	r3, r3, #1
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d012      	beq.n	8005a3a <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005a22:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d006      	beq.n	8005a3a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	b29a      	uxth	r2, r3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	089b      	lsrs	r3, r3, #2
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d020      	beq.n	8005a88 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	f023 0304 	bic.w	r3, r3, #4
 8005a4c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a58:	b2d2      	uxtb	r2, r2
 8005a5a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a60:	1c5a      	adds	r2, r3, #1
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00c      	beq.n	8005a88 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a72:	3b01      	subs	r3, #1
 8005a74:	b29a      	uxth	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	3b01      	subs	r3, #1
 8005a82:	b29a      	uxth	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d005      	beq.n	8005a9e <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a96:	f043 0204 	orr.w	r2, r3, #4
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	091b      	lsrs	r3, r3, #4
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d04a      	beq.n	8005b40 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	091b      	lsrs	r3, r3, #4
 8005aae:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d044      	beq.n	8005b40 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d128      	bne.n	8005b12 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b28      	cmp	r3, #40	@ 0x28
 8005aca:	d108      	bne.n	8005ade <I2C_ITSlaveCplt+0x1ae>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ad2:	d104      	bne.n	8005ade <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005ad4:	6979      	ldr	r1, [r7, #20]
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 f894 	bl	8005c04 <I2C_ITListenCplt>
 8005adc:	e030      	b.n	8005b40 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b29      	cmp	r3, #41	@ 0x29
 8005ae8:	d10e      	bne.n	8005b08 <I2C_ITSlaveCplt+0x1d8>
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005af0:	d00a      	beq.n	8005b08 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2210      	movs	r2, #16
 8005af8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f000 f9ef 	bl	8005ede <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f7ff fdec 	bl	80056de <I2C_ITSlaveSeqCplt>
 8005b06:	e01b      	b.n	8005b40 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2210      	movs	r2, #16
 8005b0e:	61da      	str	r2, [r3, #28]
 8005b10:	e016      	b.n	8005b40 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2210      	movs	r2, #16
 8005b18:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b1e:	f043 0204 	orr.w	r2, r3, #4
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d003      	beq.n	8005b34 <I2C_ITSlaveCplt+0x204>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b32:	d105      	bne.n	8005b40 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b38:	4619      	mov	r1, r3
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 f8b8 	bl	8005cb0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d010      	beq.n	8005b78 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 f8a7 	bl	8005cb0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	2b28      	cmp	r3, #40	@ 0x28
 8005b6c:	d141      	bne.n	8005bf2 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005b6e:	6979      	ldr	r1, [r7, #20]
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f000 f847 	bl	8005c04 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005b76:	e03c      	b.n	8005bf2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b80:	d014      	beq.n	8005bac <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f7ff fdab 	bl	80056de <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a1d      	ldr	r2, [pc, #116]	@ (8005c00 <I2C_ITSlaveCplt+0x2d0>)
 8005b8c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2220      	movs	r2, #32
 8005b92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f7ff f854 	bl	8004c52 <HAL_I2C_ListenCpltCallback>
}
 8005baa:	e022      	b.n	8005bf2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	2b22      	cmp	r3, #34	@ 0x22
 8005bb6:	d10e      	bne.n	8005bd6 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f7ff f827 	bl	8004c22 <HAL_I2C_SlaveRxCpltCallback>
}
 8005bd4:	e00d      	b.n	8005bf2 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f7ff f80e 	bl	8004c0e <HAL_I2C_SlaveTxCpltCallback>
}
 8005bf2:	bf00      	nop
 8005bf4:	3718      	adds	r7, #24
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	fe00e800 	.word	0xfe00e800
 8005c00:	ffff0000 	.word	0xffff0000

08005c04 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a26      	ldr	r2, [pc, #152]	@ (8005cac <I2C_ITListenCplt+0xa8>)
 8005c12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	089b      	lsrs	r3, r3, #2
 8005c34:	f003 0301 	and.w	r3, r3, #1
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d022      	beq.n	8005c82 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c46:	b2d2      	uxtb	r2, r2
 8005c48:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c4e:	1c5a      	adds	r2, r3, #1
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d012      	beq.n	8005c82 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c60:	3b01      	subs	r3, #1
 8005c62:	b29a      	uxth	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	b29a      	uxth	r2, r3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c7a:	f043 0204 	orr.w	r2, r3, #4
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005c82:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 fc46 	bl	8006518 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	2210      	movs	r2, #16
 8005c92:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f7fe ffd8 	bl	8004c52 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005ca2:	bf00      	nop
 8005ca4:	3708      	adds	r7, #8
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	ffff0000 	.word	0xffff0000

08005cb0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cc0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a6d      	ldr	r2, [pc, #436]	@ (8005e84 <I2C_ITError+0x1d4>)
 8005cce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	431a      	orrs	r2, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005ce2:	7bfb      	ldrb	r3, [r7, #15]
 8005ce4:	2b28      	cmp	r3, #40	@ 0x28
 8005ce6:	d005      	beq.n	8005cf4 <I2C_ITError+0x44>
 8005ce8:	7bfb      	ldrb	r3, [r7, #15]
 8005cea:	2b29      	cmp	r3, #41	@ 0x29
 8005cec:	d002      	beq.n	8005cf4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005cee:	7bfb      	ldrb	r3, [r7, #15]
 8005cf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cf2:	d10b      	bne.n	8005d0c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005cf4:	2103      	movs	r1, #3
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 fc0e 	bl	8006518 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2228      	movs	r2, #40	@ 0x28
 8005d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	4a60      	ldr	r2, [pc, #384]	@ (8005e88 <I2C_ITError+0x1d8>)
 8005d08:	635a      	str	r2, [r3, #52]	@ 0x34
 8005d0a:	e030      	b.n	8005d6e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005d0c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f000 fc01 	bl	8006518 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f8e1 	bl	8005ede <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b60      	cmp	r3, #96	@ 0x60
 8005d26:	d01f      	beq.n	8005d68 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2220      	movs	r2, #32
 8005d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	f003 0320 	and.w	r3, r3, #32
 8005d3a:	2b20      	cmp	r3, #32
 8005d3c:	d114      	bne.n	8005d68 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	f003 0310 	and.w	r3, r3, #16
 8005d48:	2b10      	cmp	r3, #16
 8005d4a:	d109      	bne.n	8005d60 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2210      	movs	r2, #16
 8005d52:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d58:	f043 0204 	orr.w	r2, r3, #4
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2220      	movs	r2, #32
 8005d66:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d72:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d039      	beq.n	8005df0 <I2C_ITError+0x140>
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	2b11      	cmp	r3, #17
 8005d80:	d002      	beq.n	8005d88 <I2C_ITError+0xd8>
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	2b21      	cmp	r3, #33	@ 0x21
 8005d86:	d133      	bne.n	8005df0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d96:	d107      	bne.n	8005da8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005da6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dac:	4618      	mov	r0, r3
 8005dae:	f7fe f841 	bl	8003e34 <HAL_DMA_GetState>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d017      	beq.n	8005de8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dbc:	4a33      	ldr	r2, [pc, #204]	@ (8005e8c <I2C_ITError+0x1dc>)
 8005dbe:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7fd ff1b 	bl	8003c08 <HAL_DMA_Abort_IT>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d04d      	beq.n	8005e74 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005de2:	4610      	mov	r0, r2
 8005de4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005de6:	e045      	b.n	8005e74 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f000 f851 	bl	8005e90 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005dee:	e041      	b.n	8005e74 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d039      	beq.n	8005e6c <I2C_ITError+0x1bc>
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	2b12      	cmp	r3, #18
 8005dfc:	d002      	beq.n	8005e04 <I2C_ITError+0x154>
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	2b22      	cmp	r3, #34	@ 0x22
 8005e02:	d133      	bne.n	8005e6c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e12:	d107      	bne.n	8005e24 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e22:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fe f803 	bl	8003e34 <HAL_DMA_GetState>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d017      	beq.n	8005e64 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e38:	4a14      	ldr	r2, [pc, #80]	@ (8005e8c <I2C_ITError+0x1dc>)
 8005e3a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f7fd fedd 	bl	8003c08 <HAL_DMA_Abort_IT>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d011      	beq.n	8005e78 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005e5e:	4610      	mov	r0, r2
 8005e60:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e62:	e009      	b.n	8005e78 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 f813 	bl	8005e90 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e6a:	e005      	b.n	8005e78 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 f80f 	bl	8005e90 <I2C_TreatErrorCallback>
  }
}
 8005e72:	e002      	b.n	8005e7a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005e74:	bf00      	nop
 8005e76:	e000      	b.n	8005e7a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e78:	bf00      	nop
}
 8005e7a:	bf00      	nop
 8005e7c:	3710      	adds	r7, #16
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	ffff0000 	.word	0xffff0000
 8005e88:	08004ca3 	.word	0x08004ca3
 8005e8c:	08005feb 	.word	0x08005feb

08005e90 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	2b60      	cmp	r3, #96	@ 0x60
 8005ea2:	d10e      	bne.n	8005ec2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2220      	movs	r2, #32
 8005ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f7fe fee7 	bl	8004c8e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005ec0:	e009      	b.n	8005ed6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f7fe fed2 	bl	8004c7a <HAL_I2C_ErrorCallback>
}
 8005ed6:	bf00      	nop
 8005ed8:	3708      	adds	r7, #8
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b083      	sub	sp, #12
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	699b      	ldr	r3, [r3, #24]
 8005eec:	f003 0302 	and.w	r3, r3, #2
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d103      	bne.n	8005efc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	f003 0301 	and.w	r3, r3, #1
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d007      	beq.n	8005f1a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	699a      	ldr	r2, [r3, #24]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f042 0201 	orr.w	r2, r2, #1
 8005f18:	619a      	str	r2, [r3, #24]
  }
}
 8005f1a:	bf00      	nop
 8005f1c:	370c      	adds	r7, #12
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f24:	4770      	bx	lr

08005f26 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005f26:	b580      	push	{r7, lr}
 8005f28:	b084      	sub	sp, #16
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f32:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005f42:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d104      	bne.n	8005f58 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005f4e:	2120      	movs	r1, #32
 8005f50:	68f8      	ldr	r0, [r7, #12]
 8005f52:	f000 fa5d 	bl	8006410 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8005f56:	e02d      	b.n	8005fb4 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8005f60:	441a      	add	r2, r3
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	2bff      	cmp	r3, #255	@ 0xff
 8005f6e:	d903      	bls.n	8005f78 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	22ff      	movs	r2, #255	@ 0xff
 8005f74:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005f76:	e004      	b.n	8005f82 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f7c:	b29a      	uxth	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	3328      	adds	r3, #40	@ 0x28
 8005f92:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005f98:	f7fd fd62 	bl	8003a60 <HAL_DMA_Start_IT>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d004      	beq.n	8005fac <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005fa2:	2110      	movs	r1, #16
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f7ff fe83 	bl	8005cb0 <I2C_ITError>
}
 8005faa:	e003      	b.n	8005fb4 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8005fac:	2140      	movs	r1, #64	@ 0x40
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	f000 fa2e 	bl	8006410 <I2C_Enable_IRQ>
}
 8005fb4:	bf00      	nop
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc8:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	685a      	ldr	r2, [r3, #4]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005fd8:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005fda:	2110      	movs	r1, #16
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f7ff fe67 	bl	8005cb0 <I2C_ITError>
}
 8005fe2:	bf00      	nop
 8005fe4:	3710      	adds	r7, #16
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b084      	sub	sp, #16
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d003      	beq.n	8006008 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006004:	2200      	movs	r2, #0
 8006006:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800600c:	2b00      	cmp	r3, #0
 800600e:	d003      	beq.n	8006018 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006014:	2200      	movs	r2, #0
 8006016:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f7ff ff39 	bl	8005e90 <I2C_TreatErrorCallback>
}
 800601e:	bf00      	nop
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b084      	sub	sp, #16
 800602a:	af00      	add	r7, sp, #0
 800602c:	60f8      	str	r0, [r7, #12]
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	603b      	str	r3, [r7, #0]
 8006032:	4613      	mov	r3, r2
 8006034:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006036:	e03b      	b.n	80060b0 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006038:	69ba      	ldr	r2, [r7, #24]
 800603a:	6839      	ldr	r1, [r7, #0]
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 f8d5 	bl	80061ec <I2C_IsErrorOccurred>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d001      	beq.n	800604c <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e041      	b.n	80060d0 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006052:	d02d      	beq.n	80060b0 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006054:	f7fd fb4e 	bl	80036f4 <HAL_GetTick>
 8006058:	4602      	mov	r2, r0
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	1ad3      	subs	r3, r2, r3
 800605e:	683a      	ldr	r2, [r7, #0]
 8006060:	429a      	cmp	r2, r3
 8006062:	d302      	bcc.n	800606a <I2C_WaitOnFlagUntilTimeout+0x44>
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d122      	bne.n	80060b0 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	699a      	ldr	r2, [r3, #24]
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	4013      	ands	r3, r2
 8006074:	68ba      	ldr	r2, [r7, #8]
 8006076:	429a      	cmp	r2, r3
 8006078:	bf0c      	ite	eq
 800607a:	2301      	moveq	r3, #1
 800607c:	2300      	movne	r3, #0
 800607e:	b2db      	uxtb	r3, r3
 8006080:	461a      	mov	r2, r3
 8006082:	79fb      	ldrb	r3, [r7, #7]
 8006084:	429a      	cmp	r2, r3
 8006086:	d113      	bne.n	80060b0 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800608c:	f043 0220 	orr.w	r2, r3, #32
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2220      	movs	r2, #32
 8006098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2200      	movs	r2, #0
 80060a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	e00f      	b.n	80060d0 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	699a      	ldr	r2, [r3, #24]
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	4013      	ands	r3, r2
 80060ba:	68ba      	ldr	r2, [r7, #8]
 80060bc:	429a      	cmp	r2, r3
 80060be:	bf0c      	ite	eq
 80060c0:	2301      	moveq	r3, #1
 80060c2:	2300      	movne	r3, #0
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	461a      	mov	r2, r3
 80060c8:	79fb      	ldrb	r3, [r7, #7]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d0b4      	beq.n	8006038 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80060e4:	e033      	b.n	800614e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	68b9      	ldr	r1, [r7, #8]
 80060ea:	68f8      	ldr	r0, [r7, #12]
 80060ec:	f000 f87e 	bl	80061ec <I2C_IsErrorOccurred>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e031      	b.n	800615e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006100:	d025      	beq.n	800614e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006102:	f7fd faf7 	bl	80036f4 <HAL_GetTick>
 8006106:	4602      	mov	r2, r0
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	1ad3      	subs	r3, r2, r3
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	429a      	cmp	r2, r3
 8006110:	d302      	bcc.n	8006118 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d11a      	bne.n	800614e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	f003 0302 	and.w	r3, r3, #2
 8006122:	2b02      	cmp	r3, #2
 8006124:	d013      	beq.n	800614e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800612a:	f043 0220 	orr.w	r2, r3, #32
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2220      	movs	r2, #32
 8006136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e007      	b.n	800615e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	699b      	ldr	r3, [r3, #24]
 8006154:	f003 0302 	and.w	r3, r3, #2
 8006158:	2b02      	cmp	r3, #2
 800615a:	d1c4      	bne.n	80060e6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	3710      	adds	r7, #16
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}

08006166 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006166:	b580      	push	{r7, lr}
 8006168:	b084      	sub	sp, #16
 800616a:	af00      	add	r7, sp, #0
 800616c:	60f8      	str	r0, [r7, #12]
 800616e:	60b9      	str	r1, [r7, #8]
 8006170:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006172:	e02f      	b.n	80061d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	68b9      	ldr	r1, [r7, #8]
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	f000 f837 	bl	80061ec <I2C_IsErrorOccurred>
 800617e:	4603      	mov	r3, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d001      	beq.n	8006188 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e02d      	b.n	80061e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006188:	f7fd fab4 	bl	80036f4 <HAL_GetTick>
 800618c:	4602      	mov	r2, r0
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	68ba      	ldr	r2, [r7, #8]
 8006194:	429a      	cmp	r2, r3
 8006196:	d302      	bcc.n	800619e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d11a      	bne.n	80061d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699b      	ldr	r3, [r3, #24]
 80061a4:	f003 0320 	and.w	r3, r3, #32
 80061a8:	2b20      	cmp	r3, #32
 80061aa:	d013      	beq.n	80061d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061b0:	f043 0220 	orr.w	r2, r3, #32
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2220      	movs	r2, #32
 80061bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2200      	movs	r2, #0
 80061cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	e007      	b.n	80061e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	f003 0320 	and.w	r3, r3, #32
 80061de:	2b20      	cmp	r3, #32
 80061e0:	d1c8      	bne.n	8006174 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b08a      	sub	sp, #40	@ 0x28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061f8:	2300      	movs	r3, #0
 80061fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006206:	2300      	movs	r3, #0
 8006208:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800620e:	69bb      	ldr	r3, [r7, #24]
 8006210:	f003 0310 	and.w	r3, r3, #16
 8006214:	2b00      	cmp	r3, #0
 8006216:	d068      	beq.n	80062ea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2210      	movs	r2, #16
 800621e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006220:	e049      	b.n	80062b6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006228:	d045      	beq.n	80062b6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800622a:	f7fd fa63 	bl	80036f4 <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	68ba      	ldr	r2, [r7, #8]
 8006236:	429a      	cmp	r2, r3
 8006238:	d302      	bcc.n	8006240 <I2C_IsErrorOccurred+0x54>
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d13a      	bne.n	80062b6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800624a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006252:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800625e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006262:	d121      	bne.n	80062a8 <I2C_IsErrorOccurred+0xbc>
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800626a:	d01d      	beq.n	80062a8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800626c:	7cfb      	ldrb	r3, [r7, #19]
 800626e:	2b20      	cmp	r3, #32
 8006270:	d01a      	beq.n	80062a8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006280:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006282:	f7fd fa37 	bl	80036f4 <HAL_GetTick>
 8006286:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006288:	e00e      	b.n	80062a8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800628a:	f7fd fa33 	bl	80036f4 <HAL_GetTick>
 800628e:	4602      	mov	r2, r0
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	1ad3      	subs	r3, r2, r3
 8006294:	2b19      	cmp	r3, #25
 8006296:	d907      	bls.n	80062a8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006298:	6a3b      	ldr	r3, [r7, #32]
 800629a:	f043 0320 	orr.w	r3, r3, #32
 800629e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80062a6:	e006      	b.n	80062b6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	f003 0320 	and.w	r3, r3, #32
 80062b2:	2b20      	cmp	r3, #32
 80062b4:	d1e9      	bne.n	800628a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	699b      	ldr	r3, [r3, #24]
 80062bc:	f003 0320 	and.w	r3, r3, #32
 80062c0:	2b20      	cmp	r3, #32
 80062c2:	d003      	beq.n	80062cc <I2C_IsErrorOccurred+0xe0>
 80062c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d0aa      	beq.n	8006222 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80062cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d103      	bne.n	80062dc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2220      	movs	r2, #32
 80062da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80062dc:	6a3b      	ldr	r3, [r7, #32]
 80062de:	f043 0304 	orr.w	r3, r3, #4
 80062e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	699b      	ldr	r3, [r3, #24]
 80062f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d00b      	beq.n	8006314 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80062fc:	6a3b      	ldr	r3, [r7, #32]
 80062fe:	f043 0301 	orr.w	r3, r3, #1
 8006302:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800630c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800631a:	2b00      	cmp	r3, #0
 800631c:	d00b      	beq.n	8006336 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	f043 0308 	orr.w	r3, r3, #8
 8006324:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800632e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00b      	beq.n	8006358 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	f043 0302 	orr.w	r3, r3, #2
 8006346:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006350:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006358:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800635c:	2b00      	cmp	r3, #0
 800635e:	d01c      	beq.n	800639a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006360:	68f8      	ldr	r0, [r7, #12]
 8006362:	f7ff fdbc 	bl	8005ede <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	6859      	ldr	r1, [r3, #4]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	4b0d      	ldr	r3, [pc, #52]	@ (80063a8 <I2C_IsErrorOccurred+0x1bc>)
 8006372:	400b      	ands	r3, r1
 8006374:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800637a:	6a3b      	ldr	r3, [r7, #32]
 800637c:	431a      	orrs	r2, r3
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2220      	movs	r2, #32
 8006386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800639a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3728      	adds	r7, #40	@ 0x28
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	fe00e800 	.word	0xfe00e800

080063ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b087      	sub	sp, #28
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	607b      	str	r3, [r7, #4]
 80063b6:	460b      	mov	r3, r1
 80063b8:	817b      	strh	r3, [r7, #10]
 80063ba:	4613      	mov	r3, r2
 80063bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063be:	897b      	ldrh	r3, [r7, #10]
 80063c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063c4:	7a7b      	ldrb	r3, [r7, #9]
 80063c6:	041b      	lsls	r3, r3, #16
 80063c8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063cc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063d2:	6a3b      	ldr	r3, [r7, #32]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80063da:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	685a      	ldr	r2, [r3, #4]
 80063e2:	6a3b      	ldr	r3, [r7, #32]
 80063e4:	0d5b      	lsrs	r3, r3, #21
 80063e6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80063ea:	4b08      	ldr	r3, [pc, #32]	@ (800640c <I2C_TransferConfig+0x60>)
 80063ec:	430b      	orrs	r3, r1
 80063ee:	43db      	mvns	r3, r3
 80063f0:	ea02 0103 	and.w	r1, r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	697a      	ldr	r2, [r7, #20]
 80063fa:	430a      	orrs	r2, r1
 80063fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80063fe:	bf00      	nop
 8006400:	371c      	adds	r7, #28
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	03ff63ff 	.word	0x03ff63ff

08006410 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006410:	b480      	push	{r7}
 8006412:	b085      	sub	sp, #20
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	460b      	mov	r3, r1
 800641a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006424:	4a39      	ldr	r2, [pc, #228]	@ (800650c <I2C_Enable_IRQ+0xfc>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d032      	beq.n	8006490 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800642e:	4a38      	ldr	r2, [pc, #224]	@ (8006510 <I2C_Enable_IRQ+0x100>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d02d      	beq.n	8006490 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8006438:	4a36      	ldr	r2, [pc, #216]	@ (8006514 <I2C_Enable_IRQ+0x104>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d028      	beq.n	8006490 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800643e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006442:	2b00      	cmp	r3, #0
 8006444:	da03      	bge.n	800644e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800644c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800644e:	887b      	ldrh	r3, [r7, #2]
 8006450:	f003 0301 	and.w	r3, r3, #1
 8006454:	2b00      	cmp	r3, #0
 8006456:	d003      	beq.n	8006460 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800645e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006460:	887b      	ldrh	r3, [r7, #2]
 8006462:	f003 0302 	and.w	r3, r3, #2
 8006466:	2b00      	cmp	r3, #0
 8006468:	d003      	beq.n	8006472 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8006470:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006472:	887b      	ldrh	r3, [r7, #2]
 8006474:	2b10      	cmp	r3, #16
 8006476:	d103      	bne.n	8006480 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800647e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006480:	887b      	ldrh	r3, [r7, #2]
 8006482:	2b20      	cmp	r3, #32
 8006484:	d133      	bne.n	80064ee <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f043 0320 	orr.w	r3, r3, #32
 800648c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800648e:	e02e      	b.n	80064ee <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006490:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006494:	2b00      	cmp	r3, #0
 8006496:	da03      	bge.n	80064a0 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800649e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80064a0:	887b      	ldrh	r3, [r7, #2]
 80064a2:	f003 0301 	and.w	r3, r3, #1
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d003      	beq.n	80064b2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80064b0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80064b2:	887b      	ldrh	r3, [r7, #2]
 80064b4:	f003 0302 	and.w	r3, r3, #2
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d003      	beq.n	80064c4 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80064c2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80064c4:	887b      	ldrh	r3, [r7, #2]
 80064c6:	2b10      	cmp	r3, #16
 80064c8:	d103      	bne.n	80064d2 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80064d0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80064d2:	887b      	ldrh	r3, [r7, #2]
 80064d4:	2b20      	cmp	r3, #32
 80064d6:	d103      	bne.n	80064e0 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80064de:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80064e0:	887b      	ldrh	r3, [r7, #2]
 80064e2:	2b40      	cmp	r3, #64	@ 0x40
 80064e4:	d103      	bne.n	80064ee <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064ec:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	6819      	ldr	r1, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	430a      	orrs	r2, r1
 80064fc:	601a      	str	r2, [r3, #0]
}
 80064fe:	bf00      	nop
 8006500:	3714      	adds	r7, #20
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop
 800650c:	08004eab 	.word	0x08004eab
 8006510:	080052f1 	.word	0x080052f1
 8006514:	08005091 	.word	0x08005091

08006518 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	460b      	mov	r3, r1
 8006522:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006524:	2300      	movs	r3, #0
 8006526:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006528:	887b      	ldrh	r3, [r7, #2]
 800652a:	f003 0301 	and.w	r3, r3, #1
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00f      	beq.n	8006552 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8006538:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006540:	b2db      	uxtb	r3, r3
 8006542:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006546:	2b28      	cmp	r3, #40	@ 0x28
 8006548:	d003      	beq.n	8006552 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8006550:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006552:	887b      	ldrh	r3, [r7, #2]
 8006554:	f003 0302 	and.w	r3, r3, #2
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00f      	beq.n	800657c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8006562:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800656a:	b2db      	uxtb	r3, r3
 800656c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006570:	2b28      	cmp	r3, #40	@ 0x28
 8006572:	d003      	beq.n	800657c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800657a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800657c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006580:	2b00      	cmp	r3, #0
 8006582:	da03      	bge.n	800658c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800658a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800658c:	887b      	ldrh	r3, [r7, #2]
 800658e:	2b10      	cmp	r3, #16
 8006590:	d103      	bne.n	800659a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8006598:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800659a:	887b      	ldrh	r3, [r7, #2]
 800659c:	2b20      	cmp	r3, #32
 800659e:	d103      	bne.n	80065a8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f043 0320 	orr.w	r3, r3, #32
 80065a6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80065a8:	887b      	ldrh	r3, [r7, #2]
 80065aa:	2b40      	cmp	r3, #64	@ 0x40
 80065ac:	d103      	bne.n	80065b6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065b4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6819      	ldr	r1, [r3, #0]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	43da      	mvns	r2, r3
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	400a      	ands	r2, r1
 80065c6:	601a      	str	r2, [r3, #0]
}
 80065c8:	bf00      	nop
 80065ca:	3714      	adds	r7, #20
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	2b20      	cmp	r3, #32
 80065e8:	d138      	bne.n	800665c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80065f4:	2302      	movs	r3, #2
 80065f6:	e032      	b.n	800665e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2224      	movs	r2, #36	@ 0x24
 8006604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f022 0201 	bic.w	r2, r2, #1
 8006616:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006626:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	6819      	ldr	r1, [r3, #0]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	683a      	ldr	r2, [r7, #0]
 8006634:	430a      	orrs	r2, r1
 8006636:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f042 0201 	orr.w	r2, r2, #1
 8006646:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2220      	movs	r2, #32
 800664c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006658:	2300      	movs	r3, #0
 800665a:	e000      	b.n	800665e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800665c:	2302      	movs	r3, #2
  }
}
 800665e:	4618      	mov	r0, r3
 8006660:	370c      	adds	r7, #12
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr

0800666a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800666a:	b480      	push	{r7}
 800666c:	b085      	sub	sp, #20
 800666e:	af00      	add	r7, sp, #0
 8006670:	6078      	str	r0, [r7, #4]
 8006672:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800667a:	b2db      	uxtb	r3, r3
 800667c:	2b20      	cmp	r3, #32
 800667e:	d139      	bne.n	80066f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006686:	2b01      	cmp	r3, #1
 8006688:	d101      	bne.n	800668e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800668a:	2302      	movs	r3, #2
 800668c:	e033      	b.n	80066f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2201      	movs	r2, #1
 8006692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2224      	movs	r2, #36	@ 0x24
 800669a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f022 0201 	bic.w	r2, r2, #1
 80066ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80066bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	021b      	lsls	r3, r3, #8
 80066c2:	68fa      	ldr	r2, [r7, #12]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68fa      	ldr	r2, [r7, #12]
 80066ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f042 0201 	orr.w	r2, r2, #1
 80066de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2220      	movs	r2, #32
 80066e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80066f0:	2300      	movs	r3, #0
 80066f2:	e000      	b.n	80066f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80066f4:	2302      	movs	r3, #2
  }
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3714      	adds	r7, #20
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr

08006702 <HAL_PWR_PVDCallback>:
/**
  * @brief PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8006702:	b480      	push	{r7}
 8006704:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
   */
}
 8006706:	bf00      	nop
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006710:	b480      	push	{r7}
 8006712:	b085      	sub	sp, #20
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d141      	bne.n	80067a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800671e:	4b4b      	ldr	r3, [pc, #300]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800672a:	d131      	bne.n	8006790 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800672c:	4b47      	ldr	r3, [pc, #284]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800672e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006732:	4a46      	ldr	r2, [pc, #280]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006734:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006738:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800673c:	4b43      	ldr	r3, [pc, #268]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006744:	4a41      	ldr	r2, [pc, #260]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006746:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800674a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800674c:	4b40      	ldr	r3, [pc, #256]	@ (8006850 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	2232      	movs	r2, #50	@ 0x32
 8006752:	fb02 f303 	mul.w	r3, r2, r3
 8006756:	4a3f      	ldr	r2, [pc, #252]	@ (8006854 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006758:	fba2 2303 	umull	r2, r3, r2, r3
 800675c:	0c9b      	lsrs	r3, r3, #18
 800675e:	3301      	adds	r3, #1
 8006760:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006762:	e002      	b.n	800676a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	3b01      	subs	r3, #1
 8006768:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800676a:	4b38      	ldr	r3, [pc, #224]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800676c:	695b      	ldr	r3, [r3, #20]
 800676e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006772:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006776:	d102      	bne.n	800677e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1f2      	bne.n	8006764 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800677e:	4b33      	ldr	r3, [pc, #204]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800678a:	d158      	bne.n	800683e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800678c:	2303      	movs	r3, #3
 800678e:	e057      	b.n	8006840 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006790:	4b2e      	ldr	r3, [pc, #184]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006796:	4a2d      	ldr	r2, [pc, #180]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006798:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800679c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80067a0:	e04d      	b.n	800683e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067a8:	d141      	bne.n	800682e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80067aa:	4b28      	ldr	r3, [pc, #160]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80067b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067b6:	d131      	bne.n	800681c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067b8:	4b24      	ldr	r3, [pc, #144]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067be:	4a23      	ldr	r2, [pc, #140]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80067c8:	4b20      	ldr	r3, [pc, #128]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80067d0:	4a1e      	ldr	r2, [pc, #120]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80067d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80067d8:	4b1d      	ldr	r3, [pc, #116]	@ (8006850 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2232      	movs	r2, #50	@ 0x32
 80067de:	fb02 f303 	mul.w	r3, r2, r3
 80067e2:	4a1c      	ldr	r2, [pc, #112]	@ (8006854 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80067e4:	fba2 2303 	umull	r2, r3, r2, r3
 80067e8:	0c9b      	lsrs	r3, r3, #18
 80067ea:	3301      	adds	r3, #1
 80067ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067ee:	e002      	b.n	80067f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	3b01      	subs	r3, #1
 80067f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067f6:	4b15      	ldr	r3, [pc, #84]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067f8:	695b      	ldr	r3, [r3, #20]
 80067fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006802:	d102      	bne.n	800680a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1f2      	bne.n	80067f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800680a:	4b10      	ldr	r3, [pc, #64]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006812:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006816:	d112      	bne.n	800683e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e011      	b.n	8006840 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800681c:	4b0b      	ldr	r3, [pc, #44]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800681e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006822:	4a0a      	ldr	r2, [pc, #40]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006824:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006828:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800682c:	e007      	b.n	800683e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800682e:	4b07      	ldr	r3, [pc, #28]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006836:	4a05      	ldr	r2, [pc, #20]	@ (800684c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006838:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800683c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr
 800684c:	40007000 	.word	0x40007000
 8006850:	20000100 	.word	0x20000100
 8006854:	431bde83 	.word	0x431bde83

08006858 <HAL_PWREx_PVD_PVM_IRQHandler>:
  * @brief This function handles the PWR PVD/PVMx interrupt request.
  * @note This API should be called under the PVD_PVM_IRQHandler().
  * @retval None
  */
void HAL_PWREx_PVD_PVM_IRQHandler(void)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0U)
 800685c:	4b1c      	ldr	r3, [pc, #112]	@ (80068d0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 800685e:	695b      	ldr	r3, [r3, #20]
 8006860:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006864:	2b00      	cmp	r3, #0
 8006866:	d005      	beq.n	8006874 <HAL_PWREx_PVD_PVM_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8006868:	f7ff ff4b 	bl	8006702 <HAL_PWR_PVDCallback>

    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 800686c:	4b18      	ldr	r3, [pc, #96]	@ (80068d0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 800686e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006872:	615a      	str	r2, [r3, #20]
  }
  /* Next, successively check PVMx exti flags */
#if defined(PWR_CR2_PVME1)
  if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0U)
 8006874:	4b16      	ldr	r3, [pc, #88]	@ (80068d0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8006876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006878:	f003 0308 	and.w	r3, r3, #8
 800687c:	2b00      	cmp	r3, #0
 800687e:	d004      	beq.n	800688a <HAL_PWREx_PVD_PVM_IRQHandler+0x32>
  {
    /* PWR PVM1 interrupt user callback */
    HAL_PWREx_PVM1Callback();
 8006880:	f000 f828 	bl	80068d4 <HAL_PWREx_PVM1Callback>

    /* Clear PVM1 exti pending bit */
    __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 8006884:	4b12      	ldr	r3, [pc, #72]	@ (80068d0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8006886:	2208      	movs	r2, #8
 8006888:	635a      	str	r2, [r3, #52]	@ 0x34
  }
#endif /* PWR_CR2_PVME1 */
#if defined(PWR_CR2_PVME2)
  if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0U)
 800688a:	4b11      	ldr	r3, [pc, #68]	@ (80068d0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 800688c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800688e:	f003 0310 	and.w	r3, r3, #16
 8006892:	2b00      	cmp	r3, #0
 8006894:	d004      	beq.n	80068a0 <HAL_PWREx_PVD_PVM_IRQHandler+0x48>
  {
    /* PWR PVM2 interrupt user callback */
    HAL_PWREx_PVM2Callback();
 8006896:	f000 f824 	bl	80068e2 <HAL_PWREx_PVM2Callback>

    /* Clear PVM2 exti pending bit */
    __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
 800689a:	4b0d      	ldr	r3, [pc, #52]	@ (80068d0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 800689c:	2210      	movs	r2, #16
 800689e:	635a      	str	r2, [r3, #52]	@ 0x34
  }
#endif /* PWR_CR2_PVME2 */
  if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0U)
 80068a0:	4b0b      	ldr	r3, [pc, #44]	@ (80068d0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80068a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068a4:	f003 0320 	and.w	r3, r3, #32
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d004      	beq.n	80068b6 <HAL_PWREx_PVD_PVM_IRQHandler+0x5e>
  {
    /* PWR PVM3 interrupt user callback */
    HAL_PWREx_PVM3Callback();
 80068ac:	f000 f820 	bl	80068f0 <HAL_PWREx_PVM3Callback>

    /* Clear PVM3 exti pending bit */
    __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 80068b0:	4b07      	ldr	r3, [pc, #28]	@ (80068d0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80068b2:	2220      	movs	r2, #32
 80068b4:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0U)
 80068b6:	4b06      	ldr	r3, [pc, #24]	@ (80068d0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80068b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d004      	beq.n	80068cc <HAL_PWREx_PVD_PVM_IRQHandler+0x74>
  {
    /* PWR PVM4 interrupt user callback */
    HAL_PWREx_PVM4Callback();
 80068c2:	f000 f81c 	bl	80068fe <HAL_PWREx_PVM4Callback>

    /* Clear PVM4 exti pending bit */
    __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
 80068c6:	4b02      	ldr	r3, [pc, #8]	@ (80068d0 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80068c8:	2240      	movs	r2, #64	@ 0x40
 80068ca:	635a      	str	r2, [r3, #52]	@ 0x34
  }
}
 80068cc:	bf00      	nop
 80068ce:	bd80      	pop	{r7, pc}
 80068d0:	40010400 	.word	0x40010400

080068d4 <HAL_PWREx_PVM1Callback>:
/**
  * @brief PWR PVM1 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM1Callback(void)
{
 80068d4:	b480      	push	{r7}
 80068d6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM1Callback() API can be implemented in the user file
   */
}
 80068d8:	bf00      	nop
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr

080068e2 <HAL_PWREx_PVM2Callback>:
/**
  * @brief PWR PVM2 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM2Callback(void)
{
 80068e2:	b480      	push	{r7}
 80068e4:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM2Callback() API can be implemented in the user file
   */
}
 80068e6:	bf00      	nop
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <HAL_PWREx_PVM3Callback>:
/**
  * @brief PWR PVM3 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM3Callback(void)
{
 80068f0:	b480      	push	{r7}
 80068f2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM3Callback() API can be implemented in the user file
   */
}
 80068f4:	bf00      	nop
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr

080068fe <HAL_PWREx_PVM4Callback>:
/**
  * @brief PWR PVM4 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM4Callback(void)
{
 80068fe:	b480      	push	{r7}
 8006900:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM4Callback() API can be implemented in the user file
   */
}
 8006902:	bf00      	nop
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800690c:	b480      	push	{r7}
 800690e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006910:	4b05      	ldr	r3, [pc, #20]	@ (8006928 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	4a04      	ldr	r2, [pc, #16]	@ (8006928 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006916:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800691a:	6093      	str	r3, [r2, #8]
}
 800691c:	bf00      	nop
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr
 8006926:	bf00      	nop
 8006928:	40007000 	.word	0x40007000

0800692c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b088      	sub	sp, #32
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d101      	bne.n	800693e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	e2fe      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d075      	beq.n	8006a36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800694a:	4b97      	ldr	r3, [pc, #604]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 030c 	and.w	r3, r3, #12
 8006952:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006954:	4b94      	ldr	r3, [pc, #592]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	f003 0303 	and.w	r3, r3, #3
 800695c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	2b0c      	cmp	r3, #12
 8006962:	d102      	bne.n	800696a <HAL_RCC_OscConfig+0x3e>
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	2b03      	cmp	r3, #3
 8006968:	d002      	beq.n	8006970 <HAL_RCC_OscConfig+0x44>
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	2b08      	cmp	r3, #8
 800696e:	d10b      	bne.n	8006988 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006970:	4b8d      	ldr	r3, [pc, #564]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006978:	2b00      	cmp	r3, #0
 800697a:	d05b      	beq.n	8006a34 <HAL_RCC_OscConfig+0x108>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d157      	bne.n	8006a34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	e2d9      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006990:	d106      	bne.n	80069a0 <HAL_RCC_OscConfig+0x74>
 8006992:	4b85      	ldr	r3, [pc, #532]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a84      	ldr	r2, [pc, #528]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800699c:	6013      	str	r3, [r2, #0]
 800699e:	e01d      	b.n	80069dc <HAL_RCC_OscConfig+0xb0>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069a8:	d10c      	bne.n	80069c4 <HAL_RCC_OscConfig+0x98>
 80069aa:	4b7f      	ldr	r3, [pc, #508]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a7e      	ldr	r2, [pc, #504]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 80069b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80069b4:	6013      	str	r3, [r2, #0]
 80069b6:	4b7c      	ldr	r3, [pc, #496]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a7b      	ldr	r2, [pc, #492]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 80069bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069c0:	6013      	str	r3, [r2, #0]
 80069c2:	e00b      	b.n	80069dc <HAL_RCC_OscConfig+0xb0>
 80069c4:	4b78      	ldr	r3, [pc, #480]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a77      	ldr	r2, [pc, #476]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 80069ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069ce:	6013      	str	r3, [r2, #0]
 80069d0:	4b75      	ldr	r3, [pc, #468]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a74      	ldr	r2, [pc, #464]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 80069d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80069da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d013      	beq.n	8006a0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069e4:	f7fc fe86 	bl	80036f4 <HAL_GetTick>
 80069e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80069ea:	e008      	b.n	80069fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80069ec:	f7fc fe82 	bl	80036f4 <HAL_GetTick>
 80069f0:	4602      	mov	r2, r0
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	1ad3      	subs	r3, r2, r3
 80069f6:	2b64      	cmp	r3, #100	@ 0x64
 80069f8:	d901      	bls.n	80069fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80069fa:	2303      	movs	r3, #3
 80069fc:	e29e      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80069fe:	4b6a      	ldr	r3, [pc, #424]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d0f0      	beq.n	80069ec <HAL_RCC_OscConfig+0xc0>
 8006a0a:	e014      	b.n	8006a36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a0c:	f7fc fe72 	bl	80036f4 <HAL_GetTick>
 8006a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a12:	e008      	b.n	8006a26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a14:	f7fc fe6e 	bl	80036f4 <HAL_GetTick>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	2b64      	cmp	r3, #100	@ 0x64
 8006a20:	d901      	bls.n	8006a26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e28a      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a26:	4b60      	ldr	r3, [pc, #384]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d1f0      	bne.n	8006a14 <HAL_RCC_OscConfig+0xe8>
 8006a32:	e000      	b.n	8006a36 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f003 0302 	and.w	r3, r3, #2
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d075      	beq.n	8006b2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a42:	4b59      	ldr	r3, [pc, #356]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	f003 030c 	and.w	r3, r3, #12
 8006a4a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a4c:	4b56      	ldr	r3, [pc, #344]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	f003 0303 	and.w	r3, r3, #3
 8006a54:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	2b0c      	cmp	r3, #12
 8006a5a:	d102      	bne.n	8006a62 <HAL_RCC_OscConfig+0x136>
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	2b02      	cmp	r3, #2
 8006a60:	d002      	beq.n	8006a68 <HAL_RCC_OscConfig+0x13c>
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	2b04      	cmp	r3, #4
 8006a66:	d11f      	bne.n	8006aa8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a68:	4b4f      	ldr	r3, [pc, #316]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d005      	beq.n	8006a80 <HAL_RCC_OscConfig+0x154>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d101      	bne.n	8006a80 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e25d      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a80:	4b49      	ldr	r3, [pc, #292]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	061b      	lsls	r3, r3, #24
 8006a8e:	4946      	ldr	r1, [pc, #280]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006a90:	4313      	orrs	r3, r2
 8006a92:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006a94:	4b45      	ldr	r3, [pc, #276]	@ (8006bac <HAL_RCC_OscConfig+0x280>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7fb fb13 	bl	80020c4 <HAL_InitTick>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d043      	beq.n	8006b2c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e249      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d023      	beq.n	8006af8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ab0:	4b3d      	ldr	r3, [pc, #244]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a3c      	ldr	r2, [pc, #240]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006ab6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006aba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006abc:	f7fc fe1a 	bl	80036f4 <HAL_GetTick>
 8006ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ac2:	e008      	b.n	8006ad6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ac4:	f7fc fe16 	bl	80036f4 <HAL_GetTick>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	1ad3      	subs	r3, r2, r3
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	d901      	bls.n	8006ad6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006ad2:	2303      	movs	r3, #3
 8006ad4:	e232      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ad6:	4b34      	ldr	r3, [pc, #208]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d0f0      	beq.n	8006ac4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ae2:	4b31      	ldr	r3, [pc, #196]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	691b      	ldr	r3, [r3, #16]
 8006aee:	061b      	lsls	r3, r3, #24
 8006af0:	492d      	ldr	r1, [pc, #180]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006af2:	4313      	orrs	r3, r2
 8006af4:	604b      	str	r3, [r1, #4]
 8006af6:	e01a      	b.n	8006b2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006af8:	4b2b      	ldr	r3, [pc, #172]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a2a      	ldr	r2, [pc, #168]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006afe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b04:	f7fc fdf6 	bl	80036f4 <HAL_GetTick>
 8006b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b0a:	e008      	b.n	8006b1e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b0c:	f7fc fdf2 	bl	80036f4 <HAL_GetTick>
 8006b10:	4602      	mov	r2, r0
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	1ad3      	subs	r3, r2, r3
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d901      	bls.n	8006b1e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e20e      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b1e:	4b22      	ldr	r3, [pc, #136]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d1f0      	bne.n	8006b0c <HAL_RCC_OscConfig+0x1e0>
 8006b2a:	e000      	b.n	8006b2e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b2c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 0308 	and.w	r3, r3, #8
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d041      	beq.n	8006bbe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d01c      	beq.n	8006b7c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b42:	4b19      	ldr	r3, [pc, #100]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006b44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b48:	4a17      	ldr	r2, [pc, #92]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006b4a:	f043 0301 	orr.w	r3, r3, #1
 8006b4e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b52:	f7fc fdcf 	bl	80036f4 <HAL_GetTick>
 8006b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b58:	e008      	b.n	8006b6c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b5a:	f7fc fdcb 	bl	80036f4 <HAL_GetTick>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	1ad3      	subs	r3, r2, r3
 8006b64:	2b02      	cmp	r3, #2
 8006b66:	d901      	bls.n	8006b6c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006b68:	2303      	movs	r3, #3
 8006b6a:	e1e7      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006b6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b72:	f003 0302 	and.w	r3, r3, #2
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d0ef      	beq.n	8006b5a <HAL_RCC_OscConfig+0x22e>
 8006b7a:	e020      	b.n	8006bbe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b82:	4a09      	ldr	r2, [pc, #36]	@ (8006ba8 <HAL_RCC_OscConfig+0x27c>)
 8006b84:	f023 0301 	bic.w	r3, r3, #1
 8006b88:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b8c:	f7fc fdb2 	bl	80036f4 <HAL_GetTick>
 8006b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006b92:	e00d      	b.n	8006bb0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b94:	f7fc fdae 	bl	80036f4 <HAL_GetTick>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	1ad3      	subs	r3, r2, r3
 8006b9e:	2b02      	cmp	r3, #2
 8006ba0:	d906      	bls.n	8006bb0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	e1ca      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
 8006ba6:	bf00      	nop
 8006ba8:	40021000 	.word	0x40021000
 8006bac:	20000108 	.word	0x20000108
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bb0:	4b8c      	ldr	r3, [pc, #560]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bb6:	f003 0302 	and.w	r3, r3, #2
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1ea      	bne.n	8006b94 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0304 	and.w	r3, r3, #4
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	f000 80a6 	beq.w	8006d18 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006bd0:	4b84      	ldr	r3, [pc, #528]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d101      	bne.n	8006be0 <HAL_RCC_OscConfig+0x2b4>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e000      	b.n	8006be2 <HAL_RCC_OscConfig+0x2b6>
 8006be0:	2300      	movs	r3, #0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00d      	beq.n	8006c02 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006be6:	4b7f      	ldr	r3, [pc, #508]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bea:	4a7e      	ldr	r2, [pc, #504]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006bec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8006bf2:	4b7c      	ldr	r3, [pc, #496]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bfa:	60fb      	str	r3, [r7, #12]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c02:	4b79      	ldr	r3, [pc, #484]	@ (8006de8 <HAL_RCC_OscConfig+0x4bc>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d118      	bne.n	8006c40 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c0e:	4b76      	ldr	r3, [pc, #472]	@ (8006de8 <HAL_RCC_OscConfig+0x4bc>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a75      	ldr	r2, [pc, #468]	@ (8006de8 <HAL_RCC_OscConfig+0x4bc>)
 8006c14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c1a:	f7fc fd6b 	bl	80036f4 <HAL_GetTick>
 8006c1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c20:	e008      	b.n	8006c34 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c22:	f7fc fd67 	bl	80036f4 <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e183      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c34:	4b6c      	ldr	r3, [pc, #432]	@ (8006de8 <HAL_RCC_OscConfig+0x4bc>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d0f0      	beq.n	8006c22 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d108      	bne.n	8006c5a <HAL_RCC_OscConfig+0x32e>
 8006c48:	4b66      	ldr	r3, [pc, #408]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c4e:	4a65      	ldr	r2, [pc, #404]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006c50:	f043 0301 	orr.w	r3, r3, #1
 8006c54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c58:	e024      	b.n	8006ca4 <HAL_RCC_OscConfig+0x378>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	2b05      	cmp	r3, #5
 8006c60:	d110      	bne.n	8006c84 <HAL_RCC_OscConfig+0x358>
 8006c62:	4b60      	ldr	r3, [pc, #384]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c68:	4a5e      	ldr	r2, [pc, #376]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006c6a:	f043 0304 	orr.w	r3, r3, #4
 8006c6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c72:	4b5c      	ldr	r3, [pc, #368]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c78:	4a5a      	ldr	r2, [pc, #360]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006c7a:	f043 0301 	orr.w	r3, r3, #1
 8006c7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c82:	e00f      	b.n	8006ca4 <HAL_RCC_OscConfig+0x378>
 8006c84:	4b57      	ldr	r3, [pc, #348]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c8a:	4a56      	ldr	r2, [pc, #344]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006c8c:	f023 0301 	bic.w	r3, r3, #1
 8006c90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c94:	4b53      	ldr	r3, [pc, #332]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c9a:	4a52      	ldr	r2, [pc, #328]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006c9c:	f023 0304 	bic.w	r3, r3, #4
 8006ca0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d016      	beq.n	8006cda <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cac:	f7fc fd22 	bl	80036f4 <HAL_GetTick>
 8006cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cb2:	e00a      	b.n	8006cca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cb4:	f7fc fd1e 	bl	80036f4 <HAL_GetTick>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	1ad3      	subs	r3, r2, r3
 8006cbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d901      	bls.n	8006cca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	e138      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cca:	4b46      	ldr	r3, [pc, #280]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cd0:	f003 0302 	and.w	r3, r3, #2
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d0ed      	beq.n	8006cb4 <HAL_RCC_OscConfig+0x388>
 8006cd8:	e015      	b.n	8006d06 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cda:	f7fc fd0b 	bl	80036f4 <HAL_GetTick>
 8006cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ce0:	e00a      	b.n	8006cf8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ce2:	f7fc fd07 	bl	80036f4 <HAL_GetTick>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	1ad3      	subs	r3, r2, r3
 8006cec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d901      	bls.n	8006cf8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	e121      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006cf8:	4b3a      	ldr	r3, [pc, #232]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cfe:	f003 0302 	and.w	r3, r3, #2
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1ed      	bne.n	8006ce2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006d06:	7ffb      	ldrb	r3, [r7, #31]
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d105      	bne.n	8006d18 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d0c:	4b35      	ldr	r3, [pc, #212]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d10:	4a34      	ldr	r2, [pc, #208]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006d12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d16:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0320 	and.w	r3, r3, #32
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d03c      	beq.n	8006d9e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	699b      	ldr	r3, [r3, #24]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d01c      	beq.n	8006d66 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006d2c:	4b2d      	ldr	r3, [pc, #180]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006d2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d32:	4a2c      	ldr	r2, [pc, #176]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006d34:	f043 0301 	orr.w	r3, r3, #1
 8006d38:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d3c:	f7fc fcda 	bl	80036f4 <HAL_GetTick>
 8006d40:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d42:	e008      	b.n	8006d56 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d44:	f7fc fcd6 	bl	80036f4 <HAL_GetTick>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	1ad3      	subs	r3, r2, r3
 8006d4e:	2b02      	cmp	r3, #2
 8006d50:	d901      	bls.n	8006d56 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006d52:	2303      	movs	r3, #3
 8006d54:	e0f2      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d56:	4b23      	ldr	r3, [pc, #140]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006d58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d5c:	f003 0302 	and.w	r3, r3, #2
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d0ef      	beq.n	8006d44 <HAL_RCC_OscConfig+0x418>
 8006d64:	e01b      	b.n	8006d9e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006d66:	4b1f      	ldr	r3, [pc, #124]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006d68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d6c:	4a1d      	ldr	r2, [pc, #116]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006d6e:	f023 0301 	bic.w	r3, r3, #1
 8006d72:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d76:	f7fc fcbd 	bl	80036f4 <HAL_GetTick>
 8006d7a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006d7c:	e008      	b.n	8006d90 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d7e:	f7fc fcb9 	bl	80036f4 <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d901      	bls.n	8006d90 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e0d5      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006d90:	4b14      	ldr	r3, [pc, #80]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006d92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d96:	f003 0302 	and.w	r3, r3, #2
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1ef      	bne.n	8006d7e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	69db      	ldr	r3, [r3, #28]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	f000 80c9 	beq.w	8006f3a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006da8:	4b0e      	ldr	r3, [pc, #56]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	f003 030c 	and.w	r3, r3, #12
 8006db0:	2b0c      	cmp	r3, #12
 8006db2:	f000 8083 	beq.w	8006ebc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	69db      	ldr	r3, [r3, #28]
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	d15e      	bne.n	8006e7c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dbe:	4b09      	ldr	r3, [pc, #36]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a08      	ldr	r2, [pc, #32]	@ (8006de4 <HAL_RCC_OscConfig+0x4b8>)
 8006dc4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dca:	f7fc fc93 	bl	80036f4 <HAL_GetTick>
 8006dce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006dd0:	e00c      	b.n	8006dec <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dd2:	f7fc fc8f 	bl	80036f4 <HAL_GetTick>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	1ad3      	subs	r3, r2, r3
 8006ddc:	2b02      	cmp	r3, #2
 8006dde:	d905      	bls.n	8006dec <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006de0:	2303      	movs	r3, #3
 8006de2:	e0ab      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
 8006de4:	40021000 	.word	0x40021000
 8006de8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006dec:	4b55      	ldr	r3, [pc, #340]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1ec      	bne.n	8006dd2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006df8:	4b52      	ldr	r3, [pc, #328]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006dfa:	68da      	ldr	r2, [r3, #12]
 8006dfc:	4b52      	ldr	r3, [pc, #328]	@ (8006f48 <HAL_RCC_OscConfig+0x61c>)
 8006dfe:	4013      	ands	r3, r2
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	6a11      	ldr	r1, [r2, #32]
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006e08:	3a01      	subs	r2, #1
 8006e0a:	0112      	lsls	r2, r2, #4
 8006e0c:	4311      	orrs	r1, r2
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006e12:	0212      	lsls	r2, r2, #8
 8006e14:	4311      	orrs	r1, r2
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006e1a:	0852      	lsrs	r2, r2, #1
 8006e1c:	3a01      	subs	r2, #1
 8006e1e:	0552      	lsls	r2, r2, #21
 8006e20:	4311      	orrs	r1, r2
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006e26:	0852      	lsrs	r2, r2, #1
 8006e28:	3a01      	subs	r2, #1
 8006e2a:	0652      	lsls	r2, r2, #25
 8006e2c:	4311      	orrs	r1, r2
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006e32:	06d2      	lsls	r2, r2, #27
 8006e34:	430a      	orrs	r2, r1
 8006e36:	4943      	ldr	r1, [pc, #268]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e3c:	4b41      	ldr	r3, [pc, #260]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a40      	ldr	r2, [pc, #256]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e46:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006e48:	4b3e      	ldr	r3, [pc, #248]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	4a3d      	ldr	r2, [pc, #244]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006e4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e52:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e54:	f7fc fc4e 	bl	80036f4 <HAL_GetTick>
 8006e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e5a:	e008      	b.n	8006e6e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e5c:	f7fc fc4a 	bl	80036f4 <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	d901      	bls.n	8006e6e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e066      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e6e:	4b35      	ldr	r3, [pc, #212]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d0f0      	beq.n	8006e5c <HAL_RCC_OscConfig+0x530>
 8006e7a:	e05e      	b.n	8006f3a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e7c:	4b31      	ldr	r3, [pc, #196]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a30      	ldr	r2, [pc, #192]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006e82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e88:	f7fc fc34 	bl	80036f4 <HAL_GetTick>
 8006e8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e8e:	e008      	b.n	8006ea2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e90:	f7fc fc30 	bl	80036f4 <HAL_GetTick>
 8006e94:	4602      	mov	r2, r0
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	1ad3      	subs	r3, r2, r3
 8006e9a:	2b02      	cmp	r3, #2
 8006e9c:	d901      	bls.n	8006ea2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e04c      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ea2:	4b28      	ldr	r3, [pc, #160]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1f0      	bne.n	8006e90 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006eae:	4b25      	ldr	r3, [pc, #148]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006eb0:	68da      	ldr	r2, [r3, #12]
 8006eb2:	4924      	ldr	r1, [pc, #144]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006eb4:	4b25      	ldr	r3, [pc, #148]	@ (8006f4c <HAL_RCC_OscConfig+0x620>)
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	60cb      	str	r3, [r1, #12]
 8006eba:	e03e      	b.n	8006f3a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	69db      	ldr	r3, [r3, #28]
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d101      	bne.n	8006ec8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e039      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006ec8:	4b1e      	ldr	r3, [pc, #120]	@ (8006f44 <HAL_RCC_OscConfig+0x618>)
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	f003 0203 	and.w	r2, r3, #3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6a1b      	ldr	r3, [r3, #32]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d12c      	bne.n	8006f36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee6:	3b01      	subs	r3, #1
 8006ee8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006eea:	429a      	cmp	r2, r3
 8006eec:	d123      	bne.n	8006f36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ef8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006efa:	429a      	cmp	r2, r3
 8006efc:	d11b      	bne.n	8006f36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f08:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d113      	bne.n	8006f36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f18:	085b      	lsrs	r3, r3, #1
 8006f1a:	3b01      	subs	r3, #1
 8006f1c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d109      	bne.n	8006f36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f2c:	085b      	lsrs	r3, r3, #1
 8006f2e:	3b01      	subs	r3, #1
 8006f30:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d001      	beq.n	8006f3a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e000      	b.n	8006f3c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006f3a:	2300      	movs	r3, #0
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3720      	adds	r7, #32
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	40021000 	.word	0x40021000
 8006f48:	019f800c 	.word	0x019f800c
 8006f4c:	feeefffc 	.word	0xfeeefffc

08006f50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b086      	sub	sp, #24
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d101      	bne.n	8006f68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	e11e      	b.n	80071a6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f68:	4b91      	ldr	r3, [pc, #580]	@ (80071b0 <HAL_RCC_ClockConfig+0x260>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 030f 	and.w	r3, r3, #15
 8006f70:	683a      	ldr	r2, [r7, #0]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d910      	bls.n	8006f98 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f76:	4b8e      	ldr	r3, [pc, #568]	@ (80071b0 <HAL_RCC_ClockConfig+0x260>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f023 020f 	bic.w	r2, r3, #15
 8006f7e:	498c      	ldr	r1, [pc, #560]	@ (80071b0 <HAL_RCC_ClockConfig+0x260>)
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f86:	4b8a      	ldr	r3, [pc, #552]	@ (80071b0 <HAL_RCC_ClockConfig+0x260>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f003 030f 	and.w	r3, r3, #15
 8006f8e:	683a      	ldr	r2, [r7, #0]
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d001      	beq.n	8006f98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	e106      	b.n	80071a6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0301 	and.w	r3, r3, #1
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d073      	beq.n	800708c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	2b03      	cmp	r3, #3
 8006faa:	d129      	bne.n	8007000 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fac:	4b81      	ldr	r3, [pc, #516]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d101      	bne.n	8006fbc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e0f4      	b.n	80071a6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006fbc:	f000 f9ce 	bl	800735c <RCC_GetSysClockFreqFromPLLSource>
 8006fc0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	4a7c      	ldr	r2, [pc, #496]	@ (80071b8 <HAL_RCC_ClockConfig+0x268>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d93f      	bls.n	800704a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006fca:	4b7a      	ldr	r3, [pc, #488]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d009      	beq.n	8006fea <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d033      	beq.n	800704a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d12f      	bne.n	800704a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006fea:	4b72      	ldr	r3, [pc, #456]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ff2:	4a70      	ldr	r2, [pc, #448]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 8006ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ff8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006ffa:	2380      	movs	r3, #128	@ 0x80
 8006ffc:	617b      	str	r3, [r7, #20]
 8006ffe:	e024      	b.n	800704a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	2b02      	cmp	r3, #2
 8007006:	d107      	bne.n	8007018 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007008:	4b6a      	ldr	r3, [pc, #424]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007010:	2b00      	cmp	r3, #0
 8007012:	d109      	bne.n	8007028 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e0c6      	b.n	80071a6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007018:	4b66      	ldr	r3, [pc, #408]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007020:	2b00      	cmp	r3, #0
 8007022:	d101      	bne.n	8007028 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	e0be      	b.n	80071a6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007028:	f000 f8ce 	bl	80071c8 <HAL_RCC_GetSysClockFreq>
 800702c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	4a61      	ldr	r2, [pc, #388]	@ (80071b8 <HAL_RCC_ClockConfig+0x268>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d909      	bls.n	800704a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007036:	4b5f      	ldr	r3, [pc, #380]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800703e:	4a5d      	ldr	r2, [pc, #372]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 8007040:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007044:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007046:	2380      	movs	r3, #128	@ 0x80
 8007048:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800704a:	4b5a      	ldr	r3, [pc, #360]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	f023 0203 	bic.w	r2, r3, #3
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	4957      	ldr	r1, [pc, #348]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 8007058:	4313      	orrs	r3, r2
 800705a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800705c:	f7fc fb4a 	bl	80036f4 <HAL_GetTick>
 8007060:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007062:	e00a      	b.n	800707a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007064:	f7fc fb46 	bl	80036f4 <HAL_GetTick>
 8007068:	4602      	mov	r2, r0
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	1ad3      	subs	r3, r2, r3
 800706e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007072:	4293      	cmp	r3, r2
 8007074:	d901      	bls.n	800707a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007076:	2303      	movs	r3, #3
 8007078:	e095      	b.n	80071a6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800707a:	4b4e      	ldr	r3, [pc, #312]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 800707c:	689b      	ldr	r3, [r3, #8]
 800707e:	f003 020c 	and.w	r2, r3, #12
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	429a      	cmp	r2, r3
 800708a:	d1eb      	bne.n	8007064 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 0302 	and.w	r3, r3, #2
 8007094:	2b00      	cmp	r3, #0
 8007096:	d023      	beq.n	80070e0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 0304 	and.w	r3, r3, #4
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d005      	beq.n	80070b0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80070a4:	4b43      	ldr	r3, [pc, #268]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	4a42      	ldr	r2, [pc, #264]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 80070aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80070ae:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f003 0308 	and.w	r3, r3, #8
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d007      	beq.n	80070cc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80070bc:	4b3d      	ldr	r3, [pc, #244]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80070c4:	4a3b      	ldr	r2, [pc, #236]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 80070c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80070ca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070cc:	4b39      	ldr	r3, [pc, #228]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	4936      	ldr	r1, [pc, #216]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 80070da:	4313      	orrs	r3, r2
 80070dc:	608b      	str	r3, [r1, #8]
 80070de:	e008      	b.n	80070f2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	2b80      	cmp	r3, #128	@ 0x80
 80070e4:	d105      	bne.n	80070f2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80070e6:	4b33      	ldr	r3, [pc, #204]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 80070e8:	689b      	ldr	r3, [r3, #8]
 80070ea:	4a32      	ldr	r2, [pc, #200]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 80070ec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070f0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80070f2:	4b2f      	ldr	r3, [pc, #188]	@ (80071b0 <HAL_RCC_ClockConfig+0x260>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 030f 	and.w	r3, r3, #15
 80070fa:	683a      	ldr	r2, [r7, #0]
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d21d      	bcs.n	800713c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007100:	4b2b      	ldr	r3, [pc, #172]	@ (80071b0 <HAL_RCC_ClockConfig+0x260>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f023 020f 	bic.w	r2, r3, #15
 8007108:	4929      	ldr	r1, [pc, #164]	@ (80071b0 <HAL_RCC_ClockConfig+0x260>)
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	4313      	orrs	r3, r2
 800710e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007110:	f7fc faf0 	bl	80036f4 <HAL_GetTick>
 8007114:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007116:	e00a      	b.n	800712e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007118:	f7fc faec 	bl	80036f4 <HAL_GetTick>
 800711c:	4602      	mov	r2, r0
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	1ad3      	subs	r3, r2, r3
 8007122:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007126:	4293      	cmp	r3, r2
 8007128:	d901      	bls.n	800712e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800712a:	2303      	movs	r3, #3
 800712c:	e03b      	b.n	80071a6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800712e:	4b20      	ldr	r3, [pc, #128]	@ (80071b0 <HAL_RCC_ClockConfig+0x260>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 030f 	and.w	r3, r3, #15
 8007136:	683a      	ldr	r2, [r7, #0]
 8007138:	429a      	cmp	r2, r3
 800713a:	d1ed      	bne.n	8007118 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f003 0304 	and.w	r3, r3, #4
 8007144:	2b00      	cmp	r3, #0
 8007146:	d008      	beq.n	800715a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007148:	4b1a      	ldr	r3, [pc, #104]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	4917      	ldr	r1, [pc, #92]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 8007156:	4313      	orrs	r3, r2
 8007158:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f003 0308 	and.w	r3, r3, #8
 8007162:	2b00      	cmp	r3, #0
 8007164:	d009      	beq.n	800717a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007166:	4b13      	ldr	r3, [pc, #76]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	691b      	ldr	r3, [r3, #16]
 8007172:	00db      	lsls	r3, r3, #3
 8007174:	490f      	ldr	r1, [pc, #60]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 8007176:	4313      	orrs	r3, r2
 8007178:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800717a:	f000 f825 	bl	80071c8 <HAL_RCC_GetSysClockFreq>
 800717e:	4602      	mov	r2, r0
 8007180:	4b0c      	ldr	r3, [pc, #48]	@ (80071b4 <HAL_RCC_ClockConfig+0x264>)
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	091b      	lsrs	r3, r3, #4
 8007186:	f003 030f 	and.w	r3, r3, #15
 800718a:	490c      	ldr	r1, [pc, #48]	@ (80071bc <HAL_RCC_ClockConfig+0x26c>)
 800718c:	5ccb      	ldrb	r3, [r1, r3]
 800718e:	f003 031f 	and.w	r3, r3, #31
 8007192:	fa22 f303 	lsr.w	r3, r2, r3
 8007196:	4a0a      	ldr	r2, [pc, #40]	@ (80071c0 <HAL_RCC_ClockConfig+0x270>)
 8007198:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800719a:	4b0a      	ldr	r3, [pc, #40]	@ (80071c4 <HAL_RCC_ClockConfig+0x274>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4618      	mov	r0, r3
 80071a0:	f7fa ff90 	bl	80020c4 <HAL_InitTick>
 80071a4:	4603      	mov	r3, r0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3718      	adds	r7, #24
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	bf00      	nop
 80071b0:	40022000 	.word	0x40022000
 80071b4:	40021000 	.word	0x40021000
 80071b8:	04c4b400 	.word	0x04c4b400
 80071bc:	0801a82c 	.word	0x0801a82c
 80071c0:	20000100 	.word	0x20000100
 80071c4:	20000108 	.word	0x20000108

080071c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b087      	sub	sp, #28
 80071cc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80071ce:	4b2c      	ldr	r3, [pc, #176]	@ (8007280 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f003 030c 	and.w	r3, r3, #12
 80071d6:	2b04      	cmp	r3, #4
 80071d8:	d102      	bne.n	80071e0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80071da:	4b2a      	ldr	r3, [pc, #168]	@ (8007284 <HAL_RCC_GetSysClockFreq+0xbc>)
 80071dc:	613b      	str	r3, [r7, #16]
 80071de:	e047      	b.n	8007270 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80071e0:	4b27      	ldr	r3, [pc, #156]	@ (8007280 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	f003 030c 	and.w	r3, r3, #12
 80071e8:	2b08      	cmp	r3, #8
 80071ea:	d102      	bne.n	80071f2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80071ec:	4b25      	ldr	r3, [pc, #148]	@ (8007284 <HAL_RCC_GetSysClockFreq+0xbc>)
 80071ee:	613b      	str	r3, [r7, #16]
 80071f0:	e03e      	b.n	8007270 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80071f2:	4b23      	ldr	r3, [pc, #140]	@ (8007280 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f003 030c 	and.w	r3, r3, #12
 80071fa:	2b0c      	cmp	r3, #12
 80071fc:	d136      	bne.n	800726c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071fe:	4b20      	ldr	r3, [pc, #128]	@ (8007280 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	f003 0303 	and.w	r3, r3, #3
 8007206:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007208:	4b1d      	ldr	r3, [pc, #116]	@ (8007280 <HAL_RCC_GetSysClockFreq+0xb8>)
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	091b      	lsrs	r3, r3, #4
 800720e:	f003 030f 	and.w	r3, r3, #15
 8007212:	3301      	adds	r3, #1
 8007214:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2b03      	cmp	r3, #3
 800721a:	d10c      	bne.n	8007236 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800721c:	4a19      	ldr	r2, [pc, #100]	@ (8007284 <HAL_RCC_GetSysClockFreq+0xbc>)
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	fbb2 f3f3 	udiv	r3, r2, r3
 8007224:	4a16      	ldr	r2, [pc, #88]	@ (8007280 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007226:	68d2      	ldr	r2, [r2, #12]
 8007228:	0a12      	lsrs	r2, r2, #8
 800722a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800722e:	fb02 f303 	mul.w	r3, r2, r3
 8007232:	617b      	str	r3, [r7, #20]
      break;
 8007234:	e00c      	b.n	8007250 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007236:	4a13      	ldr	r2, [pc, #76]	@ (8007284 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	fbb2 f3f3 	udiv	r3, r2, r3
 800723e:	4a10      	ldr	r2, [pc, #64]	@ (8007280 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007240:	68d2      	ldr	r2, [r2, #12]
 8007242:	0a12      	lsrs	r2, r2, #8
 8007244:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007248:	fb02 f303 	mul.w	r3, r2, r3
 800724c:	617b      	str	r3, [r7, #20]
      break;
 800724e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007250:	4b0b      	ldr	r3, [pc, #44]	@ (8007280 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	0e5b      	lsrs	r3, r3, #25
 8007256:	f003 0303 	and.w	r3, r3, #3
 800725a:	3301      	adds	r3, #1
 800725c:	005b      	lsls	r3, r3, #1
 800725e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007260:	697a      	ldr	r2, [r7, #20]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	fbb2 f3f3 	udiv	r3, r2, r3
 8007268:	613b      	str	r3, [r7, #16]
 800726a:	e001      	b.n	8007270 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800726c:	2300      	movs	r3, #0
 800726e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007270:	693b      	ldr	r3, [r7, #16]
}
 8007272:	4618      	mov	r0, r3
 8007274:	371c      	adds	r7, #28
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr
 800727e:	bf00      	nop
 8007280:	40021000 	.word	0x40021000
 8007284:	00f42400 	.word	0x00f42400

08007288 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007288:	b480      	push	{r7}
 800728a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800728c:	4b03      	ldr	r3, [pc, #12]	@ (800729c <HAL_RCC_GetHCLKFreq+0x14>)
 800728e:	681b      	ldr	r3, [r3, #0]
}
 8007290:	4618      	mov	r0, r3
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr
 800729a:	bf00      	nop
 800729c:	20000100 	.word	0x20000100

080072a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80072a4:	f7ff fff0 	bl	8007288 <HAL_RCC_GetHCLKFreq>
 80072a8:	4602      	mov	r2, r0
 80072aa:	4b06      	ldr	r3, [pc, #24]	@ (80072c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	0a1b      	lsrs	r3, r3, #8
 80072b0:	f003 0307 	and.w	r3, r3, #7
 80072b4:	4904      	ldr	r1, [pc, #16]	@ (80072c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80072b6:	5ccb      	ldrb	r3, [r1, r3]
 80072b8:	f003 031f 	and.w	r3, r3, #31
 80072bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	bd80      	pop	{r7, pc}
 80072c4:	40021000 	.word	0x40021000
 80072c8:	0801a83c 	.word	0x0801a83c

080072cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80072d0:	f7ff ffda 	bl	8007288 <HAL_RCC_GetHCLKFreq>
 80072d4:	4602      	mov	r2, r0
 80072d6:	4b06      	ldr	r3, [pc, #24]	@ (80072f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	0adb      	lsrs	r3, r3, #11
 80072dc:	f003 0307 	and.w	r3, r3, #7
 80072e0:	4904      	ldr	r1, [pc, #16]	@ (80072f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80072e2:	5ccb      	ldrb	r3, [r1, r3]
 80072e4:	f003 031f 	and.w	r3, r3, #31
 80072e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	bd80      	pop	{r7, pc}
 80072f0:	40021000 	.word	0x40021000
 80072f4:	0801a83c 	.word	0x0801a83c

080072f8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b083      	sub	sp, #12
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	220f      	movs	r2, #15
 8007306:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007308:	4b12      	ldr	r3, [pc, #72]	@ (8007354 <HAL_RCC_GetClockConfig+0x5c>)
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f003 0203 	and.w	r2, r3, #3
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007314:	4b0f      	ldr	r3, [pc, #60]	@ (8007354 <HAL_RCC_GetClockConfig+0x5c>)
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007320:	4b0c      	ldr	r3, [pc, #48]	@ (8007354 <HAL_RCC_GetClockConfig+0x5c>)
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800732c:	4b09      	ldr	r3, [pc, #36]	@ (8007354 <HAL_RCC_GetClockConfig+0x5c>)
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	08db      	lsrs	r3, r3, #3
 8007332:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800733a:	4b07      	ldr	r3, [pc, #28]	@ (8007358 <HAL_RCC_GetClockConfig+0x60>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 020f 	and.w	r2, r3, #15
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	601a      	str	r2, [r3, #0]
}
 8007346:	bf00      	nop
 8007348:	370c      	adds	r7, #12
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop
 8007354:	40021000 	.word	0x40021000
 8007358:	40022000 	.word	0x40022000

0800735c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800735c:	b480      	push	{r7}
 800735e:	b087      	sub	sp, #28
 8007360:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007362:	4b1e      	ldr	r3, [pc, #120]	@ (80073dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	f003 0303 	and.w	r3, r3, #3
 800736a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800736c:	4b1b      	ldr	r3, [pc, #108]	@ (80073dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800736e:	68db      	ldr	r3, [r3, #12]
 8007370:	091b      	lsrs	r3, r3, #4
 8007372:	f003 030f 	and.w	r3, r3, #15
 8007376:	3301      	adds	r3, #1
 8007378:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	2b03      	cmp	r3, #3
 800737e:	d10c      	bne.n	800739a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007380:	4a17      	ldr	r2, [pc, #92]	@ (80073e0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	fbb2 f3f3 	udiv	r3, r2, r3
 8007388:	4a14      	ldr	r2, [pc, #80]	@ (80073dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800738a:	68d2      	ldr	r2, [r2, #12]
 800738c:	0a12      	lsrs	r2, r2, #8
 800738e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007392:	fb02 f303 	mul.w	r3, r2, r3
 8007396:	617b      	str	r3, [r7, #20]
    break;
 8007398:	e00c      	b.n	80073b4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800739a:	4a11      	ldr	r2, [pc, #68]	@ (80073e0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	fbb2 f3f3 	udiv	r3, r2, r3
 80073a2:	4a0e      	ldr	r2, [pc, #56]	@ (80073dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80073a4:	68d2      	ldr	r2, [r2, #12]
 80073a6:	0a12      	lsrs	r2, r2, #8
 80073a8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80073ac:	fb02 f303 	mul.w	r3, r2, r3
 80073b0:	617b      	str	r3, [r7, #20]
    break;
 80073b2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80073b4:	4b09      	ldr	r3, [pc, #36]	@ (80073dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	0e5b      	lsrs	r3, r3, #25
 80073ba:	f003 0303 	and.w	r3, r3, #3
 80073be:	3301      	adds	r3, #1
 80073c0:	005b      	lsls	r3, r3, #1
 80073c2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80073c4:	697a      	ldr	r2, [r7, #20]
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80073cc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80073ce:	687b      	ldr	r3, [r7, #4]
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	371c      	adds	r7, #28
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr
 80073dc:	40021000 	.word	0x40021000
 80073e0:	00f42400 	.word	0x00f42400

080073e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b086      	sub	sp, #24
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80073ec:	2300      	movs	r3, #0
 80073ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80073f0:	2300      	movs	r3, #0
 80073f2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f000 8098 	beq.w	8007532 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007402:	2300      	movs	r3, #0
 8007404:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007406:	4b43      	ldr	r3, [pc, #268]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800740a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800740e:	2b00      	cmp	r3, #0
 8007410:	d10d      	bne.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007412:	4b40      	ldr	r3, [pc, #256]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007416:	4a3f      	ldr	r2, [pc, #252]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007418:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800741c:	6593      	str	r3, [r2, #88]	@ 0x58
 800741e:	4b3d      	ldr	r3, [pc, #244]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007422:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007426:	60bb      	str	r3, [r7, #8]
 8007428:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800742a:	2301      	movs	r3, #1
 800742c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800742e:	4b3a      	ldr	r3, [pc, #232]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a39      	ldr	r2, [pc, #228]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007434:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007438:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800743a:	f7fc f95b 	bl	80036f4 <HAL_GetTick>
 800743e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007440:	e009      	b.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007442:	f7fc f957 	bl	80036f4 <HAL_GetTick>
 8007446:	4602      	mov	r2, r0
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	1ad3      	subs	r3, r2, r3
 800744c:	2b02      	cmp	r3, #2
 800744e:	d902      	bls.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007450:	2303      	movs	r3, #3
 8007452:	74fb      	strb	r3, [r7, #19]
        break;
 8007454:	e005      	b.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007456:	4b30      	ldr	r3, [pc, #192]	@ (8007518 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800745e:	2b00      	cmp	r3, #0
 8007460:	d0ef      	beq.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007462:	7cfb      	ldrb	r3, [r7, #19]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d159      	bne.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007468:	4b2a      	ldr	r3, [pc, #168]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800746a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800746e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007472:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d01e      	beq.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800747e:	697a      	ldr	r2, [r7, #20]
 8007480:	429a      	cmp	r2, r3
 8007482:	d019      	beq.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007484:	4b23      	ldr	r3, [pc, #140]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800748a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800748e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007490:	4b20      	ldr	r3, [pc, #128]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007496:	4a1f      	ldr	r2, [pc, #124]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800749c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80074a0:	4b1c      	ldr	r3, [pc, #112]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074a6:	4a1b      	ldr	r2, [pc, #108]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80074b0:	4a18      	ldr	r2, [pc, #96]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	f003 0301 	and.w	r3, r3, #1
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d016      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c2:	f7fc f917 	bl	80036f4 <HAL_GetTick>
 80074c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074c8:	e00b      	b.n	80074e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074ca:	f7fc f913 	bl	80036f4 <HAL_GetTick>
 80074ce:	4602      	mov	r2, r0
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	1ad3      	subs	r3, r2, r3
 80074d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074d8:	4293      	cmp	r3, r2
 80074da:	d902      	bls.n	80074e2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	74fb      	strb	r3, [r7, #19]
            break;
 80074e0:	e006      	b.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074e8:	f003 0302 	and.w	r3, r3, #2
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d0ec      	beq.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80074f0:	7cfb      	ldrb	r3, [r7, #19]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d10b      	bne.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074f6:	4b07      	ldr	r3, [pc, #28]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007504:	4903      	ldr	r1, [pc, #12]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007506:	4313      	orrs	r3, r2
 8007508:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800750c:	e008      	b.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800750e:	7cfb      	ldrb	r3, [r7, #19]
 8007510:	74bb      	strb	r3, [r7, #18]
 8007512:	e005      	b.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007514:	40021000 	.word	0x40021000
 8007518:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800751c:	7cfb      	ldrb	r3, [r7, #19]
 800751e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007520:	7c7b      	ldrb	r3, [r7, #17]
 8007522:	2b01      	cmp	r3, #1
 8007524:	d105      	bne.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007526:	4ba6      	ldr	r3, [pc, #664]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800752a:	4aa5      	ldr	r2, [pc, #660]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800752c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007530:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f003 0301 	and.w	r3, r3, #1
 800753a:	2b00      	cmp	r3, #0
 800753c:	d00a      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800753e:	4ba0      	ldr	r3, [pc, #640]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007544:	f023 0203 	bic.w	r2, r3, #3
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	499c      	ldr	r1, [pc, #624]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800754e:	4313      	orrs	r3, r2
 8007550:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f003 0302 	and.w	r3, r3, #2
 800755c:	2b00      	cmp	r3, #0
 800755e:	d00a      	beq.n	8007576 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007560:	4b97      	ldr	r3, [pc, #604]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007566:	f023 020c 	bic.w	r2, r3, #12
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	4994      	ldr	r1, [pc, #592]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007570:	4313      	orrs	r3, r2
 8007572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f003 0304 	and.w	r3, r3, #4
 800757e:	2b00      	cmp	r3, #0
 8007580:	d00a      	beq.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007582:	4b8f      	ldr	r3, [pc, #572]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007584:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007588:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	498b      	ldr	r1, [pc, #556]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007592:	4313      	orrs	r3, r2
 8007594:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f003 0308 	and.w	r3, r3, #8
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d00a      	beq.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80075a4:	4b86      	ldr	r3, [pc, #536]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	691b      	ldr	r3, [r3, #16]
 80075b2:	4983      	ldr	r1, [pc, #524]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075b4:	4313      	orrs	r3, r2
 80075b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 0320 	and.w	r3, r3, #32
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d00a      	beq.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80075c6:	4b7e      	ldr	r3, [pc, #504]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075cc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	695b      	ldr	r3, [r3, #20]
 80075d4:	497a      	ldr	r1, [pc, #488]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075d6:	4313      	orrs	r3, r2
 80075d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d00a      	beq.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80075e8:	4b75      	ldr	r3, [pc, #468]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075ee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	699b      	ldr	r3, [r3, #24]
 80075f6:	4972      	ldr	r1, [pc, #456]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075f8:	4313      	orrs	r3, r2
 80075fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00a      	beq.n	8007620 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800760a:	4b6d      	ldr	r3, [pc, #436]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800760c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007610:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	69db      	ldr	r3, [r3, #28]
 8007618:	4969      	ldr	r1, [pc, #420]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800761a:	4313      	orrs	r3, r2
 800761c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007628:	2b00      	cmp	r3, #0
 800762a:	d00a      	beq.n	8007642 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800762c:	4b64      	ldr	r3, [pc, #400]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800762e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007632:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6a1b      	ldr	r3, [r3, #32]
 800763a:	4961      	ldr	r1, [pc, #388]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800763c:	4313      	orrs	r3, r2
 800763e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00a      	beq.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800764e:	4b5c      	ldr	r3, [pc, #368]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007654:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800765c:	4958      	ldr	r1, [pc, #352]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800765e:	4313      	orrs	r3, r2
 8007660:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800766c:	2b00      	cmp	r3, #0
 800766e:	d015      	beq.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007670:	4b53      	ldr	r3, [pc, #332]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007676:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800767e:	4950      	ldr	r1, [pc, #320]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007680:	4313      	orrs	r3, r2
 8007682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800768a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800768e:	d105      	bne.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007690:	4b4b      	ldr	r3, [pc, #300]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	4a4a      	ldr	r2, [pc, #296]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007696:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800769a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d015      	beq.n	80076d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80076a8:	4b45      	ldr	r3, [pc, #276]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076b6:	4942      	ldr	r1, [pc, #264]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076b8:	4313      	orrs	r3, r2
 80076ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80076c6:	d105      	bne.n	80076d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076c8:	4b3d      	ldr	r3, [pc, #244]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	4a3c      	ldr	r2, [pc, #240]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076d2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d015      	beq.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80076e0:	4b37      	ldr	r3, [pc, #220]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ee:	4934      	ldr	r1, [pc, #208]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076f0:	4313      	orrs	r3, r2
 80076f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076fe:	d105      	bne.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007700:	4b2f      	ldr	r3, [pc, #188]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	4a2e      	ldr	r2, [pc, #184]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007706:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800770a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007714:	2b00      	cmp	r3, #0
 8007716:	d015      	beq.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007718:	4b29      	ldr	r3, [pc, #164]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800771a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800771e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007726:	4926      	ldr	r1, [pc, #152]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007728:	4313      	orrs	r3, r2
 800772a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007732:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007736:	d105      	bne.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007738:	4b21      	ldr	r3, [pc, #132]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	4a20      	ldr	r2, [pc, #128]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800773e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007742:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800774c:	2b00      	cmp	r3, #0
 800774e:	d015      	beq.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007750:	4b1b      	ldr	r3, [pc, #108]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007756:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800775e:	4918      	ldr	r1, [pc, #96]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007760:	4313      	orrs	r3, r2
 8007762:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800776a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800776e:	d105      	bne.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007770:	4b13      	ldr	r3, [pc, #76]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	4a12      	ldr	r2, [pc, #72]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007776:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800777a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007784:	2b00      	cmp	r3, #0
 8007786:	d015      	beq.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007788:	4b0d      	ldr	r3, [pc, #52]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800778a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800778e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007796:	490a      	ldr	r1, [pc, #40]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007798:	4313      	orrs	r3, r2
 800779a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077a6:	d105      	bne.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80077a8:	4b05      	ldr	r3, [pc, #20]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	4a04      	ldr	r2, [pc, #16]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80077b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3718      	adds	r7, #24
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop
 80077c0:	40021000 	.word	0x40021000

080077c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b082      	sub	sp, #8
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d101      	bne.n	80077d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	e049      	b.n	800786a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d106      	bne.n	80077f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2200      	movs	r2, #0
 80077e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f7fb f976 	bl	8002adc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2202      	movs	r2, #2
 80077f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	3304      	adds	r3, #4
 8007800:	4619      	mov	r1, r3
 8007802:	4610      	mov	r0, r2
 8007804:	f000 fc28 	bl	8008058 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2201      	movs	r2, #1
 8007814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2201      	movs	r2, #1
 8007824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2201      	movs	r2, #1
 800782c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2201      	movs	r2, #1
 800783c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2201      	movs	r2, #1
 800784c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2201      	movs	r2, #1
 8007854:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2201      	movs	r2, #1
 800785c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2201      	movs	r2, #1
 8007864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007868:	2300      	movs	r3, #0
}
 800786a:	4618      	mov	r0, r3
 800786c:	3708      	adds	r7, #8
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
	...

08007874 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007882:	b2db      	uxtb	r3, r3
 8007884:	2b01      	cmp	r3, #1
 8007886:	d001      	beq.n	800788c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e04a      	b.n	8007922 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2202      	movs	r2, #2
 8007890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	68da      	ldr	r2, [r3, #12]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f042 0201 	orr.w	r2, r2, #1
 80078a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a21      	ldr	r2, [pc, #132]	@ (8007930 <HAL_TIM_Base_Start_IT+0xbc>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d018      	beq.n	80078e0 <HAL_TIM_Base_Start_IT+0x6c>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078b6:	d013      	beq.n	80078e0 <HAL_TIM_Base_Start_IT+0x6c>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a1d      	ldr	r2, [pc, #116]	@ (8007934 <HAL_TIM_Base_Start_IT+0xc0>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d00e      	beq.n	80078e0 <HAL_TIM_Base_Start_IT+0x6c>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a1c      	ldr	r2, [pc, #112]	@ (8007938 <HAL_TIM_Base_Start_IT+0xc4>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d009      	beq.n	80078e0 <HAL_TIM_Base_Start_IT+0x6c>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a1a      	ldr	r2, [pc, #104]	@ (800793c <HAL_TIM_Base_Start_IT+0xc8>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d004      	beq.n	80078e0 <HAL_TIM_Base_Start_IT+0x6c>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a19      	ldr	r2, [pc, #100]	@ (8007940 <HAL_TIM_Base_Start_IT+0xcc>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d115      	bne.n	800790c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	689a      	ldr	r2, [r3, #8]
 80078e6:	4b17      	ldr	r3, [pc, #92]	@ (8007944 <HAL_TIM_Base_Start_IT+0xd0>)
 80078e8:	4013      	ands	r3, r2
 80078ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2b06      	cmp	r3, #6
 80078f0:	d015      	beq.n	800791e <HAL_TIM_Base_Start_IT+0xaa>
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078f8:	d011      	beq.n	800791e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f042 0201 	orr.w	r2, r2, #1
 8007908:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800790a:	e008      	b.n	800791e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f042 0201 	orr.w	r2, r2, #1
 800791a:	601a      	str	r2, [r3, #0]
 800791c:	e000      	b.n	8007920 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800791e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007920:	2300      	movs	r3, #0
}
 8007922:	4618      	mov	r0, r3
 8007924:	3714      	adds	r7, #20
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr
 800792e:	bf00      	nop
 8007930:	40012c00 	.word	0x40012c00
 8007934:	40000400 	.word	0x40000400
 8007938:	40000800 	.word	0x40000800
 800793c:	40013400 	.word	0x40013400
 8007940:	40014000 	.word	0x40014000
 8007944:	00010007 	.word	0x00010007

08007948 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d101      	bne.n	800795a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007956:	2301      	movs	r3, #1
 8007958:	e049      	b.n	80079ee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007960:	b2db      	uxtb	r3, r3
 8007962:	2b00      	cmp	r3, #0
 8007964:	d106      	bne.n	8007974 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f7fa ffd4 	bl	800291c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2202      	movs	r2, #2
 8007978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681a      	ldr	r2, [r3, #0]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	3304      	adds	r3, #4
 8007984:	4619      	mov	r1, r3
 8007986:	4610      	mov	r0, r2
 8007988:	f000 fb66 	bl	8008058 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2201      	movs	r2, #1
 8007990:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2201      	movs	r2, #1
 8007998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2201      	movs	r2, #1
 80079a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2201      	movs	r2, #1
 80079b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2201      	movs	r2, #1
 80079d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2201      	movs	r2, #1
 80079d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2201      	movs	r2, #1
 80079e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3708      	adds	r7, #8
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b086      	sub	sp, #24
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
 80079fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d101      	bne.n	8007a0a <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	e097      	b.n	8007b3a <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d106      	bne.n	8007a24 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f7fa ffa0 	bl	8002964 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2202      	movs	r2, #2
 8007a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	6812      	ldr	r2, [r2, #0]
 8007a36:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8007a3a:	f023 0307 	bic.w	r3, r3, #7
 8007a3e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	3304      	adds	r3, #4
 8007a48:	4619      	mov	r1, r3
 8007a4a:	4610      	mov	r0, r2
 8007a4c:	f000 fb04 	bl	8008058 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	699b      	ldr	r3, [r3, #24]
 8007a5e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	6a1b      	ldr	r3, [r3, #32]
 8007a66:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a78:	f023 0303 	bic.w	r3, r3, #3
 8007a7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	689a      	ldr	r2, [r3, #8]
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	699b      	ldr	r3, [r3, #24]
 8007a86:	021b      	lsls	r3, r3, #8
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	693a      	ldr	r2, [r7, #16]
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007a96:	f023 030c 	bic.w	r3, r3, #12
 8007a9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007aa2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007aa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	68da      	ldr	r2, [r3, #12]
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	69db      	ldr	r3, [r3, #28]
 8007ab0:	021b      	lsls	r3, r3, #8
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	693a      	ldr	r2, [r7, #16]
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	011a      	lsls	r2, r3, #4
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	6a1b      	ldr	r3, [r3, #32]
 8007ac4:	031b      	lsls	r3, r3, #12
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	693a      	ldr	r2, [r7, #16]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007ad4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007adc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	685a      	ldr	r2, [r3, #4]
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	695b      	ldr	r3, [r3, #20]
 8007ae6:	011b      	lsls	r3, r3, #4
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	697a      	ldr	r2, [r7, #20]
 8007af6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	693a      	ldr	r2, [r7, #16]
 8007afe:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2201      	movs	r2, #1
 8007b24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3718      	adds	r7, #24
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b084      	sub	sp, #16
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	68db      	ldr	r3, [r3, #12]
 8007b50:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	691b      	ldr	r3, [r3, #16]
 8007b58:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	f003 0302 	and.w	r3, r3, #2
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d020      	beq.n	8007ba6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f003 0302 	and.w	r3, r3, #2
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d01b      	beq.n	8007ba6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f06f 0202 	mvn.w	r2, #2
 8007b76:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	699b      	ldr	r3, [r3, #24]
 8007b84:	f003 0303 	and.w	r3, r3, #3
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d003      	beq.n	8007b94 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 fa45 	bl	800801c <HAL_TIM_IC_CaptureCallback>
 8007b92:	e005      	b.n	8007ba0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 fa37 	bl	8008008 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f000 fa48 	bl	8008030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	f003 0304 	and.w	r3, r3, #4
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d020      	beq.n	8007bf2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f003 0304 	and.w	r3, r3, #4
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d01b      	beq.n	8007bf2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f06f 0204 	mvn.w	r2, #4
 8007bc2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	699b      	ldr	r3, [r3, #24]
 8007bd0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d003      	beq.n	8007be0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 fa1f 	bl	800801c <HAL_TIM_IC_CaptureCallback>
 8007bde:	e005      	b.n	8007bec <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 fa11 	bl	8008008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 fa22 	bl	8008030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	f003 0308 	and.w	r3, r3, #8
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d020      	beq.n	8007c3e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f003 0308 	and.w	r3, r3, #8
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d01b      	beq.n	8007c3e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f06f 0208 	mvn.w	r2, #8
 8007c0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2204      	movs	r2, #4
 8007c14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	69db      	ldr	r3, [r3, #28]
 8007c1c:	f003 0303 	and.w	r3, r3, #3
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d003      	beq.n	8007c2c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 f9f9 	bl	800801c <HAL_TIM_IC_CaptureCallback>
 8007c2a:	e005      	b.n	8007c38 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f000 f9eb 	bl	8008008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 f9fc 	bl	8008030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	f003 0310 	and.w	r3, r3, #16
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d020      	beq.n	8007c8a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f003 0310 	and.w	r3, r3, #16
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d01b      	beq.n	8007c8a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f06f 0210 	mvn.w	r2, #16
 8007c5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2208      	movs	r2, #8
 8007c60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	69db      	ldr	r3, [r3, #28]
 8007c68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d003      	beq.n	8007c78 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f000 f9d3 	bl	800801c <HAL_TIM_IC_CaptureCallback>
 8007c76:	e005      	b.n	8007c84 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f000 f9c5 	bl	8008008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f000 f9d6 	bl	8008030 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	f003 0301 	and.w	r3, r3, #1
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00c      	beq.n	8007cae <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f003 0301 	and.w	r3, r3, #1
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d007      	beq.n	8007cae <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f06f 0201 	mvn.w	r2, #1
 8007ca6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f7f9 fd07 	bl	80016bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d104      	bne.n	8007cc2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d00c      	beq.n	8007cdc <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d007      	beq.n	8007cdc <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f000 fe68 	bl	80089ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00c      	beq.n	8007d00 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d007      	beq.n	8007d00 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007cf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 fe60 	bl	80089c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00c      	beq.n	8007d24 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d007      	beq.n	8007d24 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007d1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f000 f990 	bl	8008044 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	f003 0320 	and.w	r3, r3, #32
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d00c      	beq.n	8007d48 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f003 0320 	and.w	r3, r3, #32
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d007      	beq.n	8007d48 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f06f 0220 	mvn.w	r2, #32
 8007d40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 fe28 	bl	8008998 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d00c      	beq.n	8007d6c <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d007      	beq.n	8007d6c <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f000 fe34 	bl	80089d4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d00c      	beq.n	8007d90 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d007      	beq.n	8007d90 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f000 fe2c 	bl	80089e8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d00c      	beq.n	8007db4 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d007      	beq.n	8007db4 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f000 fe24 	bl	80089fc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d00c      	beq.n	8007dd8 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d007      	beq.n	8007dd8 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f000 fe1c 	bl	8008a10 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007dd8:	bf00      	nop
 8007dda:	3710      	adds	r7, #16
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b086      	sub	sp, #24
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	60b9      	str	r1, [r7, #8]
 8007dea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007dec:	2300      	movs	r3, #0
 8007dee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	d101      	bne.n	8007dfe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007dfa:	2302      	movs	r3, #2
 8007dfc:	e0ff      	b.n	8007ffe <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2201      	movs	r2, #1
 8007e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2b14      	cmp	r3, #20
 8007e0a:	f200 80f0 	bhi.w	8007fee <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8007e14 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e14:	08007e69 	.word	0x08007e69
 8007e18:	08007fef 	.word	0x08007fef
 8007e1c:	08007fef 	.word	0x08007fef
 8007e20:	08007fef 	.word	0x08007fef
 8007e24:	08007ea9 	.word	0x08007ea9
 8007e28:	08007fef 	.word	0x08007fef
 8007e2c:	08007fef 	.word	0x08007fef
 8007e30:	08007fef 	.word	0x08007fef
 8007e34:	08007eeb 	.word	0x08007eeb
 8007e38:	08007fef 	.word	0x08007fef
 8007e3c:	08007fef 	.word	0x08007fef
 8007e40:	08007fef 	.word	0x08007fef
 8007e44:	08007f2b 	.word	0x08007f2b
 8007e48:	08007fef 	.word	0x08007fef
 8007e4c:	08007fef 	.word	0x08007fef
 8007e50:	08007fef 	.word	0x08007fef
 8007e54:	08007f6d 	.word	0x08007f6d
 8007e58:	08007fef 	.word	0x08007fef
 8007e5c:	08007fef 	.word	0x08007fef
 8007e60:	08007fef 	.word	0x08007fef
 8007e64:	08007fad 	.word	0x08007fad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	68b9      	ldr	r1, [r7, #8]
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f000 f98e 	bl	8008190 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	699a      	ldr	r2, [r3, #24]
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f042 0208 	orr.w	r2, r2, #8
 8007e82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	699a      	ldr	r2, [r3, #24]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f022 0204 	bic.w	r2, r2, #4
 8007e92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	6999      	ldr	r1, [r3, #24]
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	691a      	ldr	r2, [r3, #16]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	430a      	orrs	r2, r1
 8007ea4:	619a      	str	r2, [r3, #24]
      break;
 8007ea6:	e0a5      	b.n	8007ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	68b9      	ldr	r1, [r7, #8]
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f000 f9fe 	bl	80082b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	699a      	ldr	r2, [r3, #24]
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ec2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	699a      	ldr	r2, [r3, #24]
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ed2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	6999      	ldr	r1, [r3, #24]
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	691b      	ldr	r3, [r3, #16]
 8007ede:	021a      	lsls	r2, r3, #8
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	430a      	orrs	r2, r1
 8007ee6:	619a      	str	r2, [r3, #24]
      break;
 8007ee8:	e084      	b.n	8007ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	68b9      	ldr	r1, [r7, #8]
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f000 fa67 	bl	80083c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	69da      	ldr	r2, [r3, #28]
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f042 0208 	orr.w	r2, r2, #8
 8007f04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	69da      	ldr	r2, [r3, #28]
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f022 0204 	bic.w	r2, r2, #4
 8007f14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	69d9      	ldr	r1, [r3, #28]
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	691a      	ldr	r2, [r3, #16]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	430a      	orrs	r2, r1
 8007f26:	61da      	str	r2, [r3, #28]
      break;
 8007f28:	e064      	b.n	8007ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	68b9      	ldr	r1, [r7, #8]
 8007f30:	4618      	mov	r0, r3
 8007f32:	f000 facf 	bl	80084d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	69da      	ldr	r2, [r3, #28]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	69da      	ldr	r2, [r3, #28]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	69d9      	ldr	r1, [r3, #28]
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	691b      	ldr	r3, [r3, #16]
 8007f60:	021a      	lsls	r2, r3, #8
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	430a      	orrs	r2, r1
 8007f68:	61da      	str	r2, [r3, #28]
      break;
 8007f6a:	e043      	b.n	8007ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	68b9      	ldr	r1, [r7, #8]
 8007f72:	4618      	mov	r0, r3
 8007f74:	f000 fb38 	bl	80085e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f042 0208 	orr.w	r2, r2, #8
 8007f86:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f022 0204 	bic.w	r2, r2, #4
 8007f96:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	691a      	ldr	r2, [r3, #16]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	430a      	orrs	r2, r1
 8007fa8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007faa:	e023      	b.n	8007ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	68b9      	ldr	r1, [r7, #8]
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f000 fb7c 	bl	80086b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007fc6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fd6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	021a      	lsls	r2, r3, #8
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	430a      	orrs	r2, r1
 8007fea:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007fec:	e002      	b.n	8007ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	75fb      	strb	r3, [r7, #23]
      break;
 8007ff2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007ffc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3718      	adds	r7, #24
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop

08008008 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008008:	b480      	push	{r7}
 800800a:	b083      	sub	sp, #12
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008010:	bf00      	nop
 8008012:	370c      	adds	r7, #12
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr

0800801c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800801c:	b480      	push	{r7}
 800801e:	b083      	sub	sp, #12
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008024:	bf00      	nop
 8008026:	370c      	adds	r7, #12
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr

08008030 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008030:	b480      	push	{r7}
 8008032:	b083      	sub	sp, #12
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008038:	bf00      	nop
 800803a:	370c      	adds	r7, #12
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr

08008044 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008044:	b480      	push	{r7}
 8008046:	b083      	sub	sp, #12
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800804c:	bf00      	nop
 800804e:	370c      	adds	r7, #12
 8008050:	46bd      	mov	sp, r7
 8008052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008056:	4770      	bx	lr

08008058 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008058:	b480      	push	{r7}
 800805a:	b085      	sub	sp, #20
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	4a42      	ldr	r2, [pc, #264]	@ (8008174 <TIM_Base_SetConfig+0x11c>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d00f      	beq.n	8008090 <TIM_Base_SetConfig+0x38>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008076:	d00b      	beq.n	8008090 <TIM_Base_SetConfig+0x38>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	4a3f      	ldr	r2, [pc, #252]	@ (8008178 <TIM_Base_SetConfig+0x120>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d007      	beq.n	8008090 <TIM_Base_SetConfig+0x38>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	4a3e      	ldr	r2, [pc, #248]	@ (800817c <TIM_Base_SetConfig+0x124>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d003      	beq.n	8008090 <TIM_Base_SetConfig+0x38>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	4a3d      	ldr	r2, [pc, #244]	@ (8008180 <TIM_Base_SetConfig+0x128>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d108      	bne.n	80080a2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008096:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	68fa      	ldr	r2, [r7, #12]
 800809e:	4313      	orrs	r3, r2
 80080a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	4a33      	ldr	r2, [pc, #204]	@ (8008174 <TIM_Base_SetConfig+0x11c>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d01b      	beq.n	80080e2 <TIM_Base_SetConfig+0x8a>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080b0:	d017      	beq.n	80080e2 <TIM_Base_SetConfig+0x8a>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	4a30      	ldr	r2, [pc, #192]	@ (8008178 <TIM_Base_SetConfig+0x120>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d013      	beq.n	80080e2 <TIM_Base_SetConfig+0x8a>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	4a2f      	ldr	r2, [pc, #188]	@ (800817c <TIM_Base_SetConfig+0x124>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d00f      	beq.n	80080e2 <TIM_Base_SetConfig+0x8a>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	4a2e      	ldr	r2, [pc, #184]	@ (8008180 <TIM_Base_SetConfig+0x128>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d00b      	beq.n	80080e2 <TIM_Base_SetConfig+0x8a>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	4a2d      	ldr	r2, [pc, #180]	@ (8008184 <TIM_Base_SetConfig+0x12c>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d007      	beq.n	80080e2 <TIM_Base_SetConfig+0x8a>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	4a2c      	ldr	r2, [pc, #176]	@ (8008188 <TIM_Base_SetConfig+0x130>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d003      	beq.n	80080e2 <TIM_Base_SetConfig+0x8a>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	4a2b      	ldr	r2, [pc, #172]	@ (800818c <TIM_Base_SetConfig+0x134>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d108      	bne.n	80080f4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	68db      	ldr	r3, [r3, #12]
 80080ee:	68fa      	ldr	r2, [r7, #12]
 80080f0:	4313      	orrs	r3, r2
 80080f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	695b      	ldr	r3, [r3, #20]
 80080fe:	4313      	orrs	r3, r2
 8008100:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	68fa      	ldr	r2, [r7, #12]
 8008106:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	689a      	ldr	r2, [r3, #8]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	4a16      	ldr	r2, [pc, #88]	@ (8008174 <TIM_Base_SetConfig+0x11c>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d00f      	beq.n	8008140 <TIM_Base_SetConfig+0xe8>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	4a17      	ldr	r2, [pc, #92]	@ (8008180 <TIM_Base_SetConfig+0x128>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d00b      	beq.n	8008140 <TIM_Base_SetConfig+0xe8>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	4a16      	ldr	r2, [pc, #88]	@ (8008184 <TIM_Base_SetConfig+0x12c>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d007      	beq.n	8008140 <TIM_Base_SetConfig+0xe8>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	4a15      	ldr	r2, [pc, #84]	@ (8008188 <TIM_Base_SetConfig+0x130>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d003      	beq.n	8008140 <TIM_Base_SetConfig+0xe8>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	4a14      	ldr	r2, [pc, #80]	@ (800818c <TIM_Base_SetConfig+0x134>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d103      	bne.n	8008148 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	691a      	ldr	r2, [r3, #16]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2201      	movs	r2, #1
 800814c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	f003 0301 	and.w	r3, r3, #1
 8008156:	2b01      	cmp	r3, #1
 8008158:	d105      	bne.n	8008166 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	691b      	ldr	r3, [r3, #16]
 800815e:	f023 0201 	bic.w	r2, r3, #1
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	611a      	str	r2, [r3, #16]
  }
}
 8008166:	bf00      	nop
 8008168:	3714      	adds	r7, #20
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	40012c00 	.word	0x40012c00
 8008178:	40000400 	.word	0x40000400
 800817c:	40000800 	.word	0x40000800
 8008180:	40013400 	.word	0x40013400
 8008184:	40014000 	.word	0x40014000
 8008188:	40014400 	.word	0x40014400
 800818c:	40014800 	.word	0x40014800

08008190 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008190:	b480      	push	{r7}
 8008192:	b087      	sub	sp, #28
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6a1b      	ldr	r3, [r3, #32]
 800819e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a1b      	ldr	r3, [r3, #32]
 80081a4:	f023 0201 	bic.w	r2, r3, #1
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80081be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f023 0303 	bic.w	r3, r3, #3
 80081ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	68fa      	ldr	r2, [r7, #12]
 80081d2:	4313      	orrs	r3, r2
 80081d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	f023 0302 	bic.w	r3, r3, #2
 80081dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	697a      	ldr	r2, [r7, #20]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	4a2c      	ldr	r2, [pc, #176]	@ (800829c <TIM_OC1_SetConfig+0x10c>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d00f      	beq.n	8008210 <TIM_OC1_SetConfig+0x80>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4a2b      	ldr	r2, [pc, #172]	@ (80082a0 <TIM_OC1_SetConfig+0x110>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d00b      	beq.n	8008210 <TIM_OC1_SetConfig+0x80>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	4a2a      	ldr	r2, [pc, #168]	@ (80082a4 <TIM_OC1_SetConfig+0x114>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d007      	beq.n	8008210 <TIM_OC1_SetConfig+0x80>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a29      	ldr	r2, [pc, #164]	@ (80082a8 <TIM_OC1_SetConfig+0x118>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d003      	beq.n	8008210 <TIM_OC1_SetConfig+0x80>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	4a28      	ldr	r2, [pc, #160]	@ (80082ac <TIM_OC1_SetConfig+0x11c>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d10c      	bne.n	800822a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	f023 0308 	bic.w	r3, r3, #8
 8008216:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	697a      	ldr	r2, [r7, #20]
 800821e:	4313      	orrs	r3, r2
 8008220:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	f023 0304 	bic.w	r3, r3, #4
 8008228:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	4a1b      	ldr	r2, [pc, #108]	@ (800829c <TIM_OC1_SetConfig+0x10c>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d00f      	beq.n	8008252 <TIM_OC1_SetConfig+0xc2>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	4a1a      	ldr	r2, [pc, #104]	@ (80082a0 <TIM_OC1_SetConfig+0x110>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d00b      	beq.n	8008252 <TIM_OC1_SetConfig+0xc2>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	4a19      	ldr	r2, [pc, #100]	@ (80082a4 <TIM_OC1_SetConfig+0x114>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d007      	beq.n	8008252 <TIM_OC1_SetConfig+0xc2>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	4a18      	ldr	r2, [pc, #96]	@ (80082a8 <TIM_OC1_SetConfig+0x118>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d003      	beq.n	8008252 <TIM_OC1_SetConfig+0xc2>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	4a17      	ldr	r2, [pc, #92]	@ (80082ac <TIM_OC1_SetConfig+0x11c>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d111      	bne.n	8008276 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008258:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008260:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	695b      	ldr	r3, [r3, #20]
 8008266:	693a      	ldr	r2, [r7, #16]
 8008268:	4313      	orrs	r3, r2
 800826a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	699b      	ldr	r3, [r3, #24]
 8008270:	693a      	ldr	r2, [r7, #16]
 8008272:	4313      	orrs	r3, r2
 8008274:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	693a      	ldr	r2, [r7, #16]
 800827a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	68fa      	ldr	r2, [r7, #12]
 8008280:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	685a      	ldr	r2, [r3, #4]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	697a      	ldr	r2, [r7, #20]
 800828e:	621a      	str	r2, [r3, #32]
}
 8008290:	bf00      	nop
 8008292:	371c      	adds	r7, #28
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr
 800829c:	40012c00 	.word	0x40012c00
 80082a0:	40013400 	.word	0x40013400
 80082a4:	40014000 	.word	0x40014000
 80082a8:	40014400 	.word	0x40014400
 80082ac:	40014800 	.word	0x40014800

080082b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b087      	sub	sp, #28
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6a1b      	ldr	r3, [r3, #32]
 80082be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6a1b      	ldr	r3, [r3, #32]
 80082c4:	f023 0210 	bic.w	r2, r3, #16
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	699b      	ldr	r3, [r3, #24]
 80082d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80082de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	021b      	lsls	r3, r3, #8
 80082f2:	68fa      	ldr	r2, [r7, #12]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	f023 0320 	bic.w	r3, r3, #32
 80082fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	011b      	lsls	r3, r3, #4
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	4313      	orrs	r3, r2
 800830a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	4a28      	ldr	r2, [pc, #160]	@ (80083b0 <TIM_OC2_SetConfig+0x100>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d003      	beq.n	800831c <TIM_OC2_SetConfig+0x6c>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	4a27      	ldr	r2, [pc, #156]	@ (80083b4 <TIM_OC2_SetConfig+0x104>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d10d      	bne.n	8008338 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008322:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	011b      	lsls	r3, r3, #4
 800832a:	697a      	ldr	r2, [r7, #20]
 800832c:	4313      	orrs	r3, r2
 800832e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008336:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	4a1d      	ldr	r2, [pc, #116]	@ (80083b0 <TIM_OC2_SetConfig+0x100>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d00f      	beq.n	8008360 <TIM_OC2_SetConfig+0xb0>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	4a1c      	ldr	r2, [pc, #112]	@ (80083b4 <TIM_OC2_SetConfig+0x104>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d00b      	beq.n	8008360 <TIM_OC2_SetConfig+0xb0>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	4a1b      	ldr	r2, [pc, #108]	@ (80083b8 <TIM_OC2_SetConfig+0x108>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d007      	beq.n	8008360 <TIM_OC2_SetConfig+0xb0>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	4a1a      	ldr	r2, [pc, #104]	@ (80083bc <TIM_OC2_SetConfig+0x10c>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d003      	beq.n	8008360 <TIM_OC2_SetConfig+0xb0>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	4a19      	ldr	r2, [pc, #100]	@ (80083c0 <TIM_OC2_SetConfig+0x110>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d113      	bne.n	8008388 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008366:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800836e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	695b      	ldr	r3, [r3, #20]
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	693a      	ldr	r2, [r7, #16]
 8008378:	4313      	orrs	r3, r2
 800837a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	699b      	ldr	r3, [r3, #24]
 8008380:	009b      	lsls	r3, r3, #2
 8008382:	693a      	ldr	r2, [r7, #16]
 8008384:	4313      	orrs	r3, r2
 8008386:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	693a      	ldr	r2, [r7, #16]
 800838c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	68fa      	ldr	r2, [r7, #12]
 8008392:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	685a      	ldr	r2, [r3, #4]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	697a      	ldr	r2, [r7, #20]
 80083a0:	621a      	str	r2, [r3, #32]
}
 80083a2:	bf00      	nop
 80083a4:	371c      	adds	r7, #28
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr
 80083ae:	bf00      	nop
 80083b0:	40012c00 	.word	0x40012c00
 80083b4:	40013400 	.word	0x40013400
 80083b8:	40014000 	.word	0x40014000
 80083bc:	40014400 	.word	0x40014400
 80083c0:	40014800 	.word	0x40014800

080083c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b087      	sub	sp, #28
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a1b      	ldr	r3, [r3, #32]
 80083d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6a1b      	ldr	r3, [r3, #32]
 80083d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	69db      	ldr	r3, [r3, #28]
 80083ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	f023 0303 	bic.w	r3, r3, #3
 80083fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	68fa      	ldr	r2, [r7, #12]
 8008406:	4313      	orrs	r3, r2
 8008408:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008410:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	021b      	lsls	r3, r3, #8
 8008418:	697a      	ldr	r2, [r7, #20]
 800841a:	4313      	orrs	r3, r2
 800841c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4a27      	ldr	r2, [pc, #156]	@ (80084c0 <TIM_OC3_SetConfig+0xfc>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d003      	beq.n	800842e <TIM_OC3_SetConfig+0x6a>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a26      	ldr	r2, [pc, #152]	@ (80084c4 <TIM_OC3_SetConfig+0x100>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d10d      	bne.n	800844a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008434:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	68db      	ldr	r3, [r3, #12]
 800843a:	021b      	lsls	r3, r3, #8
 800843c:	697a      	ldr	r2, [r7, #20]
 800843e:	4313      	orrs	r3, r2
 8008440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	4a1c      	ldr	r2, [pc, #112]	@ (80084c0 <TIM_OC3_SetConfig+0xfc>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d00f      	beq.n	8008472 <TIM_OC3_SetConfig+0xae>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4a1b      	ldr	r2, [pc, #108]	@ (80084c4 <TIM_OC3_SetConfig+0x100>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d00b      	beq.n	8008472 <TIM_OC3_SetConfig+0xae>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4a1a      	ldr	r2, [pc, #104]	@ (80084c8 <TIM_OC3_SetConfig+0x104>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d007      	beq.n	8008472 <TIM_OC3_SetConfig+0xae>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	4a19      	ldr	r2, [pc, #100]	@ (80084cc <TIM_OC3_SetConfig+0x108>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d003      	beq.n	8008472 <TIM_OC3_SetConfig+0xae>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	4a18      	ldr	r2, [pc, #96]	@ (80084d0 <TIM_OC3_SetConfig+0x10c>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d113      	bne.n	800849a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008478:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008480:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	695b      	ldr	r3, [r3, #20]
 8008486:	011b      	lsls	r3, r3, #4
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	4313      	orrs	r3, r2
 800848c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	011b      	lsls	r3, r3, #4
 8008494:	693a      	ldr	r2, [r7, #16]
 8008496:	4313      	orrs	r3, r2
 8008498:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	693a      	ldr	r2, [r7, #16]
 800849e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	68fa      	ldr	r2, [r7, #12]
 80084a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	685a      	ldr	r2, [r3, #4]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	697a      	ldr	r2, [r7, #20]
 80084b2:	621a      	str	r2, [r3, #32]
}
 80084b4:	bf00      	nop
 80084b6:	371c      	adds	r7, #28
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr
 80084c0:	40012c00 	.word	0x40012c00
 80084c4:	40013400 	.word	0x40013400
 80084c8:	40014000 	.word	0x40014000
 80084cc:	40014400 	.word	0x40014400
 80084d0:	40014800 	.word	0x40014800

080084d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b087      	sub	sp, #28
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6a1b      	ldr	r3, [r3, #32]
 80084e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6a1b      	ldr	r3, [r3, #32]
 80084e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	69db      	ldr	r3, [r3, #28]
 80084fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008502:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800850e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	021b      	lsls	r3, r3, #8
 8008516:	68fa      	ldr	r2, [r7, #12]
 8008518:	4313      	orrs	r3, r2
 800851a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008522:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	689b      	ldr	r3, [r3, #8]
 8008528:	031b      	lsls	r3, r3, #12
 800852a:	697a      	ldr	r2, [r7, #20]
 800852c:	4313      	orrs	r3, r2
 800852e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	4a28      	ldr	r2, [pc, #160]	@ (80085d4 <TIM_OC4_SetConfig+0x100>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d003      	beq.n	8008540 <TIM_OC4_SetConfig+0x6c>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	4a27      	ldr	r2, [pc, #156]	@ (80085d8 <TIM_OC4_SetConfig+0x104>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d10d      	bne.n	800855c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008546:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	68db      	ldr	r3, [r3, #12]
 800854c:	031b      	lsls	r3, r3, #12
 800854e:	697a      	ldr	r2, [r7, #20]
 8008550:	4313      	orrs	r3, r2
 8008552:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800855a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a1d      	ldr	r2, [pc, #116]	@ (80085d4 <TIM_OC4_SetConfig+0x100>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d00f      	beq.n	8008584 <TIM_OC4_SetConfig+0xb0>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a1c      	ldr	r2, [pc, #112]	@ (80085d8 <TIM_OC4_SetConfig+0x104>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d00b      	beq.n	8008584 <TIM_OC4_SetConfig+0xb0>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4a1b      	ldr	r2, [pc, #108]	@ (80085dc <TIM_OC4_SetConfig+0x108>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d007      	beq.n	8008584 <TIM_OC4_SetConfig+0xb0>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	4a1a      	ldr	r2, [pc, #104]	@ (80085e0 <TIM_OC4_SetConfig+0x10c>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d003      	beq.n	8008584 <TIM_OC4_SetConfig+0xb0>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	4a19      	ldr	r2, [pc, #100]	@ (80085e4 <TIM_OC4_SetConfig+0x110>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d113      	bne.n	80085ac <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008584:	693b      	ldr	r3, [r7, #16]
 8008586:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800858a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008592:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	695b      	ldr	r3, [r3, #20]
 8008598:	019b      	lsls	r3, r3, #6
 800859a:	693a      	ldr	r2, [r7, #16]
 800859c:	4313      	orrs	r3, r2
 800859e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	699b      	ldr	r3, [r3, #24]
 80085a4:	019b      	lsls	r3, r3, #6
 80085a6:	693a      	ldr	r2, [r7, #16]
 80085a8:	4313      	orrs	r3, r2
 80085aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	693a      	ldr	r2, [r7, #16]
 80085b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	68fa      	ldr	r2, [r7, #12]
 80085b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	685a      	ldr	r2, [r3, #4]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	697a      	ldr	r2, [r7, #20]
 80085c4:	621a      	str	r2, [r3, #32]
}
 80085c6:	bf00      	nop
 80085c8:	371c      	adds	r7, #28
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop
 80085d4:	40012c00 	.word	0x40012c00
 80085d8:	40013400 	.word	0x40013400
 80085dc:	40014000 	.word	0x40014000
 80085e0:	40014400 	.word	0x40014400
 80085e4:	40014800 	.word	0x40014800

080085e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b087      	sub	sp, #28
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6a1b      	ldr	r3, [r3, #32]
 80085f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6a1b      	ldr	r3, [r3, #32]
 80085fc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800860e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008616:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800861a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	68fa      	ldr	r2, [r7, #12]
 8008622:	4313      	orrs	r3, r2
 8008624:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800862c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	689b      	ldr	r3, [r3, #8]
 8008632:	041b      	lsls	r3, r3, #16
 8008634:	693a      	ldr	r2, [r7, #16]
 8008636:	4313      	orrs	r3, r2
 8008638:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	4a17      	ldr	r2, [pc, #92]	@ (800869c <TIM_OC5_SetConfig+0xb4>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d00f      	beq.n	8008662 <TIM_OC5_SetConfig+0x7a>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4a16      	ldr	r2, [pc, #88]	@ (80086a0 <TIM_OC5_SetConfig+0xb8>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d00b      	beq.n	8008662 <TIM_OC5_SetConfig+0x7a>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4a15      	ldr	r2, [pc, #84]	@ (80086a4 <TIM_OC5_SetConfig+0xbc>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d007      	beq.n	8008662 <TIM_OC5_SetConfig+0x7a>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a14      	ldr	r2, [pc, #80]	@ (80086a8 <TIM_OC5_SetConfig+0xc0>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d003      	beq.n	8008662 <TIM_OC5_SetConfig+0x7a>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a13      	ldr	r2, [pc, #76]	@ (80086ac <TIM_OC5_SetConfig+0xc4>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d109      	bne.n	8008676 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008668:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	695b      	ldr	r3, [r3, #20]
 800866e:	021b      	lsls	r3, r3, #8
 8008670:	697a      	ldr	r2, [r7, #20]
 8008672:	4313      	orrs	r3, r2
 8008674:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	697a      	ldr	r2, [r7, #20]
 800867a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	685a      	ldr	r2, [r3, #4]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	693a      	ldr	r2, [r7, #16]
 800868e:	621a      	str	r2, [r3, #32]
}
 8008690:	bf00      	nop
 8008692:	371c      	adds	r7, #28
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr
 800869c:	40012c00 	.word	0x40012c00
 80086a0:	40013400 	.word	0x40013400
 80086a4:	40014000 	.word	0x40014000
 80086a8:	40014400 	.word	0x40014400
 80086ac:	40014800 	.word	0x40014800

080086b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b087      	sub	sp, #28
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6a1b      	ldr	r3, [r3, #32]
 80086be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a1b      	ldr	r3, [r3, #32]
 80086c4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80086de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	021b      	lsls	r3, r3, #8
 80086ea:	68fa      	ldr	r2, [r7, #12]
 80086ec:	4313      	orrs	r3, r2
 80086ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80086f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	689b      	ldr	r3, [r3, #8]
 80086fc:	051b      	lsls	r3, r3, #20
 80086fe:	693a      	ldr	r2, [r7, #16]
 8008700:	4313      	orrs	r3, r2
 8008702:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	4a18      	ldr	r2, [pc, #96]	@ (8008768 <TIM_OC6_SetConfig+0xb8>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d00f      	beq.n	800872c <TIM_OC6_SetConfig+0x7c>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	4a17      	ldr	r2, [pc, #92]	@ (800876c <TIM_OC6_SetConfig+0xbc>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d00b      	beq.n	800872c <TIM_OC6_SetConfig+0x7c>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	4a16      	ldr	r2, [pc, #88]	@ (8008770 <TIM_OC6_SetConfig+0xc0>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d007      	beq.n	800872c <TIM_OC6_SetConfig+0x7c>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	4a15      	ldr	r2, [pc, #84]	@ (8008774 <TIM_OC6_SetConfig+0xc4>)
 8008720:	4293      	cmp	r3, r2
 8008722:	d003      	beq.n	800872c <TIM_OC6_SetConfig+0x7c>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	4a14      	ldr	r2, [pc, #80]	@ (8008778 <TIM_OC6_SetConfig+0xc8>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d109      	bne.n	8008740 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008732:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	695b      	ldr	r3, [r3, #20]
 8008738:	029b      	lsls	r3, r3, #10
 800873a:	697a      	ldr	r2, [r7, #20]
 800873c:	4313      	orrs	r3, r2
 800873e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	697a      	ldr	r2, [r7, #20]
 8008744:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	68fa      	ldr	r2, [r7, #12]
 800874a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	685a      	ldr	r2, [r3, #4]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	693a      	ldr	r2, [r7, #16]
 8008758:	621a      	str	r2, [r3, #32]
}
 800875a:	bf00      	nop
 800875c:	371c      	adds	r7, #28
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
 8008766:	bf00      	nop
 8008768:	40012c00 	.word	0x40012c00
 800876c:	40013400 	.word	0x40013400
 8008770:	40014000 	.word	0x40014000
 8008774:	40014400 	.word	0x40014400
 8008778:	40014800 	.word	0x40014800

0800877c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800877c:	b480      	push	{r7}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800878c:	2b01      	cmp	r3, #1
 800878e:	d101      	bne.n	8008794 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008790:	2302      	movs	r3, #2
 8008792:	e065      	b.n	8008860 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2201      	movs	r2, #1
 8008798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2202      	movs	r2, #2
 80087a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a2c      	ldr	r2, [pc, #176]	@ (800886c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d004      	beq.n	80087c8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a2b      	ldr	r2, [pc, #172]	@ (8008870 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d108      	bne.n	80087da <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80087ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	68fa      	ldr	r2, [r7, #12]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80087e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	68fa      	ldr	r2, [r7, #12]
 80087ec:	4313      	orrs	r3, r2
 80087ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	68fa      	ldr	r2, [r7, #12]
 80087f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a1b      	ldr	r2, [pc, #108]	@ (800886c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d018      	beq.n	8008834 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800880a:	d013      	beq.n	8008834 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a18      	ldr	r2, [pc, #96]	@ (8008874 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d00e      	beq.n	8008834 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a17      	ldr	r2, [pc, #92]	@ (8008878 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d009      	beq.n	8008834 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a12      	ldr	r2, [pc, #72]	@ (8008870 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d004      	beq.n	8008834 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a13      	ldr	r2, [pc, #76]	@ (800887c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d10c      	bne.n	800884e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800883a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	68ba      	ldr	r2, [r7, #8]
 8008842:	4313      	orrs	r3, r2
 8008844:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68ba      	ldr	r2, [r7, #8]
 800884c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2201      	movs	r2, #1
 8008852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2200      	movs	r2, #0
 800885a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800885e:	2300      	movs	r3, #0
}
 8008860:	4618      	mov	r0, r3
 8008862:	3714      	adds	r7, #20
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr
 800886c:	40012c00 	.word	0x40012c00
 8008870:	40013400 	.word	0x40013400
 8008874:	40000400 	.word	0x40000400
 8008878:	40000800 	.word	0x40000800
 800887c:	40014000 	.word	0x40014000

08008880 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008880:	b480      	push	{r7}
 8008882:	b085      	sub	sp, #20
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800888a:	2300      	movs	r3, #0
 800888c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008894:	2b01      	cmp	r3, #1
 8008896:	d101      	bne.n	800889c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008898:	2302      	movs	r3, #2
 800889a:	e073      	b.n	8008984 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	68db      	ldr	r3, [r3, #12]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	689b      	ldr	r3, [r3, #8]
 80088bc:	4313      	orrs	r3, r2
 80088be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	4313      	orrs	r3, r2
 80088cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4313      	orrs	r3, r2
 80088da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	691b      	ldr	r3, [r3, #16]
 80088e6:	4313      	orrs	r3, r2
 80088e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	695b      	ldr	r3, [r3, #20]
 80088f4:	4313      	orrs	r3, r2
 80088f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008902:	4313      	orrs	r3, r2
 8008904:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	699b      	ldr	r3, [r3, #24]
 8008910:	041b      	lsls	r3, r3, #16
 8008912:	4313      	orrs	r3, r2
 8008914:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	69db      	ldr	r3, [r3, #28]
 8008920:	4313      	orrs	r3, r2
 8008922:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a19      	ldr	r2, [pc, #100]	@ (8008990 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d004      	beq.n	8008938 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a18      	ldr	r2, [pc, #96]	@ (8008994 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d11c      	bne.n	8008972 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008942:	051b      	lsls	r3, r3, #20
 8008944:	4313      	orrs	r3, r2
 8008946:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	6a1b      	ldr	r3, [r3, #32]
 8008952:	4313      	orrs	r3, r2
 8008954:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008960:	4313      	orrs	r3, r2
 8008962:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800896e:	4313      	orrs	r3, r2
 8008970:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008982:	2300      	movs	r3, #0
}
 8008984:	4618      	mov	r0, r3
 8008986:	3714      	adds	r7, #20
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr
 8008990:	40012c00 	.word	0x40012c00
 8008994:	40013400 	.word	0x40013400

08008998 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80089a0:	bf00      	nop
 80089a2:	370c      	adds	r7, #12
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80089b4:	bf00      	nop
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80089c8:	bf00      	nop
 80089ca:	370c      	adds	r7, #12
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr

080089d4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80089dc:	bf00      	nop
 80089de:	370c      	adds	r7, #12
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr

080089e8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b083      	sub	sp, #12
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80089f0:	bf00      	nop
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr

080089fc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b083      	sub	sp, #12
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008a04:	bf00      	nop
 8008a06:	370c      	adds	r7, #12
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr

08008a10 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b083      	sub	sp, #12
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008a18:	bf00      	nop
 8008a1a:	370c      	adds	r7, #12
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr

08008a24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b082      	sub	sp, #8
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d101      	bne.n	8008a36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008a32:	2301      	movs	r3, #1
 8008a34:	e042      	b.n	8008abc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d106      	bne.n	8008a4e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f7fa f9f5 	bl	8002e38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2224      	movs	r2, #36	@ 0x24
 8008a52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f022 0201 	bic.w	r2, r2, #1
 8008a64:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d002      	beq.n	8008a74 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 fee4 	bl	800983c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 fc15 	bl	80092a4 <UART_SetConfig>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d101      	bne.n	8008a84 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	e01b      	b.n	8008abc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	685a      	ldr	r2, [r3, #4]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008a92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	689a      	ldr	r2, [r3, #8]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008aa2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	681a      	ldr	r2, [r3, #0]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f042 0201 	orr.w	r2, r2, #1
 8008ab2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f000 ff63 	bl	8009980 <UART_CheckIdleState>
 8008aba:	4603      	mov	r3, r0
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3708      	adds	r7, #8
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b08a      	sub	sp, #40	@ 0x28
 8008ac8:	af02      	add	r7, sp, #8
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	603b      	str	r3, [r7, #0]
 8008ad0:	4613      	mov	r3, r2
 8008ad2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ada:	2b20      	cmp	r3, #32
 8008adc:	d17b      	bne.n	8008bd6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d002      	beq.n	8008aea <HAL_UART_Transmit+0x26>
 8008ae4:	88fb      	ldrh	r3, [r7, #6]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d101      	bne.n	8008aee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e074      	b.n	8008bd8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2200      	movs	r2, #0
 8008af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2221      	movs	r2, #33	@ 0x21
 8008afa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008afe:	f7fa fdf9 	bl	80036f4 <HAL_GetTick>
 8008b02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	88fa      	ldrh	r2, [r7, #6]
 8008b08:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	88fa      	ldrh	r2, [r7, #6]
 8008b10:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b1c:	d108      	bne.n	8008b30 <HAL_UART_Transmit+0x6c>
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d104      	bne.n	8008b30 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008b26:	2300      	movs	r3, #0
 8008b28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	61bb      	str	r3, [r7, #24]
 8008b2e:	e003      	b.n	8008b38 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008b34:	2300      	movs	r3, #0
 8008b36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008b38:	e030      	b.n	8008b9c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	9300      	str	r3, [sp, #0]
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	2200      	movs	r2, #0
 8008b42:	2180      	movs	r1, #128	@ 0x80
 8008b44:	68f8      	ldr	r0, [r7, #12]
 8008b46:	f000 ffc5 	bl	8009ad4 <UART_WaitOnFlagUntilTimeout>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d005      	beq.n	8008b5c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2220      	movs	r2, #32
 8008b54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008b58:	2303      	movs	r3, #3
 8008b5a:	e03d      	b.n	8008bd8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d10b      	bne.n	8008b7a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008b62:	69bb      	ldr	r3, [r7, #24]
 8008b64:	881b      	ldrh	r3, [r3, #0]
 8008b66:	461a      	mov	r2, r3
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b70:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008b72:	69bb      	ldr	r3, [r7, #24]
 8008b74:	3302      	adds	r3, #2
 8008b76:	61bb      	str	r3, [r7, #24]
 8008b78:	e007      	b.n	8008b8a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	781a      	ldrb	r2, [r3, #0]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008b84:	69fb      	ldr	r3, [r7, #28]
 8008b86:	3301      	adds	r3, #1
 8008b88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	3b01      	subs	r3, #1
 8008b94:	b29a      	uxth	r2, r3
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008ba2:	b29b      	uxth	r3, r3
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d1c8      	bne.n	8008b3a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	9300      	str	r3, [sp, #0]
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	2140      	movs	r1, #64	@ 0x40
 8008bb2:	68f8      	ldr	r0, [r7, #12]
 8008bb4:	f000 ff8e 	bl	8009ad4 <UART_WaitOnFlagUntilTimeout>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d005      	beq.n	8008bca <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	2220      	movs	r2, #32
 8008bc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008bc6:	2303      	movs	r3, #3
 8008bc8:	e006      	b.n	8008bd8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2220      	movs	r2, #32
 8008bce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	e000      	b.n	8008bd8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008bd6:	2302      	movs	r3, #2
  }
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3720      	adds	r7, #32
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b0ba      	sub	sp, #232	@ 0xe8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	69db      	ldr	r3, [r3, #28]
 8008bee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	689b      	ldr	r3, [r3, #8]
 8008c02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008c06:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008c0a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008c0e:	4013      	ands	r3, r2
 8008c10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008c14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d11b      	bne.n	8008c54 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008c1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c20:	f003 0320 	and.w	r3, r3, #32
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d015      	beq.n	8008c54 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008c28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c2c:	f003 0320 	and.w	r3, r3, #32
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d105      	bne.n	8008c40 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008c34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d009      	beq.n	8008c54 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	f000 8300 	beq.w	800924a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	4798      	blx	r3
      }
      return;
 8008c52:	e2fa      	b.n	800924a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008c54:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	f000 8123 	beq.w	8008ea4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008c5e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008c62:	4b8d      	ldr	r3, [pc, #564]	@ (8008e98 <HAL_UART_IRQHandler+0x2b8>)
 8008c64:	4013      	ands	r3, r2
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d106      	bne.n	8008c78 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008c6a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008c6e:	4b8b      	ldr	r3, [pc, #556]	@ (8008e9c <HAL_UART_IRQHandler+0x2bc>)
 8008c70:	4013      	ands	r3, r2
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	f000 8116 	beq.w	8008ea4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c7c:	f003 0301 	and.w	r3, r3, #1
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d011      	beq.n	8008ca8 <HAL_UART_IRQHandler+0xc8>
 8008c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00b      	beq.n	8008ca8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	2201      	movs	r2, #1
 8008c96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c9e:	f043 0201 	orr.w	r2, r3, #1
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ca8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cac:	f003 0302 	and.w	r3, r3, #2
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d011      	beq.n	8008cd8 <HAL_UART_IRQHandler+0xf8>
 8008cb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cb8:	f003 0301 	and.w	r3, r3, #1
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00b      	beq.n	8008cd8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	2202      	movs	r2, #2
 8008cc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cce:	f043 0204 	orr.w	r2, r3, #4
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008cd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cdc:	f003 0304 	and.w	r3, r3, #4
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d011      	beq.n	8008d08 <HAL_UART_IRQHandler+0x128>
 8008ce4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ce8:	f003 0301 	and.w	r3, r3, #1
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d00b      	beq.n	8008d08 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	2204      	movs	r2, #4
 8008cf6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cfe:	f043 0202 	orr.w	r2, r3, #2
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008d08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d0c:	f003 0308 	and.w	r3, r3, #8
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d017      	beq.n	8008d44 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008d14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d18:	f003 0320 	and.w	r3, r3, #32
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d105      	bne.n	8008d2c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008d20:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008d24:	4b5c      	ldr	r3, [pc, #368]	@ (8008e98 <HAL_UART_IRQHandler+0x2b8>)
 8008d26:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d00b      	beq.n	8008d44 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	2208      	movs	r2, #8
 8008d32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d3a:	f043 0208 	orr.w	r2, r3, #8
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d012      	beq.n	8008d76 <HAL_UART_IRQHandler+0x196>
 8008d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d54:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d00c      	beq.n	8008d76 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008d64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d6c:	f043 0220 	orr.w	r2, r3, #32
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	f000 8266 	beq.w	800924e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d86:	f003 0320 	and.w	r3, r3, #32
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d013      	beq.n	8008db6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d92:	f003 0320 	and.w	r3, r3, #32
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d105      	bne.n	8008da6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008d9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d007      	beq.n	8008db6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d003      	beq.n	8008db6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dbc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dca:	2b40      	cmp	r3, #64	@ 0x40
 8008dcc:	d005      	beq.n	8008dda <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008dce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008dd2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d054      	beq.n	8008e84 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 fee7 	bl	8009bae <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dea:	2b40      	cmp	r3, #64	@ 0x40
 8008dec:	d146      	bne.n	8008e7c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	3308      	adds	r3, #8
 8008df4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008dfc:	e853 3f00 	ldrex	r3, [r3]
 8008e00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008e04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	3308      	adds	r3, #8
 8008e16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008e1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008e1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008e26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008e2a:	e841 2300 	strex	r3, r2, [r1]
 8008e2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008e32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d1d9      	bne.n	8008dee <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d017      	beq.n	8008e74 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e4a:	4a15      	ldr	r2, [pc, #84]	@ (8008ea0 <HAL_UART_IRQHandler+0x2c0>)
 8008e4c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e54:	4618      	mov	r0, r3
 8008e56:	f7fa fed7 	bl	8003c08 <HAL_DMA_Abort_IT>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d019      	beq.n	8008e94 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e68:	687a      	ldr	r2, [r7, #4]
 8008e6a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008e6e:	4610      	mov	r0, r2
 8008e70:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e72:	e00f      	b.n	8008e94 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 f9ff 	bl	8009278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e7a:	e00b      	b.n	8008e94 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f000 f9fb 	bl	8009278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e82:	e007      	b.n	8008e94 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f000 f9f7 	bl	8009278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008e92:	e1dc      	b.n	800924e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e94:	bf00      	nop
    return;
 8008e96:	e1da      	b.n	800924e <HAL_UART_IRQHandler+0x66e>
 8008e98:	10000001 	.word	0x10000001
 8008e9c:	04000120 	.word	0x04000120
 8008ea0:	08009c7b 	.word	0x08009c7b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	f040 8170 	bne.w	800918e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008eb2:	f003 0310 	and.w	r3, r3, #16
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	f000 8169 	beq.w	800918e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008ebc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ec0:	f003 0310 	and.w	r3, r3, #16
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	f000 8162 	beq.w	800918e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	2210      	movs	r2, #16
 8008ed0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	689b      	ldr	r3, [r3, #8]
 8008ed8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008edc:	2b40      	cmp	r3, #64	@ 0x40
 8008ede:	f040 80d8 	bne.w	8009092 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008ef0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	f000 80af 	beq.w	8009058 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008f00:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008f04:	429a      	cmp	r2, r3
 8008f06:	f080 80a7 	bcs.w	8009058 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008f10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f003 0320 	and.w	r3, r3, #32
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	f040 8087 	bne.w	8009036 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f34:	e853 3f00 	ldrex	r3, [r3]
 8008f38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008f3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008f52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008f56:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008f5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008f62:	e841 2300 	strex	r3, r2, [r1]
 8008f66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008f6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d1da      	bne.n	8008f28 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	3308      	adds	r3, #8
 8008f78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f7c:	e853 3f00 	ldrex	r3, [r3]
 8008f80:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008f82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008f84:	f023 0301 	bic.w	r3, r3, #1
 8008f88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	3308      	adds	r3, #8
 8008f92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008f96:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008f9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008f9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008fa2:	e841 2300 	strex	r3, r2, [r1]
 8008fa6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008fa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d1e1      	bne.n	8008f72 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	3308      	adds	r3, #8
 8008fb4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008fb8:	e853 3f00 	ldrex	r3, [r3]
 8008fbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008fbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008fc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	3308      	adds	r3, #8
 8008fce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008fd2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008fd4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008fd8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008fda:	e841 2300 	strex	r3, r2, [r1]
 8008fde:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008fe0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d1e3      	bne.n	8008fae <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2220      	movs	r2, #32
 8008fea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ffa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ffc:	e853 3f00 	ldrex	r3, [r3]
 8009000:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009004:	f023 0310 	bic.w	r3, r3, #16
 8009008:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	461a      	mov	r2, r3
 8009012:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009016:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009018:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800901a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800901c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800901e:	e841 2300 	strex	r3, r2, [r1]
 8009022:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009024:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009026:	2b00      	cmp	r3, #0
 8009028:	d1e4      	bne.n	8008ff4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009030:	4618      	mov	r0, r3
 8009032:	f7fa fd90 	bl	8003b56 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2202      	movs	r2, #2
 800903a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009048:	b29b      	uxth	r3, r3
 800904a:	1ad3      	subs	r3, r2, r3
 800904c:	b29b      	uxth	r3, r3
 800904e:	4619      	mov	r1, r3
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f000 f91b 	bl	800928c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009056:	e0fc      	b.n	8009252 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800905e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009062:	429a      	cmp	r2, r3
 8009064:	f040 80f5 	bne.w	8009252 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f003 0320 	and.w	r3, r3, #32
 8009076:	2b20      	cmp	r3, #32
 8009078:	f040 80eb 	bne.w	8009252 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2202      	movs	r2, #2
 8009080:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009088:	4619      	mov	r1, r3
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f000 f8fe 	bl	800928c <HAL_UARTEx_RxEventCallback>
      return;
 8009090:	e0df      	b.n	8009252 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800909e:	b29b      	uxth	r3, r3
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	f000 80d1 	beq.w	8009256 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80090b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	f000 80cc 	beq.w	8009256 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090c6:	e853 3f00 	ldrex	r3, [r3]
 80090ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80090cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	461a      	mov	r2, r3
 80090dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80090e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80090e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80090e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80090e8:	e841 2300 	strex	r3, r2, [r1]
 80090ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80090ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d1e4      	bne.n	80090be <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	3308      	adds	r3, #8
 80090fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090fe:	e853 3f00 	ldrex	r3, [r3]
 8009102:	623b      	str	r3, [r7, #32]
   return(result);
 8009104:	6a3b      	ldr	r3, [r7, #32]
 8009106:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800910a:	f023 0301 	bic.w	r3, r3, #1
 800910e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	3308      	adds	r3, #8
 8009118:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800911c:	633a      	str	r2, [r7, #48]	@ 0x30
 800911e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009120:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009122:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009124:	e841 2300 	strex	r3, r2, [r1]
 8009128:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800912a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800912c:	2b00      	cmp	r3, #0
 800912e:	d1e1      	bne.n	80090f4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2220      	movs	r2, #32
 8009134:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2200      	movs	r2, #0
 8009142:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	e853 3f00 	ldrex	r3, [r3]
 8009150:	60fb      	str	r3, [r7, #12]
   return(result);
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	f023 0310 	bic.w	r3, r3, #16
 8009158:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	461a      	mov	r2, r3
 8009162:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009166:	61fb      	str	r3, [r7, #28]
 8009168:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800916a:	69b9      	ldr	r1, [r7, #24]
 800916c:	69fa      	ldr	r2, [r7, #28]
 800916e:	e841 2300 	strex	r3, r2, [r1]
 8009172:	617b      	str	r3, [r7, #20]
   return(result);
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d1e4      	bne.n	8009144 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2202      	movs	r2, #2
 800917e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009180:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009184:	4619      	mov	r1, r3
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f000 f880 	bl	800928c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800918c:	e063      	b.n	8009256 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800918e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009192:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009196:	2b00      	cmp	r3, #0
 8009198:	d00e      	beq.n	80091b8 <HAL_UART_IRQHandler+0x5d8>
 800919a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800919e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d008      	beq.n	80091b8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80091ae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f000 fd9f 	bl	8009cf4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80091b6:	e051      	b.n	800925c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80091b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d014      	beq.n	80091ee <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80091c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d105      	bne.n	80091dc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80091d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d008      	beq.n	80091ee <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d03a      	beq.n	800925a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80091e8:	6878      	ldr	r0, [r7, #4]
 80091ea:	4798      	blx	r3
    }
    return;
 80091ec:	e035      	b.n	800925a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80091ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d009      	beq.n	800920e <HAL_UART_IRQHandler+0x62e>
 80091fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009202:	2b00      	cmp	r3, #0
 8009204:	d003      	beq.n	800920e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f000 fd49 	bl	8009c9e <UART_EndTransmit_IT>
    return;
 800920c:	e026      	b.n	800925c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800920e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009212:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009216:	2b00      	cmp	r3, #0
 8009218:	d009      	beq.n	800922e <HAL_UART_IRQHandler+0x64e>
 800921a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800921e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009222:	2b00      	cmp	r3, #0
 8009224:	d003      	beq.n	800922e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 fd78 	bl	8009d1c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800922c:	e016      	b.n	800925c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800922e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009232:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009236:	2b00      	cmp	r3, #0
 8009238:	d010      	beq.n	800925c <HAL_UART_IRQHandler+0x67c>
 800923a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800923e:	2b00      	cmp	r3, #0
 8009240:	da0c      	bge.n	800925c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f000 fd60 	bl	8009d08 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009248:	e008      	b.n	800925c <HAL_UART_IRQHandler+0x67c>
      return;
 800924a:	bf00      	nop
 800924c:	e006      	b.n	800925c <HAL_UART_IRQHandler+0x67c>
    return;
 800924e:	bf00      	nop
 8009250:	e004      	b.n	800925c <HAL_UART_IRQHandler+0x67c>
      return;
 8009252:	bf00      	nop
 8009254:	e002      	b.n	800925c <HAL_UART_IRQHandler+0x67c>
      return;
 8009256:	bf00      	nop
 8009258:	e000      	b.n	800925c <HAL_UART_IRQHandler+0x67c>
    return;
 800925a:	bf00      	nop
  }
}
 800925c:	37e8      	adds	r7, #232	@ 0xe8
 800925e:	46bd      	mov	sp, r7
 8009260:	bd80      	pop	{r7, pc}
 8009262:	bf00      	nop

08009264 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009264:	b480      	push	{r7}
 8009266:	b083      	sub	sp, #12
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800926c:	bf00      	nop
 800926e:	370c      	adds	r7, #12
 8009270:	46bd      	mov	sp, r7
 8009272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009276:	4770      	bx	lr

08009278 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009278:	b480      	push	{r7}
 800927a:	b083      	sub	sp, #12
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009280:	bf00      	nop
 8009282:	370c      	adds	r7, #12
 8009284:	46bd      	mov	sp, r7
 8009286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928a:	4770      	bx	lr

0800928c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800928c:	b480      	push	{r7}
 800928e:	b083      	sub	sp, #12
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
 8009294:	460b      	mov	r3, r1
 8009296:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009298:	bf00      	nop
 800929a:	370c      	adds	r7, #12
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr

080092a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80092a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092a8:	b08c      	sub	sp, #48	@ 0x30
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80092ae:	2300      	movs	r3, #0
 80092b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	689a      	ldr	r2, [r3, #8]
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	431a      	orrs	r2, r3
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	695b      	ldr	r3, [r3, #20]
 80092c2:	431a      	orrs	r2, r3
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	69db      	ldr	r3, [r3, #28]
 80092c8:	4313      	orrs	r3, r2
 80092ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	4bab      	ldr	r3, [pc, #684]	@ (8009580 <UART_SetConfig+0x2dc>)
 80092d4:	4013      	ands	r3, r2
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	6812      	ldr	r2, [r2, #0]
 80092da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092dc:	430b      	orrs	r3, r1
 80092de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	68da      	ldr	r2, [r3, #12]
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	430a      	orrs	r2, r1
 80092f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	699b      	ldr	r3, [r3, #24]
 80092fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4aa0      	ldr	r2, [pc, #640]	@ (8009584 <UART_SetConfig+0x2e0>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d004      	beq.n	8009310 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	6a1b      	ldr	r3, [r3, #32]
 800930a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800930c:	4313      	orrs	r3, r2
 800930e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800931a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800931e:	697a      	ldr	r2, [r7, #20]
 8009320:	6812      	ldr	r2, [r2, #0]
 8009322:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009324:	430b      	orrs	r3, r1
 8009326:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800932e:	f023 010f 	bic.w	r1, r3, #15
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	430a      	orrs	r2, r1
 800933c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a91      	ldr	r2, [pc, #580]	@ (8009588 <UART_SetConfig+0x2e4>)
 8009344:	4293      	cmp	r3, r2
 8009346:	d125      	bne.n	8009394 <UART_SetConfig+0xf0>
 8009348:	4b90      	ldr	r3, [pc, #576]	@ (800958c <UART_SetConfig+0x2e8>)
 800934a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800934e:	f003 0303 	and.w	r3, r3, #3
 8009352:	2b03      	cmp	r3, #3
 8009354:	d81a      	bhi.n	800938c <UART_SetConfig+0xe8>
 8009356:	a201      	add	r2, pc, #4	@ (adr r2, 800935c <UART_SetConfig+0xb8>)
 8009358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800935c:	0800936d 	.word	0x0800936d
 8009360:	0800937d 	.word	0x0800937d
 8009364:	08009375 	.word	0x08009375
 8009368:	08009385 	.word	0x08009385
 800936c:	2301      	movs	r3, #1
 800936e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009372:	e0d6      	b.n	8009522 <UART_SetConfig+0x27e>
 8009374:	2302      	movs	r3, #2
 8009376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800937a:	e0d2      	b.n	8009522 <UART_SetConfig+0x27e>
 800937c:	2304      	movs	r3, #4
 800937e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009382:	e0ce      	b.n	8009522 <UART_SetConfig+0x27e>
 8009384:	2308      	movs	r3, #8
 8009386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800938a:	e0ca      	b.n	8009522 <UART_SetConfig+0x27e>
 800938c:	2310      	movs	r3, #16
 800938e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009392:	e0c6      	b.n	8009522 <UART_SetConfig+0x27e>
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a7d      	ldr	r2, [pc, #500]	@ (8009590 <UART_SetConfig+0x2ec>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d138      	bne.n	8009410 <UART_SetConfig+0x16c>
 800939e:	4b7b      	ldr	r3, [pc, #492]	@ (800958c <UART_SetConfig+0x2e8>)
 80093a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093a4:	f003 030c 	and.w	r3, r3, #12
 80093a8:	2b0c      	cmp	r3, #12
 80093aa:	d82d      	bhi.n	8009408 <UART_SetConfig+0x164>
 80093ac:	a201      	add	r2, pc, #4	@ (adr r2, 80093b4 <UART_SetConfig+0x110>)
 80093ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093b2:	bf00      	nop
 80093b4:	080093e9 	.word	0x080093e9
 80093b8:	08009409 	.word	0x08009409
 80093bc:	08009409 	.word	0x08009409
 80093c0:	08009409 	.word	0x08009409
 80093c4:	080093f9 	.word	0x080093f9
 80093c8:	08009409 	.word	0x08009409
 80093cc:	08009409 	.word	0x08009409
 80093d0:	08009409 	.word	0x08009409
 80093d4:	080093f1 	.word	0x080093f1
 80093d8:	08009409 	.word	0x08009409
 80093dc:	08009409 	.word	0x08009409
 80093e0:	08009409 	.word	0x08009409
 80093e4:	08009401 	.word	0x08009401
 80093e8:	2300      	movs	r3, #0
 80093ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093ee:	e098      	b.n	8009522 <UART_SetConfig+0x27e>
 80093f0:	2302      	movs	r3, #2
 80093f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093f6:	e094      	b.n	8009522 <UART_SetConfig+0x27e>
 80093f8:	2304      	movs	r3, #4
 80093fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093fe:	e090      	b.n	8009522 <UART_SetConfig+0x27e>
 8009400:	2308      	movs	r3, #8
 8009402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009406:	e08c      	b.n	8009522 <UART_SetConfig+0x27e>
 8009408:	2310      	movs	r3, #16
 800940a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800940e:	e088      	b.n	8009522 <UART_SetConfig+0x27e>
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a5f      	ldr	r2, [pc, #380]	@ (8009594 <UART_SetConfig+0x2f0>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d125      	bne.n	8009466 <UART_SetConfig+0x1c2>
 800941a:	4b5c      	ldr	r3, [pc, #368]	@ (800958c <UART_SetConfig+0x2e8>)
 800941c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009420:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009424:	2b30      	cmp	r3, #48	@ 0x30
 8009426:	d016      	beq.n	8009456 <UART_SetConfig+0x1b2>
 8009428:	2b30      	cmp	r3, #48	@ 0x30
 800942a:	d818      	bhi.n	800945e <UART_SetConfig+0x1ba>
 800942c:	2b20      	cmp	r3, #32
 800942e:	d00a      	beq.n	8009446 <UART_SetConfig+0x1a2>
 8009430:	2b20      	cmp	r3, #32
 8009432:	d814      	bhi.n	800945e <UART_SetConfig+0x1ba>
 8009434:	2b00      	cmp	r3, #0
 8009436:	d002      	beq.n	800943e <UART_SetConfig+0x19a>
 8009438:	2b10      	cmp	r3, #16
 800943a:	d008      	beq.n	800944e <UART_SetConfig+0x1aa>
 800943c:	e00f      	b.n	800945e <UART_SetConfig+0x1ba>
 800943e:	2300      	movs	r3, #0
 8009440:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009444:	e06d      	b.n	8009522 <UART_SetConfig+0x27e>
 8009446:	2302      	movs	r3, #2
 8009448:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800944c:	e069      	b.n	8009522 <UART_SetConfig+0x27e>
 800944e:	2304      	movs	r3, #4
 8009450:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009454:	e065      	b.n	8009522 <UART_SetConfig+0x27e>
 8009456:	2308      	movs	r3, #8
 8009458:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800945c:	e061      	b.n	8009522 <UART_SetConfig+0x27e>
 800945e:	2310      	movs	r3, #16
 8009460:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009464:	e05d      	b.n	8009522 <UART_SetConfig+0x27e>
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4a4b      	ldr	r2, [pc, #300]	@ (8009598 <UART_SetConfig+0x2f4>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d125      	bne.n	80094bc <UART_SetConfig+0x218>
 8009470:	4b46      	ldr	r3, [pc, #280]	@ (800958c <UART_SetConfig+0x2e8>)
 8009472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009476:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800947a:	2bc0      	cmp	r3, #192	@ 0xc0
 800947c:	d016      	beq.n	80094ac <UART_SetConfig+0x208>
 800947e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009480:	d818      	bhi.n	80094b4 <UART_SetConfig+0x210>
 8009482:	2b80      	cmp	r3, #128	@ 0x80
 8009484:	d00a      	beq.n	800949c <UART_SetConfig+0x1f8>
 8009486:	2b80      	cmp	r3, #128	@ 0x80
 8009488:	d814      	bhi.n	80094b4 <UART_SetConfig+0x210>
 800948a:	2b00      	cmp	r3, #0
 800948c:	d002      	beq.n	8009494 <UART_SetConfig+0x1f0>
 800948e:	2b40      	cmp	r3, #64	@ 0x40
 8009490:	d008      	beq.n	80094a4 <UART_SetConfig+0x200>
 8009492:	e00f      	b.n	80094b4 <UART_SetConfig+0x210>
 8009494:	2300      	movs	r3, #0
 8009496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800949a:	e042      	b.n	8009522 <UART_SetConfig+0x27e>
 800949c:	2302      	movs	r3, #2
 800949e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094a2:	e03e      	b.n	8009522 <UART_SetConfig+0x27e>
 80094a4:	2304      	movs	r3, #4
 80094a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094aa:	e03a      	b.n	8009522 <UART_SetConfig+0x27e>
 80094ac:	2308      	movs	r3, #8
 80094ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094b2:	e036      	b.n	8009522 <UART_SetConfig+0x27e>
 80094b4:	2310      	movs	r3, #16
 80094b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094ba:	e032      	b.n	8009522 <UART_SetConfig+0x27e>
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a30      	ldr	r2, [pc, #192]	@ (8009584 <UART_SetConfig+0x2e0>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d12a      	bne.n	800951c <UART_SetConfig+0x278>
 80094c6:	4b31      	ldr	r3, [pc, #196]	@ (800958c <UART_SetConfig+0x2e8>)
 80094c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094cc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80094d0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80094d4:	d01a      	beq.n	800950c <UART_SetConfig+0x268>
 80094d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80094da:	d81b      	bhi.n	8009514 <UART_SetConfig+0x270>
 80094dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094e0:	d00c      	beq.n	80094fc <UART_SetConfig+0x258>
 80094e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094e6:	d815      	bhi.n	8009514 <UART_SetConfig+0x270>
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d003      	beq.n	80094f4 <UART_SetConfig+0x250>
 80094ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094f0:	d008      	beq.n	8009504 <UART_SetConfig+0x260>
 80094f2:	e00f      	b.n	8009514 <UART_SetConfig+0x270>
 80094f4:	2300      	movs	r3, #0
 80094f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094fa:	e012      	b.n	8009522 <UART_SetConfig+0x27e>
 80094fc:	2302      	movs	r3, #2
 80094fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009502:	e00e      	b.n	8009522 <UART_SetConfig+0x27e>
 8009504:	2304      	movs	r3, #4
 8009506:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800950a:	e00a      	b.n	8009522 <UART_SetConfig+0x27e>
 800950c:	2308      	movs	r3, #8
 800950e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009512:	e006      	b.n	8009522 <UART_SetConfig+0x27e>
 8009514:	2310      	movs	r3, #16
 8009516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800951a:	e002      	b.n	8009522 <UART_SetConfig+0x27e>
 800951c:	2310      	movs	r3, #16
 800951e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a17      	ldr	r2, [pc, #92]	@ (8009584 <UART_SetConfig+0x2e0>)
 8009528:	4293      	cmp	r3, r2
 800952a:	f040 80a8 	bne.w	800967e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800952e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009532:	2b08      	cmp	r3, #8
 8009534:	d834      	bhi.n	80095a0 <UART_SetConfig+0x2fc>
 8009536:	a201      	add	r2, pc, #4	@ (adr r2, 800953c <UART_SetConfig+0x298>)
 8009538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800953c:	08009561 	.word	0x08009561
 8009540:	080095a1 	.word	0x080095a1
 8009544:	08009569 	.word	0x08009569
 8009548:	080095a1 	.word	0x080095a1
 800954c:	0800956f 	.word	0x0800956f
 8009550:	080095a1 	.word	0x080095a1
 8009554:	080095a1 	.word	0x080095a1
 8009558:	080095a1 	.word	0x080095a1
 800955c:	08009577 	.word	0x08009577
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009560:	f7fd fe9e 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
 8009564:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009566:	e021      	b.n	80095ac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009568:	4b0c      	ldr	r3, [pc, #48]	@ (800959c <UART_SetConfig+0x2f8>)
 800956a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800956c:	e01e      	b.n	80095ac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800956e:	f7fd fe2b 	bl	80071c8 <HAL_RCC_GetSysClockFreq>
 8009572:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009574:	e01a      	b.n	80095ac <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009576:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800957a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800957c:	e016      	b.n	80095ac <UART_SetConfig+0x308>
 800957e:	bf00      	nop
 8009580:	cfff69f3 	.word	0xcfff69f3
 8009584:	40008000 	.word	0x40008000
 8009588:	40013800 	.word	0x40013800
 800958c:	40021000 	.word	0x40021000
 8009590:	40004400 	.word	0x40004400
 8009594:	40004800 	.word	0x40004800
 8009598:	40004c00 	.word	0x40004c00
 800959c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80095a0:	2300      	movs	r3, #0
 80095a2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80095a4:	2301      	movs	r3, #1
 80095a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80095aa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80095ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	f000 812a 	beq.w	8009808 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095b8:	4a9e      	ldr	r2, [pc, #632]	@ (8009834 <UART_SetConfig+0x590>)
 80095ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095be:	461a      	mov	r2, r3
 80095c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80095c6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	685a      	ldr	r2, [r3, #4]
 80095cc:	4613      	mov	r3, r2
 80095ce:	005b      	lsls	r3, r3, #1
 80095d0:	4413      	add	r3, r2
 80095d2:	69ba      	ldr	r2, [r7, #24]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d305      	bcc.n	80095e4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095de:	69ba      	ldr	r2, [r7, #24]
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d903      	bls.n	80095ec <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80095ea:	e10d      	b.n	8009808 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ee:	2200      	movs	r2, #0
 80095f0:	60bb      	str	r3, [r7, #8]
 80095f2:	60fa      	str	r2, [r7, #12]
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095f8:	4a8e      	ldr	r2, [pc, #568]	@ (8009834 <UART_SetConfig+0x590>)
 80095fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095fe:	b29b      	uxth	r3, r3
 8009600:	2200      	movs	r2, #0
 8009602:	603b      	str	r3, [r7, #0]
 8009604:	607a      	str	r2, [r7, #4]
 8009606:	e9d7 2300 	ldrd	r2, r3, [r7]
 800960a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800960e:	f7f7 faf3 	bl	8000bf8 <__aeabi_uldivmod>
 8009612:	4602      	mov	r2, r0
 8009614:	460b      	mov	r3, r1
 8009616:	4610      	mov	r0, r2
 8009618:	4619      	mov	r1, r3
 800961a:	f04f 0200 	mov.w	r2, #0
 800961e:	f04f 0300 	mov.w	r3, #0
 8009622:	020b      	lsls	r3, r1, #8
 8009624:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009628:	0202      	lsls	r2, r0, #8
 800962a:	6979      	ldr	r1, [r7, #20]
 800962c:	6849      	ldr	r1, [r1, #4]
 800962e:	0849      	lsrs	r1, r1, #1
 8009630:	2000      	movs	r0, #0
 8009632:	460c      	mov	r4, r1
 8009634:	4605      	mov	r5, r0
 8009636:	eb12 0804 	adds.w	r8, r2, r4
 800963a:	eb43 0905 	adc.w	r9, r3, r5
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	2200      	movs	r2, #0
 8009644:	469a      	mov	sl, r3
 8009646:	4693      	mov	fp, r2
 8009648:	4652      	mov	r2, sl
 800964a:	465b      	mov	r3, fp
 800964c:	4640      	mov	r0, r8
 800964e:	4649      	mov	r1, r9
 8009650:	f7f7 fad2 	bl	8000bf8 <__aeabi_uldivmod>
 8009654:	4602      	mov	r2, r0
 8009656:	460b      	mov	r3, r1
 8009658:	4613      	mov	r3, r2
 800965a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800965c:	6a3b      	ldr	r3, [r7, #32]
 800965e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009662:	d308      	bcc.n	8009676 <UART_SetConfig+0x3d2>
 8009664:	6a3b      	ldr	r3, [r7, #32]
 8009666:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800966a:	d204      	bcs.n	8009676 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	6a3a      	ldr	r2, [r7, #32]
 8009672:	60da      	str	r2, [r3, #12]
 8009674:	e0c8      	b.n	8009808 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800967c:	e0c4      	b.n	8009808 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	69db      	ldr	r3, [r3, #28]
 8009682:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009686:	d167      	bne.n	8009758 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009688:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800968c:	2b08      	cmp	r3, #8
 800968e:	d828      	bhi.n	80096e2 <UART_SetConfig+0x43e>
 8009690:	a201      	add	r2, pc, #4	@ (adr r2, 8009698 <UART_SetConfig+0x3f4>)
 8009692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009696:	bf00      	nop
 8009698:	080096bd 	.word	0x080096bd
 800969c:	080096c5 	.word	0x080096c5
 80096a0:	080096cd 	.word	0x080096cd
 80096a4:	080096e3 	.word	0x080096e3
 80096a8:	080096d3 	.word	0x080096d3
 80096ac:	080096e3 	.word	0x080096e3
 80096b0:	080096e3 	.word	0x080096e3
 80096b4:	080096e3 	.word	0x080096e3
 80096b8:	080096db 	.word	0x080096db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80096bc:	f7fd fdf0 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
 80096c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096c2:	e014      	b.n	80096ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80096c4:	f7fd fe02 	bl	80072cc <HAL_RCC_GetPCLK2Freq>
 80096c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096ca:	e010      	b.n	80096ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80096cc:	4b5a      	ldr	r3, [pc, #360]	@ (8009838 <UART_SetConfig+0x594>)
 80096ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80096d0:	e00d      	b.n	80096ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80096d2:	f7fd fd79 	bl	80071c8 <HAL_RCC_GetSysClockFreq>
 80096d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096d8:	e009      	b.n	80096ee <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80096e0:	e005      	b.n	80096ee <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80096e2:	2300      	movs	r3, #0
 80096e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80096e6:	2301      	movs	r3, #1
 80096e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80096ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80096ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	f000 8089 	beq.w	8009808 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096fa:	4a4e      	ldr	r2, [pc, #312]	@ (8009834 <UART_SetConfig+0x590>)
 80096fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009700:	461a      	mov	r2, r3
 8009702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009704:	fbb3 f3f2 	udiv	r3, r3, r2
 8009708:	005a      	lsls	r2, r3, #1
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	085b      	lsrs	r3, r3, #1
 8009710:	441a      	add	r2, r3
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	fbb2 f3f3 	udiv	r3, r2, r3
 800971a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800971c:	6a3b      	ldr	r3, [r7, #32]
 800971e:	2b0f      	cmp	r3, #15
 8009720:	d916      	bls.n	8009750 <UART_SetConfig+0x4ac>
 8009722:	6a3b      	ldr	r3, [r7, #32]
 8009724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009728:	d212      	bcs.n	8009750 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800972a:	6a3b      	ldr	r3, [r7, #32]
 800972c:	b29b      	uxth	r3, r3
 800972e:	f023 030f 	bic.w	r3, r3, #15
 8009732:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009734:	6a3b      	ldr	r3, [r7, #32]
 8009736:	085b      	lsrs	r3, r3, #1
 8009738:	b29b      	uxth	r3, r3
 800973a:	f003 0307 	and.w	r3, r3, #7
 800973e:	b29a      	uxth	r2, r3
 8009740:	8bfb      	ldrh	r3, [r7, #30]
 8009742:	4313      	orrs	r3, r2
 8009744:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	8bfa      	ldrh	r2, [r7, #30]
 800974c:	60da      	str	r2, [r3, #12]
 800974e:	e05b      	b.n	8009808 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009750:	2301      	movs	r3, #1
 8009752:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009756:	e057      	b.n	8009808 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009758:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800975c:	2b08      	cmp	r3, #8
 800975e:	d828      	bhi.n	80097b2 <UART_SetConfig+0x50e>
 8009760:	a201      	add	r2, pc, #4	@ (adr r2, 8009768 <UART_SetConfig+0x4c4>)
 8009762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009766:	bf00      	nop
 8009768:	0800978d 	.word	0x0800978d
 800976c:	08009795 	.word	0x08009795
 8009770:	0800979d 	.word	0x0800979d
 8009774:	080097b3 	.word	0x080097b3
 8009778:	080097a3 	.word	0x080097a3
 800977c:	080097b3 	.word	0x080097b3
 8009780:	080097b3 	.word	0x080097b3
 8009784:	080097b3 	.word	0x080097b3
 8009788:	080097ab 	.word	0x080097ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800978c:	f7fd fd88 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
 8009790:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009792:	e014      	b.n	80097be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009794:	f7fd fd9a 	bl	80072cc <HAL_RCC_GetPCLK2Freq>
 8009798:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800979a:	e010      	b.n	80097be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800979c:	4b26      	ldr	r3, [pc, #152]	@ (8009838 <UART_SetConfig+0x594>)
 800979e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097a0:	e00d      	b.n	80097be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097a2:	f7fd fd11 	bl	80071c8 <HAL_RCC_GetSysClockFreq>
 80097a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097a8:	e009      	b.n	80097be <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097b0:	e005      	b.n	80097be <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80097b2:	2300      	movs	r3, #0
 80097b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80097b6:	2301      	movs	r3, #1
 80097b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80097bc:	bf00      	nop
    }

    if (pclk != 0U)
 80097be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d021      	beq.n	8009808 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097c8:	4a1a      	ldr	r2, [pc, #104]	@ (8009834 <UART_SetConfig+0x590>)
 80097ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097ce:	461a      	mov	r2, r3
 80097d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	085b      	lsrs	r3, r3, #1
 80097dc:	441a      	add	r2, r3
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	685b      	ldr	r3, [r3, #4]
 80097e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80097e6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097e8:	6a3b      	ldr	r3, [r7, #32]
 80097ea:	2b0f      	cmp	r3, #15
 80097ec:	d909      	bls.n	8009802 <UART_SetConfig+0x55e>
 80097ee:	6a3b      	ldr	r3, [r7, #32]
 80097f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097f4:	d205      	bcs.n	8009802 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80097f6:	6a3b      	ldr	r3, [r7, #32]
 80097f8:	b29a      	uxth	r2, r3
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	60da      	str	r2, [r3, #12]
 8009800:	e002      	b.n	8009808 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009802:	2301      	movs	r3, #1
 8009804:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	2201      	movs	r2, #1
 800980c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	2201      	movs	r2, #1
 8009814:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	2200      	movs	r2, #0
 800981c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	2200      	movs	r2, #0
 8009822:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009824:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009828:	4618      	mov	r0, r3
 800982a:	3730      	adds	r7, #48	@ 0x30
 800982c:	46bd      	mov	sp, r7
 800982e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009832:	bf00      	nop
 8009834:	0801d07c 	.word	0x0801d07c
 8009838:	00f42400 	.word	0x00f42400

0800983c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009848:	f003 0308 	and.w	r3, r3, #8
 800984c:	2b00      	cmp	r3, #0
 800984e:	d00a      	beq.n	8009866 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	430a      	orrs	r2, r1
 8009864:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800986a:	f003 0301 	and.w	r3, r3, #1
 800986e:	2b00      	cmp	r3, #0
 8009870:	d00a      	beq.n	8009888 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	685b      	ldr	r3, [r3, #4]
 8009878:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	430a      	orrs	r2, r1
 8009886:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800988c:	f003 0302 	and.w	r3, r3, #2
 8009890:	2b00      	cmp	r3, #0
 8009892:	d00a      	beq.n	80098aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	430a      	orrs	r2, r1
 80098a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098ae:	f003 0304 	and.w	r3, r3, #4
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d00a      	beq.n	80098cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	430a      	orrs	r2, r1
 80098ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098d0:	f003 0310 	and.w	r3, r3, #16
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d00a      	beq.n	80098ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	430a      	orrs	r2, r1
 80098ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098f2:	f003 0320 	and.w	r3, r3, #32
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d00a      	beq.n	8009910 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	689b      	ldr	r3, [r3, #8]
 8009900:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	430a      	orrs	r2, r1
 800990e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009918:	2b00      	cmp	r3, #0
 800991a:	d01a      	beq.n	8009952 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	430a      	orrs	r2, r1
 8009930:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009936:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800993a:	d10a      	bne.n	8009952 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	430a      	orrs	r2, r1
 8009950:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009956:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800995a:	2b00      	cmp	r3, #0
 800995c:	d00a      	beq.n	8009974 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	430a      	orrs	r2, r1
 8009972:	605a      	str	r2, [r3, #4]
  }
}
 8009974:	bf00      	nop
 8009976:	370c      	adds	r7, #12
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr

08009980 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b098      	sub	sp, #96	@ 0x60
 8009984:	af02      	add	r7, sp, #8
 8009986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2200      	movs	r2, #0
 800998c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009990:	f7f9 feb0 	bl	80036f4 <HAL_GetTick>
 8009994:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f003 0308 	and.w	r3, r3, #8
 80099a0:	2b08      	cmp	r3, #8
 80099a2:	d12f      	bne.n	8009a04 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099a8:	9300      	str	r3, [sp, #0]
 80099aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099ac:	2200      	movs	r2, #0
 80099ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f000 f88e 	bl	8009ad4 <UART_WaitOnFlagUntilTimeout>
 80099b8:	4603      	mov	r3, r0
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d022      	beq.n	8009a04 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099c6:	e853 3f00 	ldrex	r3, [r3]
 80099ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80099d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	461a      	mov	r2, r3
 80099da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80099dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80099de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80099e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099e4:	e841 2300 	strex	r3, r2, [r1]
 80099e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d1e6      	bne.n	80099be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2220      	movs	r2, #32
 80099f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2200      	movs	r2, #0
 80099fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a00:	2303      	movs	r3, #3
 8009a02:	e063      	b.n	8009acc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f003 0304 	and.w	r3, r3, #4
 8009a0e:	2b04      	cmp	r3, #4
 8009a10:	d149      	bne.n	8009aa6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a12:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009a16:	9300      	str	r3, [sp, #0]
 8009a18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 f857 	bl	8009ad4 <UART_WaitOnFlagUntilTimeout>
 8009a26:	4603      	mov	r3, r0
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d03c      	beq.n	8009aa6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a34:	e853 3f00 	ldrex	r3, [r3]
 8009a38:	623b      	str	r3, [r7, #32]
   return(result);
 8009a3a:	6a3b      	ldr	r3, [r7, #32]
 8009a3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	461a      	mov	r2, r3
 8009a48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a52:	e841 2300 	strex	r3, r2, [r1]
 8009a56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d1e6      	bne.n	8009a2c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	3308      	adds	r3, #8
 8009a64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	e853 3f00 	ldrex	r3, [r3]
 8009a6c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f023 0301 	bic.w	r3, r3, #1
 8009a74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	3308      	adds	r3, #8
 8009a7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a7e:	61fa      	str	r2, [r7, #28]
 8009a80:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a82:	69b9      	ldr	r1, [r7, #24]
 8009a84:	69fa      	ldr	r2, [r7, #28]
 8009a86:	e841 2300 	strex	r3, r2, [r1]
 8009a8a:	617b      	str	r3, [r7, #20]
   return(result);
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1e5      	bne.n	8009a5e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2220      	movs	r2, #32
 8009a96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009aa2:	2303      	movs	r3, #3
 8009aa4:	e012      	b.n	8009acc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2220      	movs	r2, #32
 8009aaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2220      	movs	r2, #32
 8009ab2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009aca:	2300      	movs	r3, #0
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3758      	adds	r7, #88	@ 0x58
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b084      	sub	sp, #16
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	60b9      	str	r1, [r7, #8]
 8009ade:	603b      	str	r3, [r7, #0]
 8009ae0:	4613      	mov	r3, r2
 8009ae2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ae4:	e04f      	b.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ae6:	69bb      	ldr	r3, [r7, #24]
 8009ae8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009aec:	d04b      	beq.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009aee:	f7f9 fe01 	bl	80036f4 <HAL_GetTick>
 8009af2:	4602      	mov	r2, r0
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	1ad3      	subs	r3, r2, r3
 8009af8:	69ba      	ldr	r2, [r7, #24]
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d302      	bcc.n	8009b04 <UART_WaitOnFlagUntilTimeout+0x30>
 8009afe:	69bb      	ldr	r3, [r7, #24]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d101      	bne.n	8009b08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009b04:	2303      	movs	r3, #3
 8009b06:	e04e      	b.n	8009ba6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f003 0304 	and.w	r3, r3, #4
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d037      	beq.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	2b80      	cmp	r3, #128	@ 0x80
 8009b1a:	d034      	beq.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	2b40      	cmp	r3, #64	@ 0x40
 8009b20:	d031      	beq.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	69db      	ldr	r3, [r3, #28]
 8009b28:	f003 0308 	and.w	r3, r3, #8
 8009b2c:	2b08      	cmp	r3, #8
 8009b2e:	d110      	bne.n	8009b52 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	2208      	movs	r2, #8
 8009b36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b38:	68f8      	ldr	r0, [r7, #12]
 8009b3a:	f000 f838 	bl	8009bae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2208      	movs	r2, #8
 8009b42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009b4e:	2301      	movs	r3, #1
 8009b50:	e029      	b.n	8009ba6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	69db      	ldr	r3, [r3, #28]
 8009b58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b60:	d111      	bne.n	8009b86 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b6c:	68f8      	ldr	r0, [r7, #12]
 8009b6e:	f000 f81e 	bl	8009bae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2220      	movs	r2, #32
 8009b76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009b82:	2303      	movs	r3, #3
 8009b84:	e00f      	b.n	8009ba6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	69da      	ldr	r2, [r3, #28]
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	4013      	ands	r3, r2
 8009b90:	68ba      	ldr	r2, [r7, #8]
 8009b92:	429a      	cmp	r2, r3
 8009b94:	bf0c      	ite	eq
 8009b96:	2301      	moveq	r3, #1
 8009b98:	2300      	movne	r3, #0
 8009b9a:	b2db      	uxtb	r3, r3
 8009b9c:	461a      	mov	r2, r3
 8009b9e:	79fb      	ldrb	r3, [r7, #7]
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	d0a0      	beq.n	8009ae6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009ba4:	2300      	movs	r3, #0
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}

08009bae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009bae:	b480      	push	{r7}
 8009bb0:	b095      	sub	sp, #84	@ 0x54
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bbe:	e853 3f00 	ldrex	r3, [r3]
 8009bc2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	461a      	mov	r2, r3
 8009bd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8009bd6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009bda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009bdc:	e841 2300 	strex	r3, r2, [r1]
 8009be0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d1e6      	bne.n	8009bb6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	3308      	adds	r3, #8
 8009bee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf0:	6a3b      	ldr	r3, [r7, #32]
 8009bf2:	e853 3f00 	ldrex	r3, [r3]
 8009bf6:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bf8:	69fb      	ldr	r3, [r7, #28]
 8009bfa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009bfe:	f023 0301 	bic.w	r3, r3, #1
 8009c02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	3308      	adds	r3, #8
 8009c0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c14:	e841 2300 	strex	r3, r2, [r1]
 8009c18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d1e3      	bne.n	8009be8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d118      	bne.n	8009c5a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	e853 3f00 	ldrex	r3, [r3]
 8009c34:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	f023 0310 	bic.w	r3, r3, #16
 8009c3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	461a      	mov	r2, r3
 8009c44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c46:	61bb      	str	r3, [r7, #24]
 8009c48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c4a:	6979      	ldr	r1, [r7, #20]
 8009c4c:	69ba      	ldr	r2, [r7, #24]
 8009c4e:	e841 2300 	strex	r3, r2, [r1]
 8009c52:	613b      	str	r3, [r7, #16]
   return(result);
 8009c54:	693b      	ldr	r3, [r7, #16]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d1e6      	bne.n	8009c28 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2220      	movs	r2, #32
 8009c5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2200      	movs	r2, #0
 8009c66:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009c6e:	bf00      	nop
 8009c70:	3754      	adds	r7, #84	@ 0x54
 8009c72:	46bd      	mov	sp, r7
 8009c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c78:	4770      	bx	lr

08009c7a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c7a:	b580      	push	{r7, lr}
 8009c7c:	b084      	sub	sp, #16
 8009c7e:	af00      	add	r7, sp, #0
 8009c80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009c90:	68f8      	ldr	r0, [r7, #12]
 8009c92:	f7ff faf1 	bl	8009278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c96:	bf00      	nop
 8009c98:	3710      	adds	r7, #16
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}

08009c9e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009c9e:	b580      	push	{r7, lr}
 8009ca0:	b088      	sub	sp, #32
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	e853 3f00 	ldrex	r3, [r3]
 8009cb2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cba:	61fb      	str	r3, [r7, #28]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	69fb      	ldr	r3, [r7, #28]
 8009cc4:	61bb      	str	r3, [r7, #24]
 8009cc6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cc8:	6979      	ldr	r1, [r7, #20]
 8009cca:	69ba      	ldr	r2, [r7, #24]
 8009ccc:	e841 2300 	strex	r3, r2, [r1]
 8009cd0:	613b      	str	r3, [r7, #16]
   return(result);
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d1e6      	bne.n	8009ca6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2220      	movs	r2, #32
 8009cdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f7ff fabc 	bl	8009264 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cec:	bf00      	nop
 8009cee:	3720      	adds	r7, #32
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}

08009cf4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b083      	sub	sp, #12
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009cfc:	bf00      	nop
 8009cfe:	370c      	adds	r7, #12
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr

08009d08 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b083      	sub	sp, #12
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009d10:	bf00      	nop
 8009d12:	370c      	adds	r7, #12
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr

08009d1c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b083      	sub	sp, #12
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009d24:	bf00      	nop
 8009d26:	370c      	adds	r7, #12
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr

08009d30 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b085      	sub	sp, #20
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d3e:	2b01      	cmp	r3, #1
 8009d40:	d101      	bne.n	8009d46 <HAL_UARTEx_DisableFifoMode+0x16>
 8009d42:	2302      	movs	r3, #2
 8009d44:	e027      	b.n	8009d96 <HAL_UARTEx_DisableFifoMode+0x66>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2201      	movs	r2, #1
 8009d4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2224      	movs	r2, #36	@ 0x24
 8009d52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	681a      	ldr	r2, [r3, #0]
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f022 0201 	bic.w	r2, r2, #1
 8009d6c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009d74:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	68fa      	ldr	r2, [r7, #12]
 8009d82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2220      	movs	r2, #32
 8009d88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d94:	2300      	movs	r3, #0
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3714      	adds	r7, #20
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr

08009da2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009da2:	b580      	push	{r7, lr}
 8009da4:	b084      	sub	sp, #16
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	6078      	str	r0, [r7, #4]
 8009daa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009db2:	2b01      	cmp	r3, #1
 8009db4:	d101      	bne.n	8009dba <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009db6:	2302      	movs	r3, #2
 8009db8:	e02d      	b.n	8009e16 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2201      	movs	r2, #1
 8009dbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2224      	movs	r2, #36	@ 0x24
 8009dc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	681a      	ldr	r2, [r3, #0]
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f022 0201 	bic.w	r2, r2, #1
 8009de0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	689b      	ldr	r3, [r3, #8]
 8009de8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	683a      	ldr	r2, [r7, #0]
 8009df2:	430a      	orrs	r2, r1
 8009df4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 f850 	bl	8009e9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	68fa      	ldr	r2, [r7, #12]
 8009e02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2220      	movs	r2, #32
 8009e08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2200      	movs	r2, #0
 8009e10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e14:	2300      	movs	r3, #0
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	3710      	adds	r7, #16
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}

08009e1e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009e1e:	b580      	push	{r7, lr}
 8009e20:	b084      	sub	sp, #16
 8009e22:	af00      	add	r7, sp, #0
 8009e24:	6078      	str	r0, [r7, #4]
 8009e26:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d101      	bne.n	8009e36 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009e32:	2302      	movs	r3, #2
 8009e34:	e02d      	b.n	8009e92 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2201      	movs	r2, #1
 8009e3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2224      	movs	r2, #36	@ 0x24
 8009e42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	681a      	ldr	r2, [r3, #0]
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f022 0201 	bic.w	r2, r2, #1
 8009e5c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	689b      	ldr	r3, [r3, #8]
 8009e64:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	683a      	ldr	r2, [r7, #0]
 8009e6e:	430a      	orrs	r2, r1
 8009e70:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	f000 f812 	bl	8009e9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2220      	movs	r2, #32
 8009e84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e90:	2300      	movs	r3, #0
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3710      	adds	r7, #16
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
	...

08009e9c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b085      	sub	sp, #20
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d108      	bne.n	8009ebe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2201      	movs	r2, #1
 8009eb0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009ebc:	e031      	b.n	8009f22 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009ebe:	2308      	movs	r3, #8
 8009ec0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009ec2:	2308      	movs	r3, #8
 8009ec4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	689b      	ldr	r3, [r3, #8]
 8009ecc:	0e5b      	lsrs	r3, r3, #25
 8009ece:	b2db      	uxtb	r3, r3
 8009ed0:	f003 0307 	and.w	r3, r3, #7
 8009ed4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	689b      	ldr	r3, [r3, #8]
 8009edc:	0f5b      	lsrs	r3, r3, #29
 8009ede:	b2db      	uxtb	r3, r3
 8009ee0:	f003 0307 	and.w	r3, r3, #7
 8009ee4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ee6:	7bbb      	ldrb	r3, [r7, #14]
 8009ee8:	7b3a      	ldrb	r2, [r7, #12]
 8009eea:	4911      	ldr	r1, [pc, #68]	@ (8009f30 <UARTEx_SetNbDataToProcess+0x94>)
 8009eec:	5c8a      	ldrb	r2, [r1, r2]
 8009eee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009ef2:	7b3a      	ldrb	r2, [r7, #12]
 8009ef4:	490f      	ldr	r1, [pc, #60]	@ (8009f34 <UARTEx_SetNbDataToProcess+0x98>)
 8009ef6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ef8:	fb93 f3f2 	sdiv	r3, r3, r2
 8009efc:	b29a      	uxth	r2, r3
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009f04:	7bfb      	ldrb	r3, [r7, #15]
 8009f06:	7b7a      	ldrb	r2, [r7, #13]
 8009f08:	4909      	ldr	r1, [pc, #36]	@ (8009f30 <UARTEx_SetNbDataToProcess+0x94>)
 8009f0a:	5c8a      	ldrb	r2, [r1, r2]
 8009f0c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009f10:	7b7a      	ldrb	r2, [r7, #13]
 8009f12:	4908      	ldr	r1, [pc, #32]	@ (8009f34 <UARTEx_SetNbDataToProcess+0x98>)
 8009f14:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009f16:	fb93 f3f2 	sdiv	r3, r3, r2
 8009f1a:	b29a      	uxth	r2, r3
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009f22:	bf00      	nop
 8009f24:	3714      	adds	r7, #20
 8009f26:	46bd      	mov	sp, r7
 8009f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2c:	4770      	bx	lr
 8009f2e:	bf00      	nop
 8009f30:	0801d094 	.word	0x0801d094
 8009f34:	0801d09c 	.word	0x0801d09c

08009f38 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b085      	sub	sp, #20
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	4603      	mov	r3, r0
 8009f40:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009f42:	2300      	movs	r3, #0
 8009f44:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009f46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009f4a:	2b84      	cmp	r3, #132	@ 0x84
 8009f4c:	d005      	beq.n	8009f5a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009f4e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	4413      	add	r3, r2
 8009f56:	3303      	adds	r3, #3
 8009f58:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3714      	adds	r7, #20
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009f6c:	f000 fd3c 	bl	800a9e8 <vTaskStartScheduler>
  
  return osOK;
 8009f70:	2300      	movs	r3, #0
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009f76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f78:	b087      	sub	sp, #28
 8009f7a:	af02      	add	r7, sp, #8
 8009f7c:	6078      	str	r0, [r7, #4]
 8009f7e:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	685c      	ldr	r4, [r3, #4]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009f8c:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009f94:	4618      	mov	r0, r3
 8009f96:	f7ff ffcf 	bl	8009f38 <makeFreeRtosPriority>
 8009f9a:	4602      	mov	r2, r0
 8009f9c:	f107 030c 	add.w	r3, r7, #12
 8009fa0:	9301      	str	r3, [sp, #4]
 8009fa2:	9200      	str	r2, [sp, #0]
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	4632      	mov	r2, r6
 8009fa8:	4629      	mov	r1, r5
 8009faa:	4620      	mov	r0, r4
 8009fac:	f000 fbb2 	bl	800a714 <xTaskCreate>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	2b01      	cmp	r3, #1
 8009fb4:	d001      	beq.n	8009fba <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	e000      	b.n	8009fbc <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8009fba:	68fb      	ldr	r3, [r7, #12]
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3714      	adds	r7, #20
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009fc4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b084      	sub	sp, #16
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d001      	beq.n	8009fda <osDelay+0x16>
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	e000      	b.n	8009fdc <osDelay+0x18>
 8009fda:	2301      	movs	r3, #1
 8009fdc:	4618      	mov	r0, r3
 8009fde:	f000 fccd 	bl	800a97c <vTaskDelay>
  
  return osOK;
 8009fe2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	3710      	adds	r7, #16
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	bd80      	pop	{r7, pc}

08009fec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009fec:	b480      	push	{r7}
 8009fee:	b083      	sub	sp, #12
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	f103 0208 	add.w	r2, r3, #8
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a004:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f103 0208 	add.w	r2, r3, #8
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f103 0208 	add.w	r2, r3, #8
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2200      	movs	r2, #0
 800a01e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a020:	bf00      	nop
 800a022:	370c      	adds	r7, #12
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr

0800a02c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a02c:	b480      	push	{r7}
 800a02e:	b083      	sub	sp, #12
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2200      	movs	r2, #0
 800a038:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a03a:	bf00      	nop
 800a03c:	370c      	adds	r7, #12
 800a03e:	46bd      	mov	sp, r7
 800a040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a044:	4770      	bx	lr

0800a046 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a046:	b480      	push	{r7}
 800a048:	b085      	sub	sp, #20
 800a04a:	af00      	add	r7, sp, #0
 800a04c:	6078      	str	r0, [r7, #4]
 800a04e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	685b      	ldr	r3, [r3, #4]
 800a054:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	68fa      	ldr	r2, [r7, #12]
 800a05a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	689a      	ldr	r2, [r3, #8]
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	683a      	ldr	r2, [r7, #0]
 800a06a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	683a      	ldr	r2, [r7, #0]
 800a070:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	687a      	ldr	r2, [r7, #4]
 800a076:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	1c5a      	adds	r2, r3, #1
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	601a      	str	r2, [r3, #0]
}
 800a082:	bf00      	nop
 800a084:	3714      	adds	r7, #20
 800a086:	46bd      	mov	sp, r7
 800a088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08c:	4770      	bx	lr

0800a08e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a08e:	b480      	push	{r7}
 800a090:	b085      	sub	sp, #20
 800a092:	af00      	add	r7, sp, #0
 800a094:	6078      	str	r0, [r7, #4]
 800a096:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a0a4:	d103      	bne.n	800a0ae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	691b      	ldr	r3, [r3, #16]
 800a0aa:	60fb      	str	r3, [r7, #12]
 800a0ac:	e00c      	b.n	800a0c8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	3308      	adds	r3, #8
 800a0b2:	60fb      	str	r3, [r7, #12]
 800a0b4:	e002      	b.n	800a0bc <vListInsert+0x2e>
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	685b      	ldr	r3, [r3, #4]
 800a0ba:	60fb      	str	r3, [r7, #12]
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	68ba      	ldr	r2, [r7, #8]
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d2f6      	bcs.n	800a0b6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	685a      	ldr	r2, [r3, #4]
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	683a      	ldr	r2, [r7, #0]
 800a0d6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a0d8:	683b      	ldr	r3, [r7, #0]
 800a0da:	68fa      	ldr	r2, [r7, #12]
 800a0dc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	683a      	ldr	r2, [r7, #0]
 800a0e2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	1c5a      	adds	r2, r3, #1
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	601a      	str	r2, [r3, #0]
}
 800a0f4:	bf00      	nop
 800a0f6:	3714      	adds	r7, #20
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fe:	4770      	bx	lr

0800a100 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a100:	b480      	push	{r7}
 800a102:	b085      	sub	sp, #20
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	691b      	ldr	r3, [r3, #16]
 800a10c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	685b      	ldr	r3, [r3, #4]
 800a112:	687a      	ldr	r2, [r7, #4]
 800a114:	6892      	ldr	r2, [r2, #8]
 800a116:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	689b      	ldr	r3, [r3, #8]
 800a11c:	687a      	ldr	r2, [r7, #4]
 800a11e:	6852      	ldr	r2, [r2, #4]
 800a120:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	685b      	ldr	r3, [r3, #4]
 800a126:	687a      	ldr	r2, [r7, #4]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d103      	bne.n	800a134 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	689a      	ldr	r2, [r3, #8]
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2200      	movs	r2, #0
 800a138:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	1e5a      	subs	r2, r3, #1
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
}
 800a148:	4618      	mov	r0, r3
 800a14a:	3714      	adds	r7, #20
 800a14c:	46bd      	mov	sp, r7
 800a14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a152:	4770      	bx	lr

0800a154 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b084      	sub	sp, #16
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
 800a15c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d10b      	bne.n	800a180 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a16c:	f383 8811 	msr	BASEPRI, r3
 800a170:	f3bf 8f6f 	isb	sy
 800a174:	f3bf 8f4f 	dsb	sy
 800a178:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a17a:	bf00      	nop
 800a17c:	bf00      	nop
 800a17e:	e7fd      	b.n	800a17c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a180:	f001 fad2 	bl	800b728 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681a      	ldr	r2, [r3, #0]
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a18c:	68f9      	ldr	r1, [r7, #12]
 800a18e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a190:	fb01 f303 	mul.w	r3, r1, r3
 800a194:	441a      	add	r2, r3
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	2200      	movs	r2, #0
 800a19e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	681a      	ldr	r2, [r3, #0]
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681a      	ldr	r2, [r3, #0]
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1b0:	3b01      	subs	r3, #1
 800a1b2:	68f9      	ldr	r1, [r7, #12]
 800a1b4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a1b6:	fb01 f303 	mul.w	r3, r1, r3
 800a1ba:	441a      	add	r2, r3
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	22ff      	movs	r2, #255	@ 0xff
 800a1c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	22ff      	movs	r2, #255	@ 0xff
 800a1cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d114      	bne.n	800a200 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	691b      	ldr	r3, [r3, #16]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d01a      	beq.n	800a214 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	3310      	adds	r3, #16
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f000 fe30 	bl	800ae48 <xTaskRemoveFromEventList>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d012      	beq.n	800a214 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a1ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a224 <xQueueGenericReset+0xd0>)
 800a1f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1f4:	601a      	str	r2, [r3, #0]
 800a1f6:	f3bf 8f4f 	dsb	sy
 800a1fa:	f3bf 8f6f 	isb	sy
 800a1fe:	e009      	b.n	800a214 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	3310      	adds	r3, #16
 800a204:	4618      	mov	r0, r3
 800a206:	f7ff fef1 	bl	8009fec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	3324      	adds	r3, #36	@ 0x24
 800a20e:	4618      	mov	r0, r3
 800a210:	f7ff feec 	bl	8009fec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a214:	f001 faba 	bl	800b78c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a218:	2301      	movs	r3, #1
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3710      	adds	r7, #16
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
 800a222:	bf00      	nop
 800a224:	e000ed04 	.word	0xe000ed04

0800a228 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b08a      	sub	sp, #40	@ 0x28
 800a22c:	af02      	add	r7, sp, #8
 800a22e:	60f8      	str	r0, [r7, #12]
 800a230:	60b9      	str	r1, [r7, #8]
 800a232:	4613      	mov	r3, r2
 800a234:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d10b      	bne.n	800a254 <xQueueGenericCreate+0x2c>
	__asm volatile
 800a23c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a240:	f383 8811 	msr	BASEPRI, r3
 800a244:	f3bf 8f6f 	isb	sy
 800a248:	f3bf 8f4f 	dsb	sy
 800a24c:	613b      	str	r3, [r7, #16]
}
 800a24e:	bf00      	nop
 800a250:	bf00      	nop
 800a252:	e7fd      	b.n	800a250 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	68ba      	ldr	r2, [r7, #8]
 800a258:	fb02 f303 	mul.w	r3, r2, r3
 800a25c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a25e:	69fb      	ldr	r3, [r7, #28]
 800a260:	3348      	adds	r3, #72	@ 0x48
 800a262:	4618      	mov	r0, r3
 800a264:	f001 fb82 	bl	800b96c <pvPortMalloc>
 800a268:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a26a:	69bb      	ldr	r3, [r7, #24]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d00d      	beq.n	800a28c <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a270:	69bb      	ldr	r3, [r7, #24]
 800a272:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a274:	697b      	ldr	r3, [r7, #20]
 800a276:	3348      	adds	r3, #72	@ 0x48
 800a278:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a27a:	79fa      	ldrb	r2, [r7, #7]
 800a27c:	69bb      	ldr	r3, [r7, #24]
 800a27e:	9300      	str	r3, [sp, #0]
 800a280:	4613      	mov	r3, r2
 800a282:	697a      	ldr	r2, [r7, #20]
 800a284:	68b9      	ldr	r1, [r7, #8]
 800a286:	68f8      	ldr	r0, [r7, #12]
 800a288:	f000 f805 	bl	800a296 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a28c:	69bb      	ldr	r3, [r7, #24]
	}
 800a28e:	4618      	mov	r0, r3
 800a290:	3720      	adds	r7, #32
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}

0800a296 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a296:	b580      	push	{r7, lr}
 800a298:	b084      	sub	sp, #16
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	60f8      	str	r0, [r7, #12]
 800a29e:	60b9      	str	r1, [r7, #8]
 800a2a0:	607a      	str	r2, [r7, #4]
 800a2a2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d103      	bne.n	800a2b2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a2aa:	69bb      	ldr	r3, [r7, #24]
 800a2ac:	69ba      	ldr	r2, [r7, #24]
 800a2ae:	601a      	str	r2, [r3, #0]
 800a2b0:	e002      	b.n	800a2b8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a2b2:	69bb      	ldr	r3, [r7, #24]
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a2b8:	69bb      	ldr	r3, [r7, #24]
 800a2ba:	68fa      	ldr	r2, [r7, #12]
 800a2bc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a2be:	69bb      	ldr	r3, [r7, #24]
 800a2c0:	68ba      	ldr	r2, [r7, #8]
 800a2c2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a2c4:	2101      	movs	r1, #1
 800a2c6:	69b8      	ldr	r0, [r7, #24]
 800a2c8:	f7ff ff44 	bl	800a154 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a2cc:	bf00      	nop
 800a2ce:	3710      	adds	r7, #16
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bd80      	pop	{r7, pc}

0800a2d4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b08e      	sub	sp, #56	@ 0x38
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a2e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d10b      	bne.n	800a300 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800a2e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ec:	f383 8811 	msr	BASEPRI, r3
 800a2f0:	f3bf 8f6f 	isb	sy
 800a2f4:	f3bf 8f4f 	dsb	sy
 800a2f8:	623b      	str	r3, [r7, #32]
}
 800a2fa:	bf00      	nop
 800a2fc:	bf00      	nop
 800a2fe:	e7fd      	b.n	800a2fc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a304:	2b00      	cmp	r3, #0
 800a306:	d00b      	beq.n	800a320 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800a308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a30c:	f383 8811 	msr	BASEPRI, r3
 800a310:	f3bf 8f6f 	isb	sy
 800a314:	f3bf 8f4f 	dsb	sy
 800a318:	61fb      	str	r3, [r7, #28]
}
 800a31a:	bf00      	nop
 800a31c:	bf00      	nop
 800a31e:	e7fd      	b.n	800a31c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d103      	bne.n	800a330 <xQueueGiveFromISR+0x5c>
 800a328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a32a:	689b      	ldr	r3, [r3, #8]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d101      	bne.n	800a334 <xQueueGiveFromISR+0x60>
 800a330:	2301      	movs	r3, #1
 800a332:	e000      	b.n	800a336 <xQueueGiveFromISR+0x62>
 800a334:	2300      	movs	r3, #0
 800a336:	2b00      	cmp	r3, #0
 800a338:	d10b      	bne.n	800a352 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800a33a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a33e:	f383 8811 	msr	BASEPRI, r3
 800a342:	f3bf 8f6f 	isb	sy
 800a346:	f3bf 8f4f 	dsb	sy
 800a34a:	61bb      	str	r3, [r7, #24]
}
 800a34c:	bf00      	nop
 800a34e:	bf00      	nop
 800a350:	e7fd      	b.n	800a34e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a352:	f001 fac9 	bl	800b8e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a356:	f3ef 8211 	mrs	r2, BASEPRI
 800a35a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a35e:	f383 8811 	msr	BASEPRI, r3
 800a362:	f3bf 8f6f 	isb	sy
 800a366:	f3bf 8f4f 	dsb	sy
 800a36a:	617a      	str	r2, [r7, #20]
 800a36c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a36e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a370:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a376:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a37a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a37c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a37e:	429a      	cmp	r2, r3
 800a380:	d22b      	bcs.n	800a3da <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a384:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a388:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a38e:	1c5a      	adds	r2, r3, #1
 800a390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a392:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a394:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a398:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a39c:	d112      	bne.n	800a3c4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a39e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d016      	beq.n	800a3d4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a8:	3324      	adds	r3, #36	@ 0x24
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f000 fd4c 	bl	800ae48 <xTaskRemoveFromEventList>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d00e      	beq.n	800a3d4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d00b      	beq.n	800a3d4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	2201      	movs	r2, #1
 800a3c0:	601a      	str	r2, [r3, #0]
 800a3c2:	e007      	b.n	800a3d4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a3c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	b2db      	uxtb	r3, r3
 800a3cc:	b25a      	sxtb	r2, r3
 800a3ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3d8:	e001      	b.n	800a3de <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3e0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a3e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a3ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3738      	adds	r7, #56	@ 0x38
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}

0800a3f4 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b08e      	sub	sp, #56	@ 0x38
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
 800a3fc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a3fe:	2300      	movs	r3, #0
 800a400:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a406:	2300      	movs	r3, #0
 800a408:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a40a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d10b      	bne.n	800a428 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800a410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a414:	f383 8811 	msr	BASEPRI, r3
 800a418:	f3bf 8f6f 	isb	sy
 800a41c:	f3bf 8f4f 	dsb	sy
 800a420:	623b      	str	r3, [r7, #32]
}
 800a422:	bf00      	nop
 800a424:	bf00      	nop
 800a426:	e7fd      	b.n	800a424 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a42a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d00b      	beq.n	800a448 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800a430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a434:	f383 8811 	msr	BASEPRI, r3
 800a438:	f3bf 8f6f 	isb	sy
 800a43c:	f3bf 8f4f 	dsb	sy
 800a440:	61fb      	str	r3, [r7, #28]
}
 800a442:	bf00      	nop
 800a444:	bf00      	nop
 800a446:	e7fd      	b.n	800a444 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a448:	f000 fe9e 	bl	800b188 <xTaskGetSchedulerState>
 800a44c:	4603      	mov	r3, r0
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d102      	bne.n	800a458 <xQueueSemaphoreTake+0x64>
 800a452:	683b      	ldr	r3, [r7, #0]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d101      	bne.n	800a45c <xQueueSemaphoreTake+0x68>
 800a458:	2301      	movs	r3, #1
 800a45a:	e000      	b.n	800a45e <xQueueSemaphoreTake+0x6a>
 800a45c:	2300      	movs	r3, #0
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d10b      	bne.n	800a47a <xQueueSemaphoreTake+0x86>
	__asm volatile
 800a462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a466:	f383 8811 	msr	BASEPRI, r3
 800a46a:	f3bf 8f6f 	isb	sy
 800a46e:	f3bf 8f4f 	dsb	sy
 800a472:	61bb      	str	r3, [r7, #24]
}
 800a474:	bf00      	nop
 800a476:	bf00      	nop
 800a478:	e7fd      	b.n	800a476 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a47a:	f001 f955 	bl	800b728 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a47e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a482:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a486:	2b00      	cmp	r3, #0
 800a488:	d024      	beq.n	800a4d4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a48a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a48c:	1e5a      	subs	r2, r3, #1
 800a48e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a490:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d104      	bne.n	800a4a4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a49a:	f000 ff99 	bl	800b3d0 <pvTaskIncrementMutexHeldCount>
 800a49e:	4602      	mov	r2, r0
 800a4a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4a2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a4a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4a6:	691b      	ldr	r3, [r3, #16]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d00f      	beq.n	800a4cc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a4ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4ae:	3310      	adds	r3, #16
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f000 fcc9 	bl	800ae48 <xTaskRemoveFromEventList>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d007      	beq.n	800a4cc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a4bc:	4b54      	ldr	r3, [pc, #336]	@ (800a610 <xQueueSemaphoreTake+0x21c>)
 800a4be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4c2:	601a      	str	r2, [r3, #0]
 800a4c4:	f3bf 8f4f 	dsb	sy
 800a4c8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a4cc:	f001 f95e 	bl	800b78c <vPortExitCritical>
				return pdPASS;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	e098      	b.n	800a606 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d112      	bne.n	800a500 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00b      	beq.n	800a4f8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800a4e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4e4:	f383 8811 	msr	BASEPRI, r3
 800a4e8:	f3bf 8f6f 	isb	sy
 800a4ec:	f3bf 8f4f 	dsb	sy
 800a4f0:	617b      	str	r3, [r7, #20]
}
 800a4f2:	bf00      	nop
 800a4f4:	bf00      	nop
 800a4f6:	e7fd      	b.n	800a4f4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a4f8:	f001 f948 	bl	800b78c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	e082      	b.n	800a606 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a502:	2b00      	cmp	r3, #0
 800a504:	d106      	bne.n	800a514 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a506:	f107 030c 	add.w	r3, r7, #12
 800a50a:	4618      	mov	r0, r3
 800a50c:	f000 fd00 	bl	800af10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a510:	2301      	movs	r3, #1
 800a512:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a514:	f001 f93a 	bl	800b78c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a518:	f000 faae 	bl	800aa78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a51c:	f001 f904 	bl	800b728 <vPortEnterCritical>
 800a520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a522:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a526:	b25b      	sxtb	r3, r3
 800a528:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a52c:	d103      	bne.n	800a536 <xQueueSemaphoreTake+0x142>
 800a52e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a530:	2200      	movs	r2, #0
 800a532:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a538:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a53c:	b25b      	sxtb	r3, r3
 800a53e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a542:	d103      	bne.n	800a54c <xQueueSemaphoreTake+0x158>
 800a544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a546:	2200      	movs	r2, #0
 800a548:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a54c:	f001 f91e 	bl	800b78c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a550:	463a      	mov	r2, r7
 800a552:	f107 030c 	add.w	r3, r7, #12
 800a556:	4611      	mov	r1, r2
 800a558:	4618      	mov	r0, r3
 800a55a:	f000 fcef 	bl	800af3c <xTaskCheckForTimeOut>
 800a55e:	4603      	mov	r3, r0
 800a560:	2b00      	cmp	r3, #0
 800a562:	d132      	bne.n	800a5ca <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a564:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a566:	f000 f8bf 	bl	800a6e8 <prvIsQueueEmpty>
 800a56a:	4603      	mov	r3, r0
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d026      	beq.n	800a5be <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d109      	bne.n	800a58c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800a578:	f001 f8d6 	bl	800b728 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a57c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	4618      	mov	r0, r3
 800a582:	f000 fe1f 	bl	800b1c4 <xTaskPriorityInherit>
 800a586:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800a588:	f001 f900 	bl	800b78c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a58c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a58e:	3324      	adds	r3, #36	@ 0x24
 800a590:	683a      	ldr	r2, [r7, #0]
 800a592:	4611      	mov	r1, r2
 800a594:	4618      	mov	r0, r3
 800a596:	f000 fc31 	bl	800adfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a59a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a59c:	f000 f852 	bl	800a644 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a5a0:	f000 fa78 	bl	800aa94 <xTaskResumeAll>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	f47f af67 	bne.w	800a47a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800a5ac:	4b18      	ldr	r3, [pc, #96]	@ (800a610 <xQueueSemaphoreTake+0x21c>)
 800a5ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5b2:	601a      	str	r2, [r3, #0]
 800a5b4:	f3bf 8f4f 	dsb	sy
 800a5b8:	f3bf 8f6f 	isb	sy
 800a5bc:	e75d      	b.n	800a47a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a5be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5c0:	f000 f840 	bl	800a644 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a5c4:	f000 fa66 	bl	800aa94 <xTaskResumeAll>
 800a5c8:	e757      	b.n	800a47a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a5ca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5cc:	f000 f83a 	bl	800a644 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a5d0:	f000 fa60 	bl	800aa94 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a5d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5d6:	f000 f887 	bl	800a6e8 <prvIsQueueEmpty>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	f43f af4c 	beq.w	800a47a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a5e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d00d      	beq.n	800a604 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800a5e8:	f001 f89e 	bl	800b728 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a5ec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5ee:	f000 f811 	bl	800a614 <prvGetDisinheritPriorityAfterTimeout>
 800a5f2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f000 fe58 	bl	800b2b0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a600:	f001 f8c4 	bl	800b78c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a604:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a606:	4618      	mov	r0, r3
 800a608:	3738      	adds	r7, #56	@ 0x38
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	e000ed04 	.word	0xe000ed04

0800a614 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a614:	b480      	push	{r7}
 800a616:	b085      	sub	sp, #20
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a620:	2b00      	cmp	r3, #0
 800a622:	d006      	beq.n	800a632 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f1c3 0307 	rsb	r3, r3, #7
 800a62e:	60fb      	str	r3, [r7, #12]
 800a630:	e001      	b.n	800a636 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a632:	2300      	movs	r3, #0
 800a634:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a636:	68fb      	ldr	r3, [r7, #12]
	}
 800a638:	4618      	mov	r0, r3
 800a63a:	3714      	adds	r7, #20
 800a63c:	46bd      	mov	sp, r7
 800a63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a642:	4770      	bx	lr

0800a644 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a64c:	f001 f86c 	bl	800b728 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a656:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a658:	e011      	b.n	800a67e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d012      	beq.n	800a688 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	3324      	adds	r3, #36	@ 0x24
 800a666:	4618      	mov	r0, r3
 800a668:	f000 fbee 	bl	800ae48 <xTaskRemoveFromEventList>
 800a66c:	4603      	mov	r3, r0
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d001      	beq.n	800a676 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a672:	f000 fcc7 	bl	800b004 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a676:	7bfb      	ldrb	r3, [r7, #15]
 800a678:	3b01      	subs	r3, #1
 800a67a:	b2db      	uxtb	r3, r3
 800a67c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a67e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a682:	2b00      	cmp	r3, #0
 800a684:	dce9      	bgt.n	800a65a <prvUnlockQueue+0x16>
 800a686:	e000      	b.n	800a68a <prvUnlockQueue+0x46>
					break;
 800a688:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	22ff      	movs	r2, #255	@ 0xff
 800a68e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a692:	f001 f87b 	bl	800b78c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a696:	f001 f847 	bl	800b728 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a6a0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a6a2:	e011      	b.n	800a6c8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	691b      	ldr	r3, [r3, #16]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d012      	beq.n	800a6d2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	3310      	adds	r3, #16
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	f000 fbc9 	bl	800ae48 <xTaskRemoveFromEventList>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d001      	beq.n	800a6c0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a6bc:	f000 fca2 	bl	800b004 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a6c0:	7bbb      	ldrb	r3, [r7, #14]
 800a6c2:	3b01      	subs	r3, #1
 800a6c4:	b2db      	uxtb	r3, r3
 800a6c6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a6c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	dce9      	bgt.n	800a6a4 <prvUnlockQueue+0x60>
 800a6d0:	e000      	b.n	800a6d4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a6d2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	22ff      	movs	r2, #255	@ 0xff
 800a6d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a6dc:	f001 f856 	bl	800b78c <vPortExitCritical>
}
 800a6e0:	bf00      	nop
 800a6e2:	3710      	adds	r7, #16
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b084      	sub	sp, #16
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a6f0:	f001 f81a 	bl	800b728 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d102      	bne.n	800a702 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	60fb      	str	r3, [r7, #12]
 800a700:	e001      	b.n	800a706 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a702:	2300      	movs	r3, #0
 800a704:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a706:	f001 f841 	bl	800b78c <vPortExitCritical>

	return xReturn;
 800a70a:	68fb      	ldr	r3, [r7, #12]
}
 800a70c:	4618      	mov	r0, r3
 800a70e:	3710      	adds	r7, #16
 800a710:	46bd      	mov	sp, r7
 800a712:	bd80      	pop	{r7, pc}

0800a714 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a714:	b580      	push	{r7, lr}
 800a716:	b08c      	sub	sp, #48	@ 0x30
 800a718:	af04      	add	r7, sp, #16
 800a71a:	60f8      	str	r0, [r7, #12]
 800a71c:	60b9      	str	r1, [r7, #8]
 800a71e:	603b      	str	r3, [r7, #0]
 800a720:	4613      	mov	r3, r2
 800a722:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a724:	88fb      	ldrh	r3, [r7, #6]
 800a726:	009b      	lsls	r3, r3, #2
 800a728:	4618      	mov	r0, r3
 800a72a:	f001 f91f 	bl	800b96c <pvPortMalloc>
 800a72e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a730:	697b      	ldr	r3, [r7, #20]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d00e      	beq.n	800a754 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a736:	2054      	movs	r0, #84	@ 0x54
 800a738:	f001 f918 	bl	800b96c <pvPortMalloc>
 800a73c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a73e:	69fb      	ldr	r3, [r7, #28]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d003      	beq.n	800a74c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a744:	69fb      	ldr	r3, [r7, #28]
 800a746:	697a      	ldr	r2, [r7, #20]
 800a748:	631a      	str	r2, [r3, #48]	@ 0x30
 800a74a:	e005      	b.n	800a758 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a74c:	6978      	ldr	r0, [r7, #20]
 800a74e:	f001 f9db 	bl	800bb08 <vPortFree>
 800a752:	e001      	b.n	800a758 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a754:	2300      	movs	r3, #0
 800a756:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a758:	69fb      	ldr	r3, [r7, #28]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d013      	beq.n	800a786 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a75e:	88fa      	ldrh	r2, [r7, #6]
 800a760:	2300      	movs	r3, #0
 800a762:	9303      	str	r3, [sp, #12]
 800a764:	69fb      	ldr	r3, [r7, #28]
 800a766:	9302      	str	r3, [sp, #8]
 800a768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a76a:	9301      	str	r3, [sp, #4]
 800a76c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a76e:	9300      	str	r3, [sp, #0]
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	68b9      	ldr	r1, [r7, #8]
 800a774:	68f8      	ldr	r0, [r7, #12]
 800a776:	f000 f80e 	bl	800a796 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a77a:	69f8      	ldr	r0, [r7, #28]
 800a77c:	f000 f894 	bl	800a8a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a780:	2301      	movs	r3, #1
 800a782:	61bb      	str	r3, [r7, #24]
 800a784:	e002      	b.n	800a78c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a786:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a78a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a78c:	69bb      	ldr	r3, [r7, #24]
	}
 800a78e:	4618      	mov	r0, r3
 800a790:	3720      	adds	r7, #32
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}

0800a796 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a796:	b580      	push	{r7, lr}
 800a798:	b088      	sub	sp, #32
 800a79a:	af00      	add	r7, sp, #0
 800a79c:	60f8      	str	r0, [r7, #12]
 800a79e:	60b9      	str	r1, [r7, #8]
 800a7a0:	607a      	str	r2, [r7, #4]
 800a7a2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a7a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a7ae:	3b01      	subs	r3, #1
 800a7b0:	009b      	lsls	r3, r3, #2
 800a7b2:	4413      	add	r3, r2
 800a7b4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a7b6:	69bb      	ldr	r3, [r7, #24]
 800a7b8:	f023 0307 	bic.w	r3, r3, #7
 800a7bc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a7be:	69bb      	ldr	r3, [r7, #24]
 800a7c0:	f003 0307 	and.w	r3, r3, #7
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d00b      	beq.n	800a7e0 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800a7c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7cc:	f383 8811 	msr	BASEPRI, r3
 800a7d0:	f3bf 8f6f 	isb	sy
 800a7d4:	f3bf 8f4f 	dsb	sy
 800a7d8:	617b      	str	r3, [r7, #20]
}
 800a7da:	bf00      	nop
 800a7dc:	bf00      	nop
 800a7de:	e7fd      	b.n	800a7dc <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d01f      	beq.n	800a826 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	61fb      	str	r3, [r7, #28]
 800a7ea:	e012      	b.n	800a812 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a7ec:	68ba      	ldr	r2, [r7, #8]
 800a7ee:	69fb      	ldr	r3, [r7, #28]
 800a7f0:	4413      	add	r3, r2
 800a7f2:	7819      	ldrb	r1, [r3, #0]
 800a7f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7f6:	69fb      	ldr	r3, [r7, #28]
 800a7f8:	4413      	add	r3, r2
 800a7fa:	3334      	adds	r3, #52	@ 0x34
 800a7fc:	460a      	mov	r2, r1
 800a7fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a800:	68ba      	ldr	r2, [r7, #8]
 800a802:	69fb      	ldr	r3, [r7, #28]
 800a804:	4413      	add	r3, r2
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d006      	beq.n	800a81a <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a80c:	69fb      	ldr	r3, [r7, #28]
 800a80e:	3301      	adds	r3, #1
 800a810:	61fb      	str	r3, [r7, #28]
 800a812:	69fb      	ldr	r3, [r7, #28]
 800a814:	2b0f      	cmp	r3, #15
 800a816:	d9e9      	bls.n	800a7ec <prvInitialiseNewTask+0x56>
 800a818:	e000      	b.n	800a81c <prvInitialiseNewTask+0x86>
			{
				break;
 800a81a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a81c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a81e:	2200      	movs	r2, #0
 800a820:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a824:	e003      	b.n	800a82e <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a828:	2200      	movs	r2, #0
 800a82a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a82e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a830:	2b06      	cmp	r3, #6
 800a832:	d901      	bls.n	800a838 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a834:	2306      	movs	r3, #6
 800a836:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a83a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a83c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a83e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a840:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a842:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a846:	2200      	movs	r2, #0
 800a848:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a84a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a84c:	3304      	adds	r3, #4
 800a84e:	4618      	mov	r0, r3
 800a850:	f7ff fbec 	bl	800a02c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a856:	3318      	adds	r3, #24
 800a858:	4618      	mov	r0, r3
 800a85a:	f7ff fbe7 	bl	800a02c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a85e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a860:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a862:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a866:	f1c3 0207 	rsb	r2, r3, #7
 800a86a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a86c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a86e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a870:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a872:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a876:	2200      	movs	r2, #0
 800a878:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a87a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a87c:	2200      	movs	r2, #0
 800a87e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a882:	683a      	ldr	r2, [r7, #0]
 800a884:	68f9      	ldr	r1, [r7, #12]
 800a886:	69b8      	ldr	r0, [r7, #24]
 800a888:	f000 fe1c 	bl	800b4c4 <pxPortInitialiseStack>
 800a88c:	4602      	mov	r2, r0
 800a88e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a890:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a894:	2b00      	cmp	r3, #0
 800a896:	d002      	beq.n	800a89e <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a89a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a89c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a89e:	bf00      	nop
 800a8a0:	3720      	adds	r7, #32
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd80      	pop	{r7, pc}
	...

0800a8a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b082      	sub	sp, #8
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a8b0:	f000 ff3a 	bl	800b728 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a8b4:	4b2a      	ldr	r3, [pc, #168]	@ (800a960 <prvAddNewTaskToReadyList+0xb8>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	3301      	adds	r3, #1
 800a8ba:	4a29      	ldr	r2, [pc, #164]	@ (800a960 <prvAddNewTaskToReadyList+0xb8>)
 800a8bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a8be:	4b29      	ldr	r3, [pc, #164]	@ (800a964 <prvAddNewTaskToReadyList+0xbc>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d109      	bne.n	800a8da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a8c6:	4a27      	ldr	r2, [pc, #156]	@ (800a964 <prvAddNewTaskToReadyList+0xbc>)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a8cc:	4b24      	ldr	r3, [pc, #144]	@ (800a960 <prvAddNewTaskToReadyList+0xb8>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	2b01      	cmp	r3, #1
 800a8d2:	d110      	bne.n	800a8f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a8d4:	f000 fbba 	bl	800b04c <prvInitialiseTaskLists>
 800a8d8:	e00d      	b.n	800a8f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a8da:	4b23      	ldr	r3, [pc, #140]	@ (800a968 <prvAddNewTaskToReadyList+0xc0>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d109      	bne.n	800a8f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a8e2:	4b20      	ldr	r3, [pc, #128]	@ (800a964 <prvAddNewTaskToReadyList+0xbc>)
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ec:	429a      	cmp	r2, r3
 800a8ee:	d802      	bhi.n	800a8f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a8f0:	4a1c      	ldr	r2, [pc, #112]	@ (800a964 <prvAddNewTaskToReadyList+0xbc>)
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a8f6:	4b1d      	ldr	r3, [pc, #116]	@ (800a96c <prvAddNewTaskToReadyList+0xc4>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	4a1b      	ldr	r2, [pc, #108]	@ (800a96c <prvAddNewTaskToReadyList+0xc4>)
 800a8fe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a904:	2201      	movs	r2, #1
 800a906:	409a      	lsls	r2, r3
 800a908:	4b19      	ldr	r3, [pc, #100]	@ (800a970 <prvAddNewTaskToReadyList+0xc8>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	4313      	orrs	r3, r2
 800a90e:	4a18      	ldr	r2, [pc, #96]	@ (800a970 <prvAddNewTaskToReadyList+0xc8>)
 800a910:	6013      	str	r3, [r2, #0]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a916:	4613      	mov	r3, r2
 800a918:	009b      	lsls	r3, r3, #2
 800a91a:	4413      	add	r3, r2
 800a91c:	009b      	lsls	r3, r3, #2
 800a91e:	4a15      	ldr	r2, [pc, #84]	@ (800a974 <prvAddNewTaskToReadyList+0xcc>)
 800a920:	441a      	add	r2, r3
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	3304      	adds	r3, #4
 800a926:	4619      	mov	r1, r3
 800a928:	4610      	mov	r0, r2
 800a92a:	f7ff fb8c 	bl	800a046 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a92e:	f000 ff2d 	bl	800b78c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a932:	4b0d      	ldr	r3, [pc, #52]	@ (800a968 <prvAddNewTaskToReadyList+0xc0>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d00e      	beq.n	800a958 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a93a:	4b0a      	ldr	r3, [pc, #40]	@ (800a964 <prvAddNewTaskToReadyList+0xbc>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a944:	429a      	cmp	r2, r3
 800a946:	d207      	bcs.n	800a958 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a948:	4b0b      	ldr	r3, [pc, #44]	@ (800a978 <prvAddNewTaskToReadyList+0xd0>)
 800a94a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a94e:	601a      	str	r2, [r3, #0]
 800a950:	f3bf 8f4f 	dsb	sy
 800a954:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a958:	bf00      	nop
 800a95a:	3708      	adds	r7, #8
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}
 800a960:	20000cec 	.word	0x20000cec
 800a964:	20000bec 	.word	0x20000bec
 800a968:	20000cf8 	.word	0x20000cf8
 800a96c:	20000d08 	.word	0x20000d08
 800a970:	20000cf4 	.word	0x20000cf4
 800a974:	20000bf0 	.word	0x20000bf0
 800a978:	e000ed04 	.word	0xe000ed04

0800a97c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b084      	sub	sp, #16
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a984:	2300      	movs	r3, #0
 800a986:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d018      	beq.n	800a9c0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a98e:	4b14      	ldr	r3, [pc, #80]	@ (800a9e0 <vTaskDelay+0x64>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d00b      	beq.n	800a9ae <vTaskDelay+0x32>
	__asm volatile
 800a996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a99a:	f383 8811 	msr	BASEPRI, r3
 800a99e:	f3bf 8f6f 	isb	sy
 800a9a2:	f3bf 8f4f 	dsb	sy
 800a9a6:	60bb      	str	r3, [r7, #8]
}
 800a9a8:	bf00      	nop
 800a9aa:	bf00      	nop
 800a9ac:	e7fd      	b.n	800a9aa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a9ae:	f000 f863 	bl	800aa78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a9b2:	2100      	movs	r1, #0
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f000 fd1f 	bl	800b3f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a9ba:	f000 f86b 	bl	800aa94 <xTaskResumeAll>
 800a9be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d107      	bne.n	800a9d6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a9c6:	4b07      	ldr	r3, [pc, #28]	@ (800a9e4 <vTaskDelay+0x68>)
 800a9c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9cc:	601a      	str	r2, [r3, #0]
 800a9ce:	f3bf 8f4f 	dsb	sy
 800a9d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a9d6:	bf00      	nop
 800a9d8:	3710      	adds	r7, #16
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	20000d14 	.word	0x20000d14
 800a9e4:	e000ed04 	.word	0xe000ed04

0800a9e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b086      	sub	sp, #24
 800a9ec:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800a9ee:	4b1c      	ldr	r3, [pc, #112]	@ (800aa60 <vTaskStartScheduler+0x78>)
 800a9f0:	9301      	str	r3, [sp, #4]
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	9300      	str	r3, [sp, #0]
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	2280      	movs	r2, #128	@ 0x80
 800a9fa:	491a      	ldr	r1, [pc, #104]	@ (800aa64 <vTaskStartScheduler+0x7c>)
 800a9fc:	481a      	ldr	r0, [pc, #104]	@ (800aa68 <vTaskStartScheduler+0x80>)
 800a9fe:	f7ff fe89 	bl	800a714 <xTaskCreate>
 800aa02:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	2b01      	cmp	r3, #1
 800aa08:	d116      	bne.n	800aa38 <vTaskStartScheduler+0x50>
	__asm volatile
 800aa0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa0e:	f383 8811 	msr	BASEPRI, r3
 800aa12:	f3bf 8f6f 	isb	sy
 800aa16:	f3bf 8f4f 	dsb	sy
 800aa1a:	60bb      	str	r3, [r7, #8]
}
 800aa1c:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aa1e:	4b13      	ldr	r3, [pc, #76]	@ (800aa6c <vTaskStartScheduler+0x84>)
 800aa20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aa24:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aa26:	4b12      	ldr	r3, [pc, #72]	@ (800aa70 <vTaskStartScheduler+0x88>)
 800aa28:	2201      	movs	r2, #1
 800aa2a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aa2c:	4b11      	ldr	r3, [pc, #68]	@ (800aa74 <vTaskStartScheduler+0x8c>)
 800aa2e:	2200      	movs	r2, #0
 800aa30:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aa32:	f000 fdd5 	bl	800b5e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aa36:	e00f      	b.n	800aa58 <vTaskStartScheduler+0x70>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aa3e:	d10b      	bne.n	800aa58 <vTaskStartScheduler+0x70>
	__asm volatile
 800aa40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa44:	f383 8811 	msr	BASEPRI, r3
 800aa48:	f3bf 8f6f 	isb	sy
 800aa4c:	f3bf 8f4f 	dsb	sy
 800aa50:	607b      	str	r3, [r7, #4]
}
 800aa52:	bf00      	nop
 800aa54:	bf00      	nop
 800aa56:	e7fd      	b.n	800aa54 <vTaskStartScheduler+0x6c>
}
 800aa58:	bf00      	nop
 800aa5a:	3710      	adds	r7, #16
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}
 800aa60:	20000d10 	.word	0x20000d10
 800aa64:	0800ec24 	.word	0x0800ec24
 800aa68:	0800b01d 	.word	0x0800b01d
 800aa6c:	20000d0c 	.word	0x20000d0c
 800aa70:	20000cf8 	.word	0x20000cf8
 800aa74:	20000cf0 	.word	0x20000cf0

0800aa78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aa78:	b480      	push	{r7}
 800aa7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800aa7c:	4b04      	ldr	r3, [pc, #16]	@ (800aa90 <vTaskSuspendAll+0x18>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	3301      	adds	r3, #1
 800aa82:	4a03      	ldr	r2, [pc, #12]	@ (800aa90 <vTaskSuspendAll+0x18>)
 800aa84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800aa86:	bf00      	nop
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr
 800aa90:	20000d14 	.word	0x20000d14

0800aa94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b084      	sub	sp, #16
 800aa98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800aaa2:	4b42      	ldr	r3, [pc, #264]	@ (800abac <xTaskResumeAll+0x118>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d10b      	bne.n	800aac2 <xTaskResumeAll+0x2e>
	__asm volatile
 800aaaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaae:	f383 8811 	msr	BASEPRI, r3
 800aab2:	f3bf 8f6f 	isb	sy
 800aab6:	f3bf 8f4f 	dsb	sy
 800aaba:	603b      	str	r3, [r7, #0]
}
 800aabc:	bf00      	nop
 800aabe:	bf00      	nop
 800aac0:	e7fd      	b.n	800aabe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aac2:	f000 fe31 	bl	800b728 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aac6:	4b39      	ldr	r3, [pc, #228]	@ (800abac <xTaskResumeAll+0x118>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	3b01      	subs	r3, #1
 800aacc:	4a37      	ldr	r2, [pc, #220]	@ (800abac <xTaskResumeAll+0x118>)
 800aace:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aad0:	4b36      	ldr	r3, [pc, #216]	@ (800abac <xTaskResumeAll+0x118>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d161      	bne.n	800ab9c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800aad8:	4b35      	ldr	r3, [pc, #212]	@ (800abb0 <xTaskResumeAll+0x11c>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d05d      	beq.n	800ab9c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aae0:	e02e      	b.n	800ab40 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aae2:	4b34      	ldr	r3, [pc, #208]	@ (800abb4 <xTaskResumeAll+0x120>)
 800aae4:	68db      	ldr	r3, [r3, #12]
 800aae6:	68db      	ldr	r3, [r3, #12]
 800aae8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	3318      	adds	r3, #24
 800aaee:	4618      	mov	r0, r3
 800aaf0:	f7ff fb06 	bl	800a100 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	3304      	adds	r3, #4
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f7ff fb01 	bl	800a100 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab02:	2201      	movs	r2, #1
 800ab04:	409a      	lsls	r2, r3
 800ab06:	4b2c      	ldr	r3, [pc, #176]	@ (800abb8 <xTaskResumeAll+0x124>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	4313      	orrs	r3, r2
 800ab0c:	4a2a      	ldr	r2, [pc, #168]	@ (800abb8 <xTaskResumeAll+0x124>)
 800ab0e:	6013      	str	r3, [r2, #0]
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab14:	4613      	mov	r3, r2
 800ab16:	009b      	lsls	r3, r3, #2
 800ab18:	4413      	add	r3, r2
 800ab1a:	009b      	lsls	r3, r3, #2
 800ab1c:	4a27      	ldr	r2, [pc, #156]	@ (800abbc <xTaskResumeAll+0x128>)
 800ab1e:	441a      	add	r2, r3
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	3304      	adds	r3, #4
 800ab24:	4619      	mov	r1, r3
 800ab26:	4610      	mov	r0, r2
 800ab28:	f7ff fa8d 	bl	800a046 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab30:	4b23      	ldr	r3, [pc, #140]	@ (800abc0 <xTaskResumeAll+0x12c>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab36:	429a      	cmp	r2, r3
 800ab38:	d302      	bcc.n	800ab40 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ab3a:	4b22      	ldr	r3, [pc, #136]	@ (800abc4 <xTaskResumeAll+0x130>)
 800ab3c:	2201      	movs	r2, #1
 800ab3e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab40:	4b1c      	ldr	r3, [pc, #112]	@ (800abb4 <xTaskResumeAll+0x120>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d1cc      	bne.n	800aae2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d001      	beq.n	800ab52 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ab4e:	f000 fafb 	bl	800b148 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ab52:	4b1d      	ldr	r3, [pc, #116]	@ (800abc8 <xTaskResumeAll+0x134>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d010      	beq.n	800ab80 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ab5e:	f000 f837 	bl	800abd0 <xTaskIncrementTick>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d002      	beq.n	800ab6e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ab68:	4b16      	ldr	r3, [pc, #88]	@ (800abc4 <xTaskResumeAll+0x130>)
 800ab6a:	2201      	movs	r2, #1
 800ab6c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	3b01      	subs	r3, #1
 800ab72:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d1f1      	bne.n	800ab5e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ab7a:	4b13      	ldr	r3, [pc, #76]	@ (800abc8 <xTaskResumeAll+0x134>)
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ab80:	4b10      	ldr	r3, [pc, #64]	@ (800abc4 <xTaskResumeAll+0x130>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d009      	beq.n	800ab9c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ab88:	2301      	movs	r3, #1
 800ab8a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ab8c:	4b0f      	ldr	r3, [pc, #60]	@ (800abcc <xTaskResumeAll+0x138>)
 800ab8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab92:	601a      	str	r2, [r3, #0]
 800ab94:	f3bf 8f4f 	dsb	sy
 800ab98:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ab9c:	f000 fdf6 	bl	800b78c <vPortExitCritical>

	return xAlreadyYielded;
 800aba0:	68bb      	ldr	r3, [r7, #8]
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3710      	adds	r7, #16
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}
 800abaa:	bf00      	nop
 800abac:	20000d14 	.word	0x20000d14
 800abb0:	20000cec 	.word	0x20000cec
 800abb4:	20000cac 	.word	0x20000cac
 800abb8:	20000cf4 	.word	0x20000cf4
 800abbc:	20000bf0 	.word	0x20000bf0
 800abc0:	20000bec 	.word	0x20000bec
 800abc4:	20000d00 	.word	0x20000d00
 800abc8:	20000cfc 	.word	0x20000cfc
 800abcc:	e000ed04 	.word	0xe000ed04

0800abd0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b086      	sub	sp, #24
 800abd4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800abd6:	2300      	movs	r3, #0
 800abd8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800abda:	4b4f      	ldr	r3, [pc, #316]	@ (800ad18 <xTaskIncrementTick+0x148>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f040 808f 	bne.w	800ad02 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800abe4:	4b4d      	ldr	r3, [pc, #308]	@ (800ad1c <xTaskIncrementTick+0x14c>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	3301      	adds	r3, #1
 800abea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800abec:	4a4b      	ldr	r2, [pc, #300]	@ (800ad1c <xTaskIncrementTick+0x14c>)
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800abf2:	693b      	ldr	r3, [r7, #16]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d121      	bne.n	800ac3c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800abf8:	4b49      	ldr	r3, [pc, #292]	@ (800ad20 <xTaskIncrementTick+0x150>)
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d00b      	beq.n	800ac1a <xTaskIncrementTick+0x4a>
	__asm volatile
 800ac02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac06:	f383 8811 	msr	BASEPRI, r3
 800ac0a:	f3bf 8f6f 	isb	sy
 800ac0e:	f3bf 8f4f 	dsb	sy
 800ac12:	603b      	str	r3, [r7, #0]
}
 800ac14:	bf00      	nop
 800ac16:	bf00      	nop
 800ac18:	e7fd      	b.n	800ac16 <xTaskIncrementTick+0x46>
 800ac1a:	4b41      	ldr	r3, [pc, #260]	@ (800ad20 <xTaskIncrementTick+0x150>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	60fb      	str	r3, [r7, #12]
 800ac20:	4b40      	ldr	r3, [pc, #256]	@ (800ad24 <xTaskIncrementTick+0x154>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4a3e      	ldr	r2, [pc, #248]	@ (800ad20 <xTaskIncrementTick+0x150>)
 800ac26:	6013      	str	r3, [r2, #0]
 800ac28:	4a3e      	ldr	r2, [pc, #248]	@ (800ad24 <xTaskIncrementTick+0x154>)
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	6013      	str	r3, [r2, #0]
 800ac2e:	4b3e      	ldr	r3, [pc, #248]	@ (800ad28 <xTaskIncrementTick+0x158>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	3301      	adds	r3, #1
 800ac34:	4a3c      	ldr	r2, [pc, #240]	@ (800ad28 <xTaskIncrementTick+0x158>)
 800ac36:	6013      	str	r3, [r2, #0]
 800ac38:	f000 fa86 	bl	800b148 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ac3c:	4b3b      	ldr	r3, [pc, #236]	@ (800ad2c <xTaskIncrementTick+0x15c>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	693a      	ldr	r2, [r7, #16]
 800ac42:	429a      	cmp	r2, r3
 800ac44:	d348      	bcc.n	800acd8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac46:	4b36      	ldr	r3, [pc, #216]	@ (800ad20 <xTaskIncrementTick+0x150>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d104      	bne.n	800ac5a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac50:	4b36      	ldr	r3, [pc, #216]	@ (800ad2c <xTaskIncrementTick+0x15c>)
 800ac52:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ac56:	601a      	str	r2, [r3, #0]
					break;
 800ac58:	e03e      	b.n	800acd8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac5a:	4b31      	ldr	r3, [pc, #196]	@ (800ad20 <xTaskIncrementTick+0x150>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	68db      	ldr	r3, [r3, #12]
 800ac62:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	685b      	ldr	r3, [r3, #4]
 800ac68:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ac6a:	693a      	ldr	r2, [r7, #16]
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	429a      	cmp	r2, r3
 800ac70:	d203      	bcs.n	800ac7a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ac72:	4a2e      	ldr	r2, [pc, #184]	@ (800ad2c <xTaskIncrementTick+0x15c>)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ac78:	e02e      	b.n	800acd8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	3304      	adds	r3, #4
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f7ff fa3e 	bl	800a100 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d004      	beq.n	800ac96 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	3318      	adds	r3, #24
 800ac90:	4618      	mov	r0, r3
 800ac92:	f7ff fa35 	bl	800a100 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	409a      	lsls	r2, r3
 800ac9e:	4b24      	ldr	r3, [pc, #144]	@ (800ad30 <xTaskIncrementTick+0x160>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	4313      	orrs	r3, r2
 800aca4:	4a22      	ldr	r2, [pc, #136]	@ (800ad30 <xTaskIncrementTick+0x160>)
 800aca6:	6013      	str	r3, [r2, #0]
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acac:	4613      	mov	r3, r2
 800acae:	009b      	lsls	r3, r3, #2
 800acb0:	4413      	add	r3, r2
 800acb2:	009b      	lsls	r3, r3, #2
 800acb4:	4a1f      	ldr	r2, [pc, #124]	@ (800ad34 <xTaskIncrementTick+0x164>)
 800acb6:	441a      	add	r2, r3
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	3304      	adds	r3, #4
 800acbc:	4619      	mov	r1, r3
 800acbe:	4610      	mov	r0, r2
 800acc0:	f7ff f9c1 	bl	800a046 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acc8:	4b1b      	ldr	r3, [pc, #108]	@ (800ad38 <xTaskIncrementTick+0x168>)
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acce:	429a      	cmp	r2, r3
 800acd0:	d3b9      	bcc.n	800ac46 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800acd2:	2301      	movs	r3, #1
 800acd4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800acd6:	e7b6      	b.n	800ac46 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800acd8:	4b17      	ldr	r3, [pc, #92]	@ (800ad38 <xTaskIncrementTick+0x168>)
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acde:	4915      	ldr	r1, [pc, #84]	@ (800ad34 <xTaskIncrementTick+0x164>)
 800ace0:	4613      	mov	r3, r2
 800ace2:	009b      	lsls	r3, r3, #2
 800ace4:	4413      	add	r3, r2
 800ace6:	009b      	lsls	r3, r3, #2
 800ace8:	440b      	add	r3, r1
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	2b01      	cmp	r3, #1
 800acee:	d901      	bls.n	800acf4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800acf0:	2301      	movs	r3, #1
 800acf2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800acf4:	4b11      	ldr	r3, [pc, #68]	@ (800ad3c <xTaskIncrementTick+0x16c>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d007      	beq.n	800ad0c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800acfc:	2301      	movs	r3, #1
 800acfe:	617b      	str	r3, [r7, #20]
 800ad00:	e004      	b.n	800ad0c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ad02:	4b0f      	ldr	r3, [pc, #60]	@ (800ad40 <xTaskIncrementTick+0x170>)
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	3301      	adds	r3, #1
 800ad08:	4a0d      	ldr	r2, [pc, #52]	@ (800ad40 <xTaskIncrementTick+0x170>)
 800ad0a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ad0c:	697b      	ldr	r3, [r7, #20]
}
 800ad0e:	4618      	mov	r0, r3
 800ad10:	3718      	adds	r7, #24
 800ad12:	46bd      	mov	sp, r7
 800ad14:	bd80      	pop	{r7, pc}
 800ad16:	bf00      	nop
 800ad18:	20000d14 	.word	0x20000d14
 800ad1c:	20000cf0 	.word	0x20000cf0
 800ad20:	20000ca4 	.word	0x20000ca4
 800ad24:	20000ca8 	.word	0x20000ca8
 800ad28:	20000d04 	.word	0x20000d04
 800ad2c:	20000d0c 	.word	0x20000d0c
 800ad30:	20000cf4 	.word	0x20000cf4
 800ad34:	20000bf0 	.word	0x20000bf0
 800ad38:	20000bec 	.word	0x20000bec
 800ad3c:	20000d00 	.word	0x20000d00
 800ad40:	20000cfc 	.word	0x20000cfc

0800ad44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ad44:	b480      	push	{r7}
 800ad46:	b087      	sub	sp, #28
 800ad48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ad4a:	4b27      	ldr	r3, [pc, #156]	@ (800ade8 <vTaskSwitchContext+0xa4>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d003      	beq.n	800ad5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ad52:	4b26      	ldr	r3, [pc, #152]	@ (800adec <vTaskSwitchContext+0xa8>)
 800ad54:	2201      	movs	r2, #1
 800ad56:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ad58:	e040      	b.n	800addc <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800ad5a:	4b24      	ldr	r3, [pc, #144]	@ (800adec <vTaskSwitchContext+0xa8>)
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad60:	4b23      	ldr	r3, [pc, #140]	@ (800adf0 <vTaskSwitchContext+0xac>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	fab3 f383 	clz	r3, r3
 800ad6c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ad6e:	7afb      	ldrb	r3, [r7, #11]
 800ad70:	f1c3 031f 	rsb	r3, r3, #31
 800ad74:	617b      	str	r3, [r7, #20]
 800ad76:	491f      	ldr	r1, [pc, #124]	@ (800adf4 <vTaskSwitchContext+0xb0>)
 800ad78:	697a      	ldr	r2, [r7, #20]
 800ad7a:	4613      	mov	r3, r2
 800ad7c:	009b      	lsls	r3, r3, #2
 800ad7e:	4413      	add	r3, r2
 800ad80:	009b      	lsls	r3, r3, #2
 800ad82:	440b      	add	r3, r1
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d10b      	bne.n	800ada2 <vTaskSwitchContext+0x5e>
	__asm volatile
 800ad8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad8e:	f383 8811 	msr	BASEPRI, r3
 800ad92:	f3bf 8f6f 	isb	sy
 800ad96:	f3bf 8f4f 	dsb	sy
 800ad9a:	607b      	str	r3, [r7, #4]
}
 800ad9c:	bf00      	nop
 800ad9e:	bf00      	nop
 800ada0:	e7fd      	b.n	800ad9e <vTaskSwitchContext+0x5a>
 800ada2:	697a      	ldr	r2, [r7, #20]
 800ada4:	4613      	mov	r3, r2
 800ada6:	009b      	lsls	r3, r3, #2
 800ada8:	4413      	add	r3, r2
 800adaa:	009b      	lsls	r3, r3, #2
 800adac:	4a11      	ldr	r2, [pc, #68]	@ (800adf4 <vTaskSwitchContext+0xb0>)
 800adae:	4413      	add	r3, r2
 800adb0:	613b      	str	r3, [r7, #16]
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	685a      	ldr	r2, [r3, #4]
 800adb8:	693b      	ldr	r3, [r7, #16]
 800adba:	605a      	str	r2, [r3, #4]
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	685a      	ldr	r2, [r3, #4]
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	3308      	adds	r3, #8
 800adc4:	429a      	cmp	r2, r3
 800adc6:	d104      	bne.n	800add2 <vTaskSwitchContext+0x8e>
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	685b      	ldr	r3, [r3, #4]
 800adcc:	685a      	ldr	r2, [r3, #4]
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	605a      	str	r2, [r3, #4]
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	685b      	ldr	r3, [r3, #4]
 800add6:	68db      	ldr	r3, [r3, #12]
 800add8:	4a07      	ldr	r2, [pc, #28]	@ (800adf8 <vTaskSwitchContext+0xb4>)
 800adda:	6013      	str	r3, [r2, #0]
}
 800addc:	bf00      	nop
 800adde:	371c      	adds	r7, #28
 800ade0:	46bd      	mov	sp, r7
 800ade2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade6:	4770      	bx	lr
 800ade8:	20000d14 	.word	0x20000d14
 800adec:	20000d00 	.word	0x20000d00
 800adf0:	20000cf4 	.word	0x20000cf4
 800adf4:	20000bf0 	.word	0x20000bf0
 800adf8:	20000bec 	.word	0x20000bec

0800adfc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d10b      	bne.n	800ae24 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ae0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae10:	f383 8811 	msr	BASEPRI, r3
 800ae14:	f3bf 8f6f 	isb	sy
 800ae18:	f3bf 8f4f 	dsb	sy
 800ae1c:	60fb      	str	r3, [r7, #12]
}
 800ae1e:	bf00      	nop
 800ae20:	bf00      	nop
 800ae22:	e7fd      	b.n	800ae20 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae24:	4b07      	ldr	r3, [pc, #28]	@ (800ae44 <vTaskPlaceOnEventList+0x48>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	3318      	adds	r3, #24
 800ae2a:	4619      	mov	r1, r3
 800ae2c:	6878      	ldr	r0, [r7, #4]
 800ae2e:	f7ff f92e 	bl	800a08e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ae32:	2101      	movs	r1, #1
 800ae34:	6838      	ldr	r0, [r7, #0]
 800ae36:	f000 fadf 	bl	800b3f8 <prvAddCurrentTaskToDelayedList>
}
 800ae3a:	bf00      	nop
 800ae3c:	3710      	adds	r7, #16
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}
 800ae42:	bf00      	nop
 800ae44:	20000bec 	.word	0x20000bec

0800ae48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b086      	sub	sp, #24
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	68db      	ldr	r3, [r3, #12]
 800ae54:	68db      	ldr	r3, [r3, #12]
 800ae56:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d10b      	bne.n	800ae76 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ae5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae62:	f383 8811 	msr	BASEPRI, r3
 800ae66:	f3bf 8f6f 	isb	sy
 800ae6a:	f3bf 8f4f 	dsb	sy
 800ae6e:	60fb      	str	r3, [r7, #12]
}
 800ae70:	bf00      	nop
 800ae72:	bf00      	nop
 800ae74:	e7fd      	b.n	800ae72 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	3318      	adds	r3, #24
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	f7ff f940 	bl	800a100 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae80:	4b1d      	ldr	r3, [pc, #116]	@ (800aef8 <xTaskRemoveFromEventList+0xb0>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d11c      	bne.n	800aec2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	3304      	adds	r3, #4
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	f7ff f937 	bl	800a100 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ae92:	693b      	ldr	r3, [r7, #16]
 800ae94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae96:	2201      	movs	r2, #1
 800ae98:	409a      	lsls	r2, r3
 800ae9a:	4b18      	ldr	r3, [pc, #96]	@ (800aefc <xTaskRemoveFromEventList+0xb4>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4313      	orrs	r3, r2
 800aea0:	4a16      	ldr	r2, [pc, #88]	@ (800aefc <xTaskRemoveFromEventList+0xb4>)
 800aea2:	6013      	str	r3, [r2, #0]
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aea8:	4613      	mov	r3, r2
 800aeaa:	009b      	lsls	r3, r3, #2
 800aeac:	4413      	add	r3, r2
 800aeae:	009b      	lsls	r3, r3, #2
 800aeb0:	4a13      	ldr	r2, [pc, #76]	@ (800af00 <xTaskRemoveFromEventList+0xb8>)
 800aeb2:	441a      	add	r2, r3
 800aeb4:	693b      	ldr	r3, [r7, #16]
 800aeb6:	3304      	adds	r3, #4
 800aeb8:	4619      	mov	r1, r3
 800aeba:	4610      	mov	r0, r2
 800aebc:	f7ff f8c3 	bl	800a046 <vListInsertEnd>
 800aec0:	e005      	b.n	800aece <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	3318      	adds	r3, #24
 800aec6:	4619      	mov	r1, r3
 800aec8:	480e      	ldr	r0, [pc, #56]	@ (800af04 <xTaskRemoveFromEventList+0xbc>)
 800aeca:	f7ff f8bc 	bl	800a046 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800aece:	693b      	ldr	r3, [r7, #16]
 800aed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aed2:	4b0d      	ldr	r3, [pc, #52]	@ (800af08 <xTaskRemoveFromEventList+0xc0>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aed8:	429a      	cmp	r2, r3
 800aeda:	d905      	bls.n	800aee8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800aedc:	2301      	movs	r3, #1
 800aede:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800aee0:	4b0a      	ldr	r3, [pc, #40]	@ (800af0c <xTaskRemoveFromEventList+0xc4>)
 800aee2:	2201      	movs	r2, #1
 800aee4:	601a      	str	r2, [r3, #0]
 800aee6:	e001      	b.n	800aeec <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800aee8:	2300      	movs	r3, #0
 800aeea:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800aeec:	697b      	ldr	r3, [r7, #20]
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	3718      	adds	r7, #24
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd80      	pop	{r7, pc}
 800aef6:	bf00      	nop
 800aef8:	20000d14 	.word	0x20000d14
 800aefc:	20000cf4 	.word	0x20000cf4
 800af00:	20000bf0 	.word	0x20000bf0
 800af04:	20000cac 	.word	0x20000cac
 800af08:	20000bec 	.word	0x20000bec
 800af0c:	20000d00 	.word	0x20000d00

0800af10 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800af10:	b480      	push	{r7}
 800af12:	b083      	sub	sp, #12
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800af18:	4b06      	ldr	r3, [pc, #24]	@ (800af34 <vTaskInternalSetTimeOutState+0x24>)
 800af1a:	681a      	ldr	r2, [r3, #0]
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800af20:	4b05      	ldr	r3, [pc, #20]	@ (800af38 <vTaskInternalSetTimeOutState+0x28>)
 800af22:	681a      	ldr	r2, [r3, #0]
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	605a      	str	r2, [r3, #4]
}
 800af28:	bf00      	nop
 800af2a:	370c      	adds	r7, #12
 800af2c:	46bd      	mov	sp, r7
 800af2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af32:	4770      	bx	lr
 800af34:	20000d04 	.word	0x20000d04
 800af38:	20000cf0 	.word	0x20000cf0

0800af3c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b088      	sub	sp, #32
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
 800af44:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d10b      	bne.n	800af64 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800af4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af50:	f383 8811 	msr	BASEPRI, r3
 800af54:	f3bf 8f6f 	isb	sy
 800af58:	f3bf 8f4f 	dsb	sy
 800af5c:	613b      	str	r3, [r7, #16]
}
 800af5e:	bf00      	nop
 800af60:	bf00      	nop
 800af62:	e7fd      	b.n	800af60 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d10b      	bne.n	800af82 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800af6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af6e:	f383 8811 	msr	BASEPRI, r3
 800af72:	f3bf 8f6f 	isb	sy
 800af76:	f3bf 8f4f 	dsb	sy
 800af7a:	60fb      	str	r3, [r7, #12]
}
 800af7c:	bf00      	nop
 800af7e:	bf00      	nop
 800af80:	e7fd      	b.n	800af7e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800af82:	f000 fbd1 	bl	800b728 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800af86:	4b1d      	ldr	r3, [pc, #116]	@ (800affc <xTaskCheckForTimeOut+0xc0>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	685b      	ldr	r3, [r3, #4]
 800af90:	69ba      	ldr	r2, [r7, #24]
 800af92:	1ad3      	subs	r3, r2, r3
 800af94:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800af9e:	d102      	bne.n	800afa6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800afa0:	2300      	movs	r3, #0
 800afa2:	61fb      	str	r3, [r7, #28]
 800afa4:	e023      	b.n	800afee <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681a      	ldr	r2, [r3, #0]
 800afaa:	4b15      	ldr	r3, [pc, #84]	@ (800b000 <xTaskCheckForTimeOut+0xc4>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	429a      	cmp	r2, r3
 800afb0:	d007      	beq.n	800afc2 <xTaskCheckForTimeOut+0x86>
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	685b      	ldr	r3, [r3, #4]
 800afb6:	69ba      	ldr	r2, [r7, #24]
 800afb8:	429a      	cmp	r2, r3
 800afba:	d302      	bcc.n	800afc2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800afbc:	2301      	movs	r3, #1
 800afbe:	61fb      	str	r3, [r7, #28]
 800afc0:	e015      	b.n	800afee <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	697a      	ldr	r2, [r7, #20]
 800afc8:	429a      	cmp	r2, r3
 800afca:	d20b      	bcs.n	800afe4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	681a      	ldr	r2, [r3, #0]
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	1ad2      	subs	r2, r2, r3
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800afd8:	6878      	ldr	r0, [r7, #4]
 800afda:	f7ff ff99 	bl	800af10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800afde:	2300      	movs	r3, #0
 800afe0:	61fb      	str	r3, [r7, #28]
 800afe2:	e004      	b.n	800afee <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	2200      	movs	r2, #0
 800afe8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800afea:	2301      	movs	r3, #1
 800afec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800afee:	f000 fbcd 	bl	800b78c <vPortExitCritical>

	return xReturn;
 800aff2:	69fb      	ldr	r3, [r7, #28]
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3720      	adds	r7, #32
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}
 800affc:	20000cf0 	.word	0x20000cf0
 800b000:	20000d04 	.word	0x20000d04

0800b004 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b004:	b480      	push	{r7}
 800b006:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b008:	4b03      	ldr	r3, [pc, #12]	@ (800b018 <vTaskMissedYield+0x14>)
 800b00a:	2201      	movs	r2, #1
 800b00c:	601a      	str	r2, [r3, #0]
}
 800b00e:	bf00      	nop
 800b010:	46bd      	mov	sp, r7
 800b012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b016:	4770      	bx	lr
 800b018:	20000d00 	.word	0x20000d00

0800b01c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b024:	f000 f852 	bl	800b0cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b028:	4b06      	ldr	r3, [pc, #24]	@ (800b044 <prvIdleTask+0x28>)
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	d9f9      	bls.n	800b024 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b030:	4b05      	ldr	r3, [pc, #20]	@ (800b048 <prvIdleTask+0x2c>)
 800b032:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b036:	601a      	str	r2, [r3, #0]
 800b038:	f3bf 8f4f 	dsb	sy
 800b03c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b040:	e7f0      	b.n	800b024 <prvIdleTask+0x8>
 800b042:	bf00      	nop
 800b044:	20000bf0 	.word	0x20000bf0
 800b048:	e000ed04 	.word	0xe000ed04

0800b04c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b082      	sub	sp, #8
 800b050:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b052:	2300      	movs	r3, #0
 800b054:	607b      	str	r3, [r7, #4]
 800b056:	e00c      	b.n	800b072 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b058:	687a      	ldr	r2, [r7, #4]
 800b05a:	4613      	mov	r3, r2
 800b05c:	009b      	lsls	r3, r3, #2
 800b05e:	4413      	add	r3, r2
 800b060:	009b      	lsls	r3, r3, #2
 800b062:	4a12      	ldr	r2, [pc, #72]	@ (800b0ac <prvInitialiseTaskLists+0x60>)
 800b064:	4413      	add	r3, r2
 800b066:	4618      	mov	r0, r3
 800b068:	f7fe ffc0 	bl	8009fec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	3301      	adds	r3, #1
 800b070:	607b      	str	r3, [r7, #4]
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2b06      	cmp	r3, #6
 800b076:	d9ef      	bls.n	800b058 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b078:	480d      	ldr	r0, [pc, #52]	@ (800b0b0 <prvInitialiseTaskLists+0x64>)
 800b07a:	f7fe ffb7 	bl	8009fec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b07e:	480d      	ldr	r0, [pc, #52]	@ (800b0b4 <prvInitialiseTaskLists+0x68>)
 800b080:	f7fe ffb4 	bl	8009fec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b084:	480c      	ldr	r0, [pc, #48]	@ (800b0b8 <prvInitialiseTaskLists+0x6c>)
 800b086:	f7fe ffb1 	bl	8009fec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b08a:	480c      	ldr	r0, [pc, #48]	@ (800b0bc <prvInitialiseTaskLists+0x70>)
 800b08c:	f7fe ffae 	bl	8009fec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b090:	480b      	ldr	r0, [pc, #44]	@ (800b0c0 <prvInitialiseTaskLists+0x74>)
 800b092:	f7fe ffab 	bl	8009fec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b096:	4b0b      	ldr	r3, [pc, #44]	@ (800b0c4 <prvInitialiseTaskLists+0x78>)
 800b098:	4a05      	ldr	r2, [pc, #20]	@ (800b0b0 <prvInitialiseTaskLists+0x64>)
 800b09a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b09c:	4b0a      	ldr	r3, [pc, #40]	@ (800b0c8 <prvInitialiseTaskLists+0x7c>)
 800b09e:	4a05      	ldr	r2, [pc, #20]	@ (800b0b4 <prvInitialiseTaskLists+0x68>)
 800b0a0:	601a      	str	r2, [r3, #0]
}
 800b0a2:	bf00      	nop
 800b0a4:	3708      	adds	r7, #8
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}
 800b0aa:	bf00      	nop
 800b0ac:	20000bf0 	.word	0x20000bf0
 800b0b0:	20000c7c 	.word	0x20000c7c
 800b0b4:	20000c90 	.word	0x20000c90
 800b0b8:	20000cac 	.word	0x20000cac
 800b0bc:	20000cc0 	.word	0x20000cc0
 800b0c0:	20000cd8 	.word	0x20000cd8
 800b0c4:	20000ca4 	.word	0x20000ca4
 800b0c8:	20000ca8 	.word	0x20000ca8

0800b0cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b082      	sub	sp, #8
 800b0d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b0d2:	e019      	b.n	800b108 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b0d4:	f000 fb28 	bl	800b728 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0d8:	4b10      	ldr	r3, [pc, #64]	@ (800b11c <prvCheckTasksWaitingTermination+0x50>)
 800b0da:	68db      	ldr	r3, [r3, #12]
 800b0dc:	68db      	ldr	r3, [r3, #12]
 800b0de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	3304      	adds	r3, #4
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7ff f80b 	bl	800a100 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b0ea:	4b0d      	ldr	r3, [pc, #52]	@ (800b120 <prvCheckTasksWaitingTermination+0x54>)
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	3b01      	subs	r3, #1
 800b0f0:	4a0b      	ldr	r2, [pc, #44]	@ (800b120 <prvCheckTasksWaitingTermination+0x54>)
 800b0f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b0f4:	4b0b      	ldr	r3, [pc, #44]	@ (800b124 <prvCheckTasksWaitingTermination+0x58>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	3b01      	subs	r3, #1
 800b0fa:	4a0a      	ldr	r2, [pc, #40]	@ (800b124 <prvCheckTasksWaitingTermination+0x58>)
 800b0fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b0fe:	f000 fb45 	bl	800b78c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f000 f810 	bl	800b128 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b108:	4b06      	ldr	r3, [pc, #24]	@ (800b124 <prvCheckTasksWaitingTermination+0x58>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d1e1      	bne.n	800b0d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b110:	bf00      	nop
 800b112:	bf00      	nop
 800b114:	3708      	adds	r7, #8
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}
 800b11a:	bf00      	nop
 800b11c:	20000cc0 	.word	0x20000cc0
 800b120:	20000cec 	.word	0x20000cec
 800b124:	20000cd4 	.word	0x20000cd4

0800b128 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b134:	4618      	mov	r0, r3
 800b136:	f000 fce7 	bl	800bb08 <vPortFree>
			vPortFree( pxTCB );
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f000 fce4 	bl	800bb08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b140:	bf00      	nop
 800b142:	3708      	adds	r7, #8
 800b144:	46bd      	mov	sp, r7
 800b146:	bd80      	pop	{r7, pc}

0800b148 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b148:	b480      	push	{r7}
 800b14a:	b083      	sub	sp, #12
 800b14c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b14e:	4b0c      	ldr	r3, [pc, #48]	@ (800b180 <prvResetNextTaskUnblockTime+0x38>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d104      	bne.n	800b162 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b158:	4b0a      	ldr	r3, [pc, #40]	@ (800b184 <prvResetNextTaskUnblockTime+0x3c>)
 800b15a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b15e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b160:	e008      	b.n	800b174 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b162:	4b07      	ldr	r3, [pc, #28]	@ (800b180 <prvResetNextTaskUnblockTime+0x38>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	68db      	ldr	r3, [r3, #12]
 800b168:	68db      	ldr	r3, [r3, #12]
 800b16a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	4a04      	ldr	r2, [pc, #16]	@ (800b184 <prvResetNextTaskUnblockTime+0x3c>)
 800b172:	6013      	str	r3, [r2, #0]
}
 800b174:	bf00      	nop
 800b176:	370c      	adds	r7, #12
 800b178:	46bd      	mov	sp, r7
 800b17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17e:	4770      	bx	lr
 800b180:	20000ca4 	.word	0x20000ca4
 800b184:	20000d0c 	.word	0x20000d0c

0800b188 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b188:	b480      	push	{r7}
 800b18a:	b083      	sub	sp, #12
 800b18c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b18e:	4b0b      	ldr	r3, [pc, #44]	@ (800b1bc <xTaskGetSchedulerState+0x34>)
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d102      	bne.n	800b19c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b196:	2301      	movs	r3, #1
 800b198:	607b      	str	r3, [r7, #4]
 800b19a:	e008      	b.n	800b1ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b19c:	4b08      	ldr	r3, [pc, #32]	@ (800b1c0 <xTaskGetSchedulerState+0x38>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d102      	bne.n	800b1aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b1a4:	2302      	movs	r3, #2
 800b1a6:	607b      	str	r3, [r7, #4]
 800b1a8:	e001      	b.n	800b1ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b1ae:	687b      	ldr	r3, [r7, #4]
	}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	370c      	adds	r7, #12
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr
 800b1bc:	20000cf8 	.word	0x20000cf8
 800b1c0:	20000d14 	.word	0x20000d14

0800b1c4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b084      	sub	sp, #16
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d05e      	beq.n	800b298 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1de:	4b31      	ldr	r3, [pc, #196]	@ (800b2a4 <xTaskPriorityInherit+0xe0>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1e4:	429a      	cmp	r2, r3
 800b1e6:	d24e      	bcs.n	800b286 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	699b      	ldr	r3, [r3, #24]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	db06      	blt.n	800b1fe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b1f0:	4b2c      	ldr	r3, [pc, #176]	@ (800b2a4 <xTaskPriorityInherit+0xe0>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1f6:	f1c3 0207 	rsb	r2, r3, #7
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	6959      	ldr	r1, [r3, #20]
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b206:	4613      	mov	r3, r2
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	4413      	add	r3, r2
 800b20c:	009b      	lsls	r3, r3, #2
 800b20e:	4a26      	ldr	r2, [pc, #152]	@ (800b2a8 <xTaskPriorityInherit+0xe4>)
 800b210:	4413      	add	r3, r2
 800b212:	4299      	cmp	r1, r3
 800b214:	d12f      	bne.n	800b276 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	3304      	adds	r3, #4
 800b21a:	4618      	mov	r0, r3
 800b21c:	f7fe ff70 	bl	800a100 <uxListRemove>
 800b220:	4603      	mov	r3, r0
 800b222:	2b00      	cmp	r3, #0
 800b224:	d10a      	bne.n	800b23c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b22a:	2201      	movs	r2, #1
 800b22c:	fa02 f303 	lsl.w	r3, r2, r3
 800b230:	43da      	mvns	r2, r3
 800b232:	4b1e      	ldr	r3, [pc, #120]	@ (800b2ac <xTaskPriorityInherit+0xe8>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	4013      	ands	r3, r2
 800b238:	4a1c      	ldr	r2, [pc, #112]	@ (800b2ac <xTaskPriorityInherit+0xe8>)
 800b23a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b23c:	4b19      	ldr	r3, [pc, #100]	@ (800b2a4 <xTaskPriorityInherit+0xe0>)
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b24a:	2201      	movs	r2, #1
 800b24c:	409a      	lsls	r2, r3
 800b24e:	4b17      	ldr	r3, [pc, #92]	@ (800b2ac <xTaskPriorityInherit+0xe8>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	4313      	orrs	r3, r2
 800b254:	4a15      	ldr	r2, [pc, #84]	@ (800b2ac <xTaskPriorityInherit+0xe8>)
 800b256:	6013      	str	r3, [r2, #0]
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b25c:	4613      	mov	r3, r2
 800b25e:	009b      	lsls	r3, r3, #2
 800b260:	4413      	add	r3, r2
 800b262:	009b      	lsls	r3, r3, #2
 800b264:	4a10      	ldr	r2, [pc, #64]	@ (800b2a8 <xTaskPriorityInherit+0xe4>)
 800b266:	441a      	add	r2, r3
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	3304      	adds	r3, #4
 800b26c:	4619      	mov	r1, r3
 800b26e:	4610      	mov	r0, r2
 800b270:	f7fe fee9 	bl	800a046 <vListInsertEnd>
 800b274:	e004      	b.n	800b280 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b276:	4b0b      	ldr	r3, [pc, #44]	@ (800b2a4 <xTaskPriorityInherit+0xe0>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b27c:	68bb      	ldr	r3, [r7, #8]
 800b27e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b280:	2301      	movs	r3, #1
 800b282:	60fb      	str	r3, [r7, #12]
 800b284:	e008      	b.n	800b298 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b28a:	4b06      	ldr	r3, [pc, #24]	@ (800b2a4 <xTaskPriorityInherit+0xe0>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b290:	429a      	cmp	r2, r3
 800b292:	d201      	bcs.n	800b298 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b294:	2301      	movs	r3, #1
 800b296:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b298:	68fb      	ldr	r3, [r7, #12]
	}
 800b29a:	4618      	mov	r0, r3
 800b29c:	3710      	adds	r7, #16
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}
 800b2a2:	bf00      	nop
 800b2a4:	20000bec 	.word	0x20000bec
 800b2a8:	20000bf0 	.word	0x20000bf0
 800b2ac:	20000cf4 	.word	0x20000cf4

0800b2b0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b088      	sub	sp, #32
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b2be:	2301      	movs	r3, #1
 800b2c0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d079      	beq.n	800b3bc <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b2c8:	69bb      	ldr	r3, [r7, #24]
 800b2ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d10b      	bne.n	800b2e8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b2d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2d4:	f383 8811 	msr	BASEPRI, r3
 800b2d8:	f3bf 8f6f 	isb	sy
 800b2dc:	f3bf 8f4f 	dsb	sy
 800b2e0:	60fb      	str	r3, [r7, #12]
}
 800b2e2:	bf00      	nop
 800b2e4:	bf00      	nop
 800b2e6:	e7fd      	b.n	800b2e4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b2e8:	69bb      	ldr	r3, [r7, #24]
 800b2ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2ec:	683a      	ldr	r2, [r7, #0]
 800b2ee:	429a      	cmp	r2, r3
 800b2f0:	d902      	bls.n	800b2f8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	61fb      	str	r3, [r7, #28]
 800b2f6:	e002      	b.n	800b2fe <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b2f8:	69bb      	ldr	r3, [r7, #24]
 800b2fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2fc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b2fe:	69bb      	ldr	r3, [r7, #24]
 800b300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b302:	69fa      	ldr	r2, [r7, #28]
 800b304:	429a      	cmp	r2, r3
 800b306:	d059      	beq.n	800b3bc <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b308:	69bb      	ldr	r3, [r7, #24]
 800b30a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b30c:	697a      	ldr	r2, [r7, #20]
 800b30e:	429a      	cmp	r2, r3
 800b310:	d154      	bne.n	800b3bc <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b312:	4b2c      	ldr	r3, [pc, #176]	@ (800b3c4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	69ba      	ldr	r2, [r7, #24]
 800b318:	429a      	cmp	r2, r3
 800b31a:	d10b      	bne.n	800b334 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b31c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b320:	f383 8811 	msr	BASEPRI, r3
 800b324:	f3bf 8f6f 	isb	sy
 800b328:	f3bf 8f4f 	dsb	sy
 800b32c:	60bb      	str	r3, [r7, #8]
}
 800b32e:	bf00      	nop
 800b330:	bf00      	nop
 800b332:	e7fd      	b.n	800b330 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b334:	69bb      	ldr	r3, [r7, #24]
 800b336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b338:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b33a:	69bb      	ldr	r3, [r7, #24]
 800b33c:	69fa      	ldr	r2, [r7, #28]
 800b33e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b340:	69bb      	ldr	r3, [r7, #24]
 800b342:	699b      	ldr	r3, [r3, #24]
 800b344:	2b00      	cmp	r3, #0
 800b346:	db04      	blt.n	800b352 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b348:	69fb      	ldr	r3, [r7, #28]
 800b34a:	f1c3 0207 	rsb	r2, r3, #7
 800b34e:	69bb      	ldr	r3, [r7, #24]
 800b350:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b352:	69bb      	ldr	r3, [r7, #24]
 800b354:	6959      	ldr	r1, [r3, #20]
 800b356:	693a      	ldr	r2, [r7, #16]
 800b358:	4613      	mov	r3, r2
 800b35a:	009b      	lsls	r3, r3, #2
 800b35c:	4413      	add	r3, r2
 800b35e:	009b      	lsls	r3, r3, #2
 800b360:	4a19      	ldr	r2, [pc, #100]	@ (800b3c8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b362:	4413      	add	r3, r2
 800b364:	4299      	cmp	r1, r3
 800b366:	d129      	bne.n	800b3bc <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b368:	69bb      	ldr	r3, [r7, #24]
 800b36a:	3304      	adds	r3, #4
 800b36c:	4618      	mov	r0, r3
 800b36e:	f7fe fec7 	bl	800a100 <uxListRemove>
 800b372:	4603      	mov	r3, r0
 800b374:	2b00      	cmp	r3, #0
 800b376:	d10a      	bne.n	800b38e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b378:	69bb      	ldr	r3, [r7, #24]
 800b37a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b37c:	2201      	movs	r2, #1
 800b37e:	fa02 f303 	lsl.w	r3, r2, r3
 800b382:	43da      	mvns	r2, r3
 800b384:	4b11      	ldr	r3, [pc, #68]	@ (800b3cc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	4013      	ands	r3, r2
 800b38a:	4a10      	ldr	r2, [pc, #64]	@ (800b3cc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b38c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b38e:	69bb      	ldr	r3, [r7, #24]
 800b390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b392:	2201      	movs	r2, #1
 800b394:	409a      	lsls	r2, r3
 800b396:	4b0d      	ldr	r3, [pc, #52]	@ (800b3cc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	4313      	orrs	r3, r2
 800b39c:	4a0b      	ldr	r2, [pc, #44]	@ (800b3cc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b39e:	6013      	str	r3, [r2, #0]
 800b3a0:	69bb      	ldr	r3, [r7, #24]
 800b3a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3a4:	4613      	mov	r3, r2
 800b3a6:	009b      	lsls	r3, r3, #2
 800b3a8:	4413      	add	r3, r2
 800b3aa:	009b      	lsls	r3, r3, #2
 800b3ac:	4a06      	ldr	r2, [pc, #24]	@ (800b3c8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b3ae:	441a      	add	r2, r3
 800b3b0:	69bb      	ldr	r3, [r7, #24]
 800b3b2:	3304      	adds	r3, #4
 800b3b4:	4619      	mov	r1, r3
 800b3b6:	4610      	mov	r0, r2
 800b3b8:	f7fe fe45 	bl	800a046 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b3bc:	bf00      	nop
 800b3be:	3720      	adds	r7, #32
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}
 800b3c4:	20000bec 	.word	0x20000bec
 800b3c8:	20000bf0 	.word	0x20000bf0
 800b3cc:	20000cf4 	.word	0x20000cf4

0800b3d0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b3d0:	b480      	push	{r7}
 800b3d2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b3d4:	4b07      	ldr	r3, [pc, #28]	@ (800b3f4 <pvTaskIncrementMutexHeldCount+0x24>)
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d004      	beq.n	800b3e6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b3dc:	4b05      	ldr	r3, [pc, #20]	@ (800b3f4 <pvTaskIncrementMutexHeldCount+0x24>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b3e2:	3201      	adds	r2, #1
 800b3e4:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800b3e6:	4b03      	ldr	r3, [pc, #12]	@ (800b3f4 <pvTaskIncrementMutexHeldCount+0x24>)
 800b3e8:	681b      	ldr	r3, [r3, #0]
	}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f2:	4770      	bx	lr
 800b3f4:	20000bec 	.word	0x20000bec

0800b3f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b084      	sub	sp, #16
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
 800b400:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b402:	4b29      	ldr	r3, [pc, #164]	@ (800b4a8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b408:	4b28      	ldr	r3, [pc, #160]	@ (800b4ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	3304      	adds	r3, #4
 800b40e:	4618      	mov	r0, r3
 800b410:	f7fe fe76 	bl	800a100 <uxListRemove>
 800b414:	4603      	mov	r3, r0
 800b416:	2b00      	cmp	r3, #0
 800b418:	d10b      	bne.n	800b432 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b41a:	4b24      	ldr	r3, [pc, #144]	@ (800b4ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b420:	2201      	movs	r2, #1
 800b422:	fa02 f303 	lsl.w	r3, r2, r3
 800b426:	43da      	mvns	r2, r3
 800b428:	4b21      	ldr	r3, [pc, #132]	@ (800b4b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	4013      	ands	r3, r2
 800b42e:	4a20      	ldr	r2, [pc, #128]	@ (800b4b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b430:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b438:	d10a      	bne.n	800b450 <prvAddCurrentTaskToDelayedList+0x58>
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d007      	beq.n	800b450 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b440:	4b1a      	ldr	r3, [pc, #104]	@ (800b4ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	3304      	adds	r3, #4
 800b446:	4619      	mov	r1, r3
 800b448:	481a      	ldr	r0, [pc, #104]	@ (800b4b4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b44a:	f7fe fdfc 	bl	800a046 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b44e:	e026      	b.n	800b49e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b450:	68fa      	ldr	r2, [r7, #12]
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	4413      	add	r3, r2
 800b456:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b458:	4b14      	ldr	r3, [pc, #80]	@ (800b4ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	68ba      	ldr	r2, [r7, #8]
 800b45e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b460:	68ba      	ldr	r2, [r7, #8]
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	429a      	cmp	r2, r3
 800b466:	d209      	bcs.n	800b47c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b468:	4b13      	ldr	r3, [pc, #76]	@ (800b4b8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b46a:	681a      	ldr	r2, [r3, #0]
 800b46c:	4b0f      	ldr	r3, [pc, #60]	@ (800b4ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	3304      	adds	r3, #4
 800b472:	4619      	mov	r1, r3
 800b474:	4610      	mov	r0, r2
 800b476:	f7fe fe0a 	bl	800a08e <vListInsert>
}
 800b47a:	e010      	b.n	800b49e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b47c:	4b0f      	ldr	r3, [pc, #60]	@ (800b4bc <prvAddCurrentTaskToDelayedList+0xc4>)
 800b47e:	681a      	ldr	r2, [r3, #0]
 800b480:	4b0a      	ldr	r3, [pc, #40]	@ (800b4ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	3304      	adds	r3, #4
 800b486:	4619      	mov	r1, r3
 800b488:	4610      	mov	r0, r2
 800b48a:	f7fe fe00 	bl	800a08e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b48e:	4b0c      	ldr	r3, [pc, #48]	@ (800b4c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	68ba      	ldr	r2, [r7, #8]
 800b494:	429a      	cmp	r2, r3
 800b496:	d202      	bcs.n	800b49e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b498:	4a09      	ldr	r2, [pc, #36]	@ (800b4c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	6013      	str	r3, [r2, #0]
}
 800b49e:	bf00      	nop
 800b4a0:	3710      	adds	r7, #16
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}
 800b4a6:	bf00      	nop
 800b4a8:	20000cf0 	.word	0x20000cf0
 800b4ac:	20000bec 	.word	0x20000bec
 800b4b0:	20000cf4 	.word	0x20000cf4
 800b4b4:	20000cd8 	.word	0x20000cd8
 800b4b8:	20000ca8 	.word	0x20000ca8
 800b4bc:	20000ca4 	.word	0x20000ca4
 800b4c0:	20000d0c 	.word	0x20000d0c

0800b4c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	b085      	sub	sp, #20
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	60f8      	str	r0, [r7, #12]
 800b4cc:	60b9      	str	r1, [r7, #8]
 800b4ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	3b04      	subs	r3, #4
 800b4d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b4dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	3b04      	subs	r3, #4
 800b4e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	f023 0201 	bic.w	r2, r3, #1
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	3b04      	subs	r3, #4
 800b4f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b4f4:	4a0c      	ldr	r2, [pc, #48]	@ (800b528 <pxPortInitialiseStack+0x64>)
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	3b14      	subs	r3, #20
 800b4fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b500:	687a      	ldr	r2, [r7, #4]
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	3b04      	subs	r3, #4
 800b50a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	f06f 0202 	mvn.w	r2, #2
 800b512:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	3b20      	subs	r3, #32
 800b518:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b51a:	68fb      	ldr	r3, [r7, #12]
}
 800b51c:	4618      	mov	r0, r3
 800b51e:	3714      	adds	r7, #20
 800b520:	46bd      	mov	sp, r7
 800b522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b526:	4770      	bx	lr
 800b528:	0800b52d 	.word	0x0800b52d

0800b52c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b52c:	b480      	push	{r7}
 800b52e:	b085      	sub	sp, #20
 800b530:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b532:	2300      	movs	r3, #0
 800b534:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b536:	4b13      	ldr	r3, [pc, #76]	@ (800b584 <prvTaskExitError+0x58>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b53e:	d00b      	beq.n	800b558 <prvTaskExitError+0x2c>
	__asm volatile
 800b540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b544:	f383 8811 	msr	BASEPRI, r3
 800b548:	f3bf 8f6f 	isb	sy
 800b54c:	f3bf 8f4f 	dsb	sy
 800b550:	60fb      	str	r3, [r7, #12]
}
 800b552:	bf00      	nop
 800b554:	bf00      	nop
 800b556:	e7fd      	b.n	800b554 <prvTaskExitError+0x28>
	__asm volatile
 800b558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b55c:	f383 8811 	msr	BASEPRI, r3
 800b560:	f3bf 8f6f 	isb	sy
 800b564:	f3bf 8f4f 	dsb	sy
 800b568:	60bb      	str	r3, [r7, #8]
}
 800b56a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b56c:	bf00      	nop
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d0fc      	beq.n	800b56e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b574:	bf00      	nop
 800b576:	bf00      	nop
 800b578:	3714      	adds	r7, #20
 800b57a:	46bd      	mov	sp, r7
 800b57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b580:	4770      	bx	lr
 800b582:	bf00      	nop
 800b584:	20000130 	.word	0x20000130
	...

0800b590 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b590:	4b07      	ldr	r3, [pc, #28]	@ (800b5b0 <pxCurrentTCBConst2>)
 800b592:	6819      	ldr	r1, [r3, #0]
 800b594:	6808      	ldr	r0, [r1, #0]
 800b596:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b59a:	f380 8809 	msr	PSP, r0
 800b59e:	f3bf 8f6f 	isb	sy
 800b5a2:	f04f 0000 	mov.w	r0, #0
 800b5a6:	f380 8811 	msr	BASEPRI, r0
 800b5aa:	4770      	bx	lr
 800b5ac:	f3af 8000 	nop.w

0800b5b0 <pxCurrentTCBConst2>:
 800b5b0:	20000bec 	.word	0x20000bec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b5b4:	bf00      	nop
 800b5b6:	bf00      	nop

0800b5b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b5b8:	4808      	ldr	r0, [pc, #32]	@ (800b5dc <prvPortStartFirstTask+0x24>)
 800b5ba:	6800      	ldr	r0, [r0, #0]
 800b5bc:	6800      	ldr	r0, [r0, #0]
 800b5be:	f380 8808 	msr	MSP, r0
 800b5c2:	f04f 0000 	mov.w	r0, #0
 800b5c6:	f380 8814 	msr	CONTROL, r0
 800b5ca:	b662      	cpsie	i
 800b5cc:	b661      	cpsie	f
 800b5ce:	f3bf 8f4f 	dsb	sy
 800b5d2:	f3bf 8f6f 	isb	sy
 800b5d6:	df00      	svc	0
 800b5d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b5da:	bf00      	nop
 800b5dc:	e000ed08 	.word	0xe000ed08

0800b5e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	b086      	sub	sp, #24
 800b5e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b5e6:	4b47      	ldr	r3, [pc, #284]	@ (800b704 <xPortStartScheduler+0x124>)
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	4a47      	ldr	r2, [pc, #284]	@ (800b708 <xPortStartScheduler+0x128>)
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	d10b      	bne.n	800b608 <xPortStartScheduler+0x28>
	__asm volatile
 800b5f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5f4:	f383 8811 	msr	BASEPRI, r3
 800b5f8:	f3bf 8f6f 	isb	sy
 800b5fc:	f3bf 8f4f 	dsb	sy
 800b600:	60fb      	str	r3, [r7, #12]
}
 800b602:	bf00      	nop
 800b604:	bf00      	nop
 800b606:	e7fd      	b.n	800b604 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b608:	4b3e      	ldr	r3, [pc, #248]	@ (800b704 <xPortStartScheduler+0x124>)
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	4a3f      	ldr	r2, [pc, #252]	@ (800b70c <xPortStartScheduler+0x12c>)
 800b60e:	4293      	cmp	r3, r2
 800b610:	d10b      	bne.n	800b62a <xPortStartScheduler+0x4a>
	__asm volatile
 800b612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b616:	f383 8811 	msr	BASEPRI, r3
 800b61a:	f3bf 8f6f 	isb	sy
 800b61e:	f3bf 8f4f 	dsb	sy
 800b622:	613b      	str	r3, [r7, #16]
}
 800b624:	bf00      	nop
 800b626:	bf00      	nop
 800b628:	e7fd      	b.n	800b626 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b62a:	4b39      	ldr	r3, [pc, #228]	@ (800b710 <xPortStartScheduler+0x130>)
 800b62c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b62e:	697b      	ldr	r3, [r7, #20]
 800b630:	781b      	ldrb	r3, [r3, #0]
 800b632:	b2db      	uxtb	r3, r3
 800b634:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b636:	697b      	ldr	r3, [r7, #20]
 800b638:	22ff      	movs	r2, #255	@ 0xff
 800b63a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	781b      	ldrb	r3, [r3, #0]
 800b640:	b2db      	uxtb	r3, r3
 800b642:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b644:	78fb      	ldrb	r3, [r7, #3]
 800b646:	b2db      	uxtb	r3, r3
 800b648:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b64c:	b2da      	uxtb	r2, r3
 800b64e:	4b31      	ldr	r3, [pc, #196]	@ (800b714 <xPortStartScheduler+0x134>)
 800b650:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b652:	4b31      	ldr	r3, [pc, #196]	@ (800b718 <xPortStartScheduler+0x138>)
 800b654:	2207      	movs	r2, #7
 800b656:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b658:	e009      	b.n	800b66e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b65a:	4b2f      	ldr	r3, [pc, #188]	@ (800b718 <xPortStartScheduler+0x138>)
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	3b01      	subs	r3, #1
 800b660:	4a2d      	ldr	r2, [pc, #180]	@ (800b718 <xPortStartScheduler+0x138>)
 800b662:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b664:	78fb      	ldrb	r3, [r7, #3]
 800b666:	b2db      	uxtb	r3, r3
 800b668:	005b      	lsls	r3, r3, #1
 800b66a:	b2db      	uxtb	r3, r3
 800b66c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b66e:	78fb      	ldrb	r3, [r7, #3]
 800b670:	b2db      	uxtb	r3, r3
 800b672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b676:	2b80      	cmp	r3, #128	@ 0x80
 800b678:	d0ef      	beq.n	800b65a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b67a:	4b27      	ldr	r3, [pc, #156]	@ (800b718 <xPortStartScheduler+0x138>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f1c3 0307 	rsb	r3, r3, #7
 800b682:	2b04      	cmp	r3, #4
 800b684:	d00b      	beq.n	800b69e <xPortStartScheduler+0xbe>
	__asm volatile
 800b686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b68a:	f383 8811 	msr	BASEPRI, r3
 800b68e:	f3bf 8f6f 	isb	sy
 800b692:	f3bf 8f4f 	dsb	sy
 800b696:	60bb      	str	r3, [r7, #8]
}
 800b698:	bf00      	nop
 800b69a:	bf00      	nop
 800b69c:	e7fd      	b.n	800b69a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b69e:	4b1e      	ldr	r3, [pc, #120]	@ (800b718 <xPortStartScheduler+0x138>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	021b      	lsls	r3, r3, #8
 800b6a4:	4a1c      	ldr	r2, [pc, #112]	@ (800b718 <xPortStartScheduler+0x138>)
 800b6a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b6a8:	4b1b      	ldr	r3, [pc, #108]	@ (800b718 <xPortStartScheduler+0x138>)
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b6b0:	4a19      	ldr	r2, [pc, #100]	@ (800b718 <xPortStartScheduler+0x138>)
 800b6b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	b2da      	uxtb	r2, r3
 800b6b8:	697b      	ldr	r3, [r7, #20]
 800b6ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b6bc:	4b17      	ldr	r3, [pc, #92]	@ (800b71c <xPortStartScheduler+0x13c>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4a16      	ldr	r2, [pc, #88]	@ (800b71c <xPortStartScheduler+0x13c>)
 800b6c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b6c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b6c8:	4b14      	ldr	r3, [pc, #80]	@ (800b71c <xPortStartScheduler+0x13c>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	4a13      	ldr	r2, [pc, #76]	@ (800b71c <xPortStartScheduler+0x13c>)
 800b6ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b6d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b6d4:	f000 f8da 	bl	800b88c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b6d8:	4b11      	ldr	r3, [pc, #68]	@ (800b720 <xPortStartScheduler+0x140>)
 800b6da:	2200      	movs	r2, #0
 800b6dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b6de:	f000 f8f9 	bl	800b8d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b6e2:	4b10      	ldr	r3, [pc, #64]	@ (800b724 <xPortStartScheduler+0x144>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4a0f      	ldr	r2, [pc, #60]	@ (800b724 <xPortStartScheduler+0x144>)
 800b6e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b6ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b6ee:	f7ff ff63 	bl	800b5b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b6f2:	f7ff fb27 	bl	800ad44 <vTaskSwitchContext>
	prvTaskExitError();
 800b6f6:	f7ff ff19 	bl	800b52c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b6fa:	2300      	movs	r3, #0
}
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	3718      	adds	r7, #24
 800b700:	46bd      	mov	sp, r7
 800b702:	bd80      	pop	{r7, pc}
 800b704:	e000ed00 	.word	0xe000ed00
 800b708:	410fc271 	.word	0x410fc271
 800b70c:	410fc270 	.word	0x410fc270
 800b710:	e000e400 	.word	0xe000e400
 800b714:	20000d18 	.word	0x20000d18
 800b718:	20000d1c 	.word	0x20000d1c
 800b71c:	e000ed20 	.word	0xe000ed20
 800b720:	20000130 	.word	0x20000130
 800b724:	e000ef34 	.word	0xe000ef34

0800b728 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b728:	b480      	push	{r7}
 800b72a:	b083      	sub	sp, #12
 800b72c:	af00      	add	r7, sp, #0
	__asm volatile
 800b72e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b732:	f383 8811 	msr	BASEPRI, r3
 800b736:	f3bf 8f6f 	isb	sy
 800b73a:	f3bf 8f4f 	dsb	sy
 800b73e:	607b      	str	r3, [r7, #4]
}
 800b740:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b742:	4b10      	ldr	r3, [pc, #64]	@ (800b784 <vPortEnterCritical+0x5c>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	3301      	adds	r3, #1
 800b748:	4a0e      	ldr	r2, [pc, #56]	@ (800b784 <vPortEnterCritical+0x5c>)
 800b74a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b74c:	4b0d      	ldr	r3, [pc, #52]	@ (800b784 <vPortEnterCritical+0x5c>)
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	2b01      	cmp	r3, #1
 800b752:	d110      	bne.n	800b776 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b754:	4b0c      	ldr	r3, [pc, #48]	@ (800b788 <vPortEnterCritical+0x60>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	b2db      	uxtb	r3, r3
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d00b      	beq.n	800b776 <vPortEnterCritical+0x4e>
	__asm volatile
 800b75e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b762:	f383 8811 	msr	BASEPRI, r3
 800b766:	f3bf 8f6f 	isb	sy
 800b76a:	f3bf 8f4f 	dsb	sy
 800b76e:	603b      	str	r3, [r7, #0]
}
 800b770:	bf00      	nop
 800b772:	bf00      	nop
 800b774:	e7fd      	b.n	800b772 <vPortEnterCritical+0x4a>
	}
}
 800b776:	bf00      	nop
 800b778:	370c      	adds	r7, #12
 800b77a:	46bd      	mov	sp, r7
 800b77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b780:	4770      	bx	lr
 800b782:	bf00      	nop
 800b784:	20000130 	.word	0x20000130
 800b788:	e000ed04 	.word	0xe000ed04

0800b78c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b78c:	b480      	push	{r7}
 800b78e:	b083      	sub	sp, #12
 800b790:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b792:	4b12      	ldr	r3, [pc, #72]	@ (800b7dc <vPortExitCritical+0x50>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d10b      	bne.n	800b7b2 <vPortExitCritical+0x26>
	__asm volatile
 800b79a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b79e:	f383 8811 	msr	BASEPRI, r3
 800b7a2:	f3bf 8f6f 	isb	sy
 800b7a6:	f3bf 8f4f 	dsb	sy
 800b7aa:	607b      	str	r3, [r7, #4]
}
 800b7ac:	bf00      	nop
 800b7ae:	bf00      	nop
 800b7b0:	e7fd      	b.n	800b7ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b7b2:	4b0a      	ldr	r3, [pc, #40]	@ (800b7dc <vPortExitCritical+0x50>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	3b01      	subs	r3, #1
 800b7b8:	4a08      	ldr	r2, [pc, #32]	@ (800b7dc <vPortExitCritical+0x50>)
 800b7ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b7bc:	4b07      	ldr	r3, [pc, #28]	@ (800b7dc <vPortExitCritical+0x50>)
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d105      	bne.n	800b7d0 <vPortExitCritical+0x44>
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	f383 8811 	msr	BASEPRI, r3
}
 800b7ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b7d0:	bf00      	nop
 800b7d2:	370c      	adds	r7, #12
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7da:	4770      	bx	lr
 800b7dc:	20000130 	.word	0x20000130

0800b7e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b7e0:	f3ef 8009 	mrs	r0, PSP
 800b7e4:	f3bf 8f6f 	isb	sy
 800b7e8:	4b15      	ldr	r3, [pc, #84]	@ (800b840 <pxCurrentTCBConst>)
 800b7ea:	681a      	ldr	r2, [r3, #0]
 800b7ec:	f01e 0f10 	tst.w	lr, #16
 800b7f0:	bf08      	it	eq
 800b7f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b7f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7fa:	6010      	str	r0, [r2, #0]
 800b7fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b800:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b804:	f380 8811 	msr	BASEPRI, r0
 800b808:	f3bf 8f4f 	dsb	sy
 800b80c:	f3bf 8f6f 	isb	sy
 800b810:	f7ff fa98 	bl	800ad44 <vTaskSwitchContext>
 800b814:	f04f 0000 	mov.w	r0, #0
 800b818:	f380 8811 	msr	BASEPRI, r0
 800b81c:	bc09      	pop	{r0, r3}
 800b81e:	6819      	ldr	r1, [r3, #0]
 800b820:	6808      	ldr	r0, [r1, #0]
 800b822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b826:	f01e 0f10 	tst.w	lr, #16
 800b82a:	bf08      	it	eq
 800b82c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b830:	f380 8809 	msr	PSP, r0
 800b834:	f3bf 8f6f 	isb	sy
 800b838:	4770      	bx	lr
 800b83a:	bf00      	nop
 800b83c:	f3af 8000 	nop.w

0800b840 <pxCurrentTCBConst>:
 800b840:	20000bec 	.word	0x20000bec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b844:	bf00      	nop
 800b846:	bf00      	nop

0800b848 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b082      	sub	sp, #8
 800b84c:	af00      	add	r7, sp, #0
	__asm volatile
 800b84e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b852:	f383 8811 	msr	BASEPRI, r3
 800b856:	f3bf 8f6f 	isb	sy
 800b85a:	f3bf 8f4f 	dsb	sy
 800b85e:	607b      	str	r3, [r7, #4]
}
 800b860:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b862:	f7ff f9b5 	bl	800abd0 <xTaskIncrementTick>
 800b866:	4603      	mov	r3, r0
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d003      	beq.n	800b874 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b86c:	4b06      	ldr	r3, [pc, #24]	@ (800b888 <SysTick_Handler+0x40>)
 800b86e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b872:	601a      	str	r2, [r3, #0]
 800b874:	2300      	movs	r3, #0
 800b876:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	f383 8811 	msr	BASEPRI, r3
}
 800b87e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b880:	bf00      	nop
 800b882:	3708      	adds	r7, #8
 800b884:	46bd      	mov	sp, r7
 800b886:	bd80      	pop	{r7, pc}
 800b888:	e000ed04 	.word	0xe000ed04

0800b88c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b88c:	b480      	push	{r7}
 800b88e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b890:	4b0b      	ldr	r3, [pc, #44]	@ (800b8c0 <vPortSetupTimerInterrupt+0x34>)
 800b892:	2200      	movs	r2, #0
 800b894:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b896:	4b0b      	ldr	r3, [pc, #44]	@ (800b8c4 <vPortSetupTimerInterrupt+0x38>)
 800b898:	2200      	movs	r2, #0
 800b89a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b89c:	4b0a      	ldr	r3, [pc, #40]	@ (800b8c8 <vPortSetupTimerInterrupt+0x3c>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	4a0a      	ldr	r2, [pc, #40]	@ (800b8cc <vPortSetupTimerInterrupt+0x40>)
 800b8a2:	fba2 2303 	umull	r2, r3, r2, r3
 800b8a6:	099b      	lsrs	r3, r3, #6
 800b8a8:	4a09      	ldr	r2, [pc, #36]	@ (800b8d0 <vPortSetupTimerInterrupt+0x44>)
 800b8aa:	3b01      	subs	r3, #1
 800b8ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b8ae:	4b04      	ldr	r3, [pc, #16]	@ (800b8c0 <vPortSetupTimerInterrupt+0x34>)
 800b8b0:	2207      	movs	r2, #7
 800b8b2:	601a      	str	r2, [r3, #0]
}
 800b8b4:	bf00      	nop
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8bc:	4770      	bx	lr
 800b8be:	bf00      	nop
 800b8c0:	e000e010 	.word	0xe000e010
 800b8c4:	e000e018 	.word	0xe000e018
 800b8c8:	20000100 	.word	0x20000100
 800b8cc:	10624dd3 	.word	0x10624dd3
 800b8d0:	e000e014 	.word	0xe000e014

0800b8d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b8d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b8e4 <vPortEnableVFP+0x10>
 800b8d8:	6801      	ldr	r1, [r0, #0]
 800b8da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b8de:	6001      	str	r1, [r0, #0]
 800b8e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b8e2:	bf00      	nop
 800b8e4:	e000ed88 	.word	0xe000ed88

0800b8e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b085      	sub	sp, #20
 800b8ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b8ee:	f3ef 8305 	mrs	r3, IPSR
 800b8f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	2b0f      	cmp	r3, #15
 800b8f8:	d915      	bls.n	800b926 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b8fa:	4a18      	ldr	r2, [pc, #96]	@ (800b95c <vPortValidateInterruptPriority+0x74>)
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	4413      	add	r3, r2
 800b900:	781b      	ldrb	r3, [r3, #0]
 800b902:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b904:	4b16      	ldr	r3, [pc, #88]	@ (800b960 <vPortValidateInterruptPriority+0x78>)
 800b906:	781b      	ldrb	r3, [r3, #0]
 800b908:	7afa      	ldrb	r2, [r7, #11]
 800b90a:	429a      	cmp	r2, r3
 800b90c:	d20b      	bcs.n	800b926 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b90e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b912:	f383 8811 	msr	BASEPRI, r3
 800b916:	f3bf 8f6f 	isb	sy
 800b91a:	f3bf 8f4f 	dsb	sy
 800b91e:	607b      	str	r3, [r7, #4]
}
 800b920:	bf00      	nop
 800b922:	bf00      	nop
 800b924:	e7fd      	b.n	800b922 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b926:	4b0f      	ldr	r3, [pc, #60]	@ (800b964 <vPortValidateInterruptPriority+0x7c>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b92e:	4b0e      	ldr	r3, [pc, #56]	@ (800b968 <vPortValidateInterruptPriority+0x80>)
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	429a      	cmp	r2, r3
 800b934:	d90b      	bls.n	800b94e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b93a:	f383 8811 	msr	BASEPRI, r3
 800b93e:	f3bf 8f6f 	isb	sy
 800b942:	f3bf 8f4f 	dsb	sy
 800b946:	603b      	str	r3, [r7, #0]
}
 800b948:	bf00      	nop
 800b94a:	bf00      	nop
 800b94c:	e7fd      	b.n	800b94a <vPortValidateInterruptPriority+0x62>
	}
 800b94e:	bf00      	nop
 800b950:	3714      	adds	r7, #20
 800b952:	46bd      	mov	sp, r7
 800b954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b958:	4770      	bx	lr
 800b95a:	bf00      	nop
 800b95c:	e000e3f0 	.word	0xe000e3f0
 800b960:	20000d18 	.word	0x20000d18
 800b964:	e000ed0c 	.word	0xe000ed0c
 800b968:	20000d1c 	.word	0x20000d1c

0800b96c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b08a      	sub	sp, #40	@ 0x28
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b974:	2300      	movs	r3, #0
 800b976:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b978:	f7ff f87e 	bl	800aa78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b97c:	4b5c      	ldr	r3, [pc, #368]	@ (800baf0 <pvPortMalloc+0x184>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d101      	bne.n	800b988 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b984:	f000 f924 	bl	800bbd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b988:	4b5a      	ldr	r3, [pc, #360]	@ (800baf4 <pvPortMalloc+0x188>)
 800b98a:	681a      	ldr	r2, [r3, #0]
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	4013      	ands	r3, r2
 800b990:	2b00      	cmp	r3, #0
 800b992:	f040 8095 	bne.w	800bac0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d01e      	beq.n	800b9da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b99c:	2208      	movs	r2, #8
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	4413      	add	r3, r2
 800b9a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f003 0307 	and.w	r3, r3, #7
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d015      	beq.n	800b9da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	f023 0307 	bic.w	r3, r3, #7
 800b9b4:	3308      	adds	r3, #8
 800b9b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f003 0307 	and.w	r3, r3, #7
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d00b      	beq.n	800b9da <pvPortMalloc+0x6e>
	__asm volatile
 800b9c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9c6:	f383 8811 	msr	BASEPRI, r3
 800b9ca:	f3bf 8f6f 	isb	sy
 800b9ce:	f3bf 8f4f 	dsb	sy
 800b9d2:	617b      	str	r3, [r7, #20]
}
 800b9d4:	bf00      	nop
 800b9d6:	bf00      	nop
 800b9d8:	e7fd      	b.n	800b9d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d06f      	beq.n	800bac0 <pvPortMalloc+0x154>
 800b9e0:	4b45      	ldr	r3, [pc, #276]	@ (800baf8 <pvPortMalloc+0x18c>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	687a      	ldr	r2, [r7, #4]
 800b9e6:	429a      	cmp	r2, r3
 800b9e8:	d86a      	bhi.n	800bac0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b9ea:	4b44      	ldr	r3, [pc, #272]	@ (800bafc <pvPortMalloc+0x190>)
 800b9ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b9ee:	4b43      	ldr	r3, [pc, #268]	@ (800bafc <pvPortMalloc+0x190>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b9f4:	e004      	b.n	800ba00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b9fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ba00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	687a      	ldr	r2, [r7, #4]
 800ba06:	429a      	cmp	r2, r3
 800ba08:	d903      	bls.n	800ba12 <pvPortMalloc+0xa6>
 800ba0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d1f1      	bne.n	800b9f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ba12:	4b37      	ldr	r3, [pc, #220]	@ (800baf0 <pvPortMalloc+0x184>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba18:	429a      	cmp	r2, r3
 800ba1a:	d051      	beq.n	800bac0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ba1c:	6a3b      	ldr	r3, [r7, #32]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	2208      	movs	r2, #8
 800ba22:	4413      	add	r3, r2
 800ba24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ba26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba28:	681a      	ldr	r2, [r3, #0]
 800ba2a:	6a3b      	ldr	r3, [r7, #32]
 800ba2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ba2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba30:	685a      	ldr	r2, [r3, #4]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	1ad2      	subs	r2, r2, r3
 800ba36:	2308      	movs	r3, #8
 800ba38:	005b      	lsls	r3, r3, #1
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d920      	bls.n	800ba80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ba3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	4413      	add	r3, r2
 800ba44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ba46:	69bb      	ldr	r3, [r7, #24]
 800ba48:	f003 0307 	and.w	r3, r3, #7
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d00b      	beq.n	800ba68 <pvPortMalloc+0xfc>
	__asm volatile
 800ba50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba54:	f383 8811 	msr	BASEPRI, r3
 800ba58:	f3bf 8f6f 	isb	sy
 800ba5c:	f3bf 8f4f 	dsb	sy
 800ba60:	613b      	str	r3, [r7, #16]
}
 800ba62:	bf00      	nop
 800ba64:	bf00      	nop
 800ba66:	e7fd      	b.n	800ba64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ba68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba6a:	685a      	ldr	r2, [r3, #4]
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	1ad2      	subs	r2, r2, r3
 800ba70:	69bb      	ldr	r3, [r7, #24]
 800ba72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ba74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba76:	687a      	ldr	r2, [r7, #4]
 800ba78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ba7a:	69b8      	ldr	r0, [r7, #24]
 800ba7c:	f000 f90a 	bl	800bc94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ba80:	4b1d      	ldr	r3, [pc, #116]	@ (800baf8 <pvPortMalloc+0x18c>)
 800ba82:	681a      	ldr	r2, [r3, #0]
 800ba84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba86:	685b      	ldr	r3, [r3, #4]
 800ba88:	1ad3      	subs	r3, r2, r3
 800ba8a:	4a1b      	ldr	r2, [pc, #108]	@ (800baf8 <pvPortMalloc+0x18c>)
 800ba8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ba8e:	4b1a      	ldr	r3, [pc, #104]	@ (800baf8 <pvPortMalloc+0x18c>)
 800ba90:	681a      	ldr	r2, [r3, #0]
 800ba92:	4b1b      	ldr	r3, [pc, #108]	@ (800bb00 <pvPortMalloc+0x194>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d203      	bcs.n	800baa2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ba9a:	4b17      	ldr	r3, [pc, #92]	@ (800baf8 <pvPortMalloc+0x18c>)
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	4a18      	ldr	r2, [pc, #96]	@ (800bb00 <pvPortMalloc+0x194>)
 800baa0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800baa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa4:	685a      	ldr	r2, [r3, #4]
 800baa6:	4b13      	ldr	r3, [pc, #76]	@ (800baf4 <pvPortMalloc+0x188>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	431a      	orrs	r2, r3
 800baac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab2:	2200      	movs	r2, #0
 800bab4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bab6:	4b13      	ldr	r3, [pc, #76]	@ (800bb04 <pvPortMalloc+0x198>)
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	3301      	adds	r3, #1
 800babc:	4a11      	ldr	r2, [pc, #68]	@ (800bb04 <pvPortMalloc+0x198>)
 800babe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bac0:	f7fe ffe8 	bl	800aa94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bac4:	69fb      	ldr	r3, [r7, #28]
 800bac6:	f003 0307 	and.w	r3, r3, #7
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d00b      	beq.n	800bae6 <pvPortMalloc+0x17a>
	__asm volatile
 800bace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad2:	f383 8811 	msr	BASEPRI, r3
 800bad6:	f3bf 8f6f 	isb	sy
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	60fb      	str	r3, [r7, #12]
}
 800bae0:	bf00      	nop
 800bae2:	bf00      	nop
 800bae4:	e7fd      	b.n	800bae2 <pvPortMalloc+0x176>
	return pvReturn;
 800bae6:	69fb      	ldr	r3, [r7, #28]
}
 800bae8:	4618      	mov	r0, r3
 800baea:	3728      	adds	r7, #40	@ 0x28
 800baec:	46bd      	mov	sp, r7
 800baee:	bd80      	pop	{r7, pc}
 800baf0:	20001928 	.word	0x20001928
 800baf4:	2000193c 	.word	0x2000193c
 800baf8:	2000192c 	.word	0x2000192c
 800bafc:	20001920 	.word	0x20001920
 800bb00:	20001930 	.word	0x20001930
 800bb04:	20001934 	.word	0x20001934

0800bb08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b086      	sub	sp, #24
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d04f      	beq.n	800bbba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bb1a:	2308      	movs	r3, #8
 800bb1c:	425b      	negs	r3, r3
 800bb1e:	697a      	ldr	r2, [r7, #20]
 800bb20:	4413      	add	r3, r2
 800bb22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bb24:	697b      	ldr	r3, [r7, #20]
 800bb26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bb28:	693b      	ldr	r3, [r7, #16]
 800bb2a:	685a      	ldr	r2, [r3, #4]
 800bb2c:	4b25      	ldr	r3, [pc, #148]	@ (800bbc4 <vPortFree+0xbc>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	4013      	ands	r3, r2
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d10b      	bne.n	800bb4e <vPortFree+0x46>
	__asm volatile
 800bb36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb3a:	f383 8811 	msr	BASEPRI, r3
 800bb3e:	f3bf 8f6f 	isb	sy
 800bb42:	f3bf 8f4f 	dsb	sy
 800bb46:	60fb      	str	r3, [r7, #12]
}
 800bb48:	bf00      	nop
 800bb4a:	bf00      	nop
 800bb4c:	e7fd      	b.n	800bb4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d00b      	beq.n	800bb6e <vPortFree+0x66>
	__asm volatile
 800bb56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb5a:	f383 8811 	msr	BASEPRI, r3
 800bb5e:	f3bf 8f6f 	isb	sy
 800bb62:	f3bf 8f4f 	dsb	sy
 800bb66:	60bb      	str	r3, [r7, #8]
}
 800bb68:	bf00      	nop
 800bb6a:	bf00      	nop
 800bb6c:	e7fd      	b.n	800bb6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bb6e:	693b      	ldr	r3, [r7, #16]
 800bb70:	685a      	ldr	r2, [r3, #4]
 800bb72:	4b14      	ldr	r3, [pc, #80]	@ (800bbc4 <vPortFree+0xbc>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	4013      	ands	r3, r2
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d01e      	beq.n	800bbba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d11a      	bne.n	800bbba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bb84:	693b      	ldr	r3, [r7, #16]
 800bb86:	685a      	ldr	r2, [r3, #4]
 800bb88:	4b0e      	ldr	r3, [pc, #56]	@ (800bbc4 <vPortFree+0xbc>)
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	43db      	mvns	r3, r3
 800bb8e:	401a      	ands	r2, r3
 800bb90:	693b      	ldr	r3, [r7, #16]
 800bb92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bb94:	f7fe ff70 	bl	800aa78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bb98:	693b      	ldr	r3, [r7, #16]
 800bb9a:	685a      	ldr	r2, [r3, #4]
 800bb9c:	4b0a      	ldr	r3, [pc, #40]	@ (800bbc8 <vPortFree+0xc0>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	4413      	add	r3, r2
 800bba2:	4a09      	ldr	r2, [pc, #36]	@ (800bbc8 <vPortFree+0xc0>)
 800bba4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bba6:	6938      	ldr	r0, [r7, #16]
 800bba8:	f000 f874 	bl	800bc94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bbac:	4b07      	ldr	r3, [pc, #28]	@ (800bbcc <vPortFree+0xc4>)
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	4a06      	ldr	r2, [pc, #24]	@ (800bbcc <vPortFree+0xc4>)
 800bbb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bbb6:	f7fe ff6d 	bl	800aa94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bbba:	bf00      	nop
 800bbbc:	3718      	adds	r7, #24
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	bd80      	pop	{r7, pc}
 800bbc2:	bf00      	nop
 800bbc4:	2000193c 	.word	0x2000193c
 800bbc8:	2000192c 	.word	0x2000192c
 800bbcc:	20001938 	.word	0x20001938

0800bbd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bbd0:	b480      	push	{r7}
 800bbd2:	b085      	sub	sp, #20
 800bbd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bbd6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800bbda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bbdc:	4b27      	ldr	r3, [pc, #156]	@ (800bc7c <prvHeapInit+0xac>)
 800bbde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	f003 0307 	and.w	r3, r3, #7
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d00c      	beq.n	800bc04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	3307      	adds	r3, #7
 800bbee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	f023 0307 	bic.w	r3, r3, #7
 800bbf6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bbf8:	68ba      	ldr	r2, [r7, #8]
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	1ad3      	subs	r3, r2, r3
 800bbfe:	4a1f      	ldr	r2, [pc, #124]	@ (800bc7c <prvHeapInit+0xac>)
 800bc00:	4413      	add	r3, r2
 800bc02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bc08:	4a1d      	ldr	r2, [pc, #116]	@ (800bc80 <prvHeapInit+0xb0>)
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bc0e:	4b1c      	ldr	r3, [pc, #112]	@ (800bc80 <prvHeapInit+0xb0>)
 800bc10:	2200      	movs	r2, #0
 800bc12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	68ba      	ldr	r2, [r7, #8]
 800bc18:	4413      	add	r3, r2
 800bc1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bc1c:	2208      	movs	r2, #8
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	1a9b      	subs	r3, r3, r2
 800bc22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	f023 0307 	bic.w	r3, r3, #7
 800bc2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	4a15      	ldr	r2, [pc, #84]	@ (800bc84 <prvHeapInit+0xb4>)
 800bc30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bc32:	4b14      	ldr	r3, [pc, #80]	@ (800bc84 <prvHeapInit+0xb4>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	2200      	movs	r2, #0
 800bc38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bc3a:	4b12      	ldr	r3, [pc, #72]	@ (800bc84 <prvHeapInit+0xb4>)
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	68fa      	ldr	r2, [r7, #12]
 800bc4a:	1ad2      	subs	r2, r2, r3
 800bc4c:	683b      	ldr	r3, [r7, #0]
 800bc4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bc50:	4b0c      	ldr	r3, [pc, #48]	@ (800bc84 <prvHeapInit+0xb4>)
 800bc52:	681a      	ldr	r2, [r3, #0]
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	685b      	ldr	r3, [r3, #4]
 800bc5c:	4a0a      	ldr	r2, [pc, #40]	@ (800bc88 <prvHeapInit+0xb8>)
 800bc5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	685b      	ldr	r3, [r3, #4]
 800bc64:	4a09      	ldr	r2, [pc, #36]	@ (800bc8c <prvHeapInit+0xbc>)
 800bc66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bc68:	4b09      	ldr	r3, [pc, #36]	@ (800bc90 <prvHeapInit+0xc0>)
 800bc6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bc6e:	601a      	str	r2, [r3, #0]
}
 800bc70:	bf00      	nop
 800bc72:	3714      	adds	r7, #20
 800bc74:	46bd      	mov	sp, r7
 800bc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7a:	4770      	bx	lr
 800bc7c:	20000d20 	.word	0x20000d20
 800bc80:	20001920 	.word	0x20001920
 800bc84:	20001928 	.word	0x20001928
 800bc88:	20001930 	.word	0x20001930
 800bc8c:	2000192c 	.word	0x2000192c
 800bc90:	2000193c 	.word	0x2000193c

0800bc94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bc94:	b480      	push	{r7}
 800bc96:	b085      	sub	sp, #20
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bc9c:	4b28      	ldr	r3, [pc, #160]	@ (800bd40 <prvInsertBlockIntoFreeList+0xac>)
 800bc9e:	60fb      	str	r3, [r7, #12]
 800bca0:	e002      	b.n	800bca8 <prvInsertBlockIntoFreeList+0x14>
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	60fb      	str	r3, [r7, #12]
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	687a      	ldr	r2, [r7, #4]
 800bcae:	429a      	cmp	r2, r3
 800bcb0:	d8f7      	bhi.n	800bca2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	685b      	ldr	r3, [r3, #4]
 800bcba:	68ba      	ldr	r2, [r7, #8]
 800bcbc:	4413      	add	r3, r2
 800bcbe:	687a      	ldr	r2, [r7, #4]
 800bcc0:	429a      	cmp	r2, r3
 800bcc2:	d108      	bne.n	800bcd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	685a      	ldr	r2, [r3, #4]
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	685b      	ldr	r3, [r3, #4]
 800bccc:	441a      	add	r2, r3
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	685b      	ldr	r3, [r3, #4]
 800bcde:	68ba      	ldr	r2, [r7, #8]
 800bce0:	441a      	add	r2, r3
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	429a      	cmp	r2, r3
 800bce8:	d118      	bne.n	800bd1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	681a      	ldr	r2, [r3, #0]
 800bcee:	4b15      	ldr	r3, [pc, #84]	@ (800bd44 <prvInsertBlockIntoFreeList+0xb0>)
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	429a      	cmp	r2, r3
 800bcf4:	d00d      	beq.n	800bd12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	685a      	ldr	r2, [r3, #4]
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	685b      	ldr	r3, [r3, #4]
 800bd00:	441a      	add	r2, r3
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	681a      	ldr	r2, [r3, #0]
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	601a      	str	r2, [r3, #0]
 800bd10:	e008      	b.n	800bd24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bd12:	4b0c      	ldr	r3, [pc, #48]	@ (800bd44 <prvInsertBlockIntoFreeList+0xb0>)
 800bd14:	681a      	ldr	r2, [r3, #0]
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	601a      	str	r2, [r3, #0]
 800bd1a:	e003      	b.n	800bd24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	681a      	ldr	r2, [r3, #0]
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bd24:	68fa      	ldr	r2, [r7, #12]
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	429a      	cmp	r2, r3
 800bd2a:	d002      	beq.n	800bd32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	687a      	ldr	r2, [r7, #4]
 800bd30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bd32:	bf00      	nop
 800bd34:	3714      	adds	r7, #20
 800bd36:	46bd      	mov	sp, r7
 800bd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3c:	4770      	bx	lr
 800bd3e:	bf00      	nop
 800bd40:	20001920 	.word	0x20001920
 800bd44:	20001928 	.word	0x20001928

0800bd48 <__cvt>:
 800bd48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd4c:	ec57 6b10 	vmov	r6, r7, d0
 800bd50:	2f00      	cmp	r7, #0
 800bd52:	460c      	mov	r4, r1
 800bd54:	4619      	mov	r1, r3
 800bd56:	463b      	mov	r3, r7
 800bd58:	bfbb      	ittet	lt
 800bd5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bd5e:	461f      	movlt	r7, r3
 800bd60:	2300      	movge	r3, #0
 800bd62:	232d      	movlt	r3, #45	@ 0x2d
 800bd64:	700b      	strb	r3, [r1, #0]
 800bd66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800bd6c:	4691      	mov	r9, r2
 800bd6e:	f023 0820 	bic.w	r8, r3, #32
 800bd72:	bfbc      	itt	lt
 800bd74:	4632      	movlt	r2, r6
 800bd76:	4616      	movlt	r6, r2
 800bd78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bd7c:	d005      	beq.n	800bd8a <__cvt+0x42>
 800bd7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bd82:	d100      	bne.n	800bd86 <__cvt+0x3e>
 800bd84:	3401      	adds	r4, #1
 800bd86:	2102      	movs	r1, #2
 800bd88:	e000      	b.n	800bd8c <__cvt+0x44>
 800bd8a:	2103      	movs	r1, #3
 800bd8c:	ab03      	add	r3, sp, #12
 800bd8e:	9301      	str	r3, [sp, #4]
 800bd90:	ab02      	add	r3, sp, #8
 800bd92:	9300      	str	r3, [sp, #0]
 800bd94:	ec47 6b10 	vmov	d0, r6, r7
 800bd98:	4653      	mov	r3, sl
 800bd9a:	4622      	mov	r2, r4
 800bd9c:	f000 fe50 	bl	800ca40 <_dtoa_r>
 800bda0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bda4:	4605      	mov	r5, r0
 800bda6:	d119      	bne.n	800bddc <__cvt+0x94>
 800bda8:	f019 0f01 	tst.w	r9, #1
 800bdac:	d00e      	beq.n	800bdcc <__cvt+0x84>
 800bdae:	eb00 0904 	add.w	r9, r0, r4
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	4630      	mov	r0, r6
 800bdb8:	4639      	mov	r1, r7
 800bdba:	f7f4 fead 	bl	8000b18 <__aeabi_dcmpeq>
 800bdbe:	b108      	cbz	r0, 800bdc4 <__cvt+0x7c>
 800bdc0:	f8cd 900c 	str.w	r9, [sp, #12]
 800bdc4:	2230      	movs	r2, #48	@ 0x30
 800bdc6:	9b03      	ldr	r3, [sp, #12]
 800bdc8:	454b      	cmp	r3, r9
 800bdca:	d31e      	bcc.n	800be0a <__cvt+0xc2>
 800bdcc:	9b03      	ldr	r3, [sp, #12]
 800bdce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdd0:	1b5b      	subs	r3, r3, r5
 800bdd2:	4628      	mov	r0, r5
 800bdd4:	6013      	str	r3, [r2, #0]
 800bdd6:	b004      	add	sp, #16
 800bdd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bddc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bde0:	eb00 0904 	add.w	r9, r0, r4
 800bde4:	d1e5      	bne.n	800bdb2 <__cvt+0x6a>
 800bde6:	7803      	ldrb	r3, [r0, #0]
 800bde8:	2b30      	cmp	r3, #48	@ 0x30
 800bdea:	d10a      	bne.n	800be02 <__cvt+0xba>
 800bdec:	2200      	movs	r2, #0
 800bdee:	2300      	movs	r3, #0
 800bdf0:	4630      	mov	r0, r6
 800bdf2:	4639      	mov	r1, r7
 800bdf4:	f7f4 fe90 	bl	8000b18 <__aeabi_dcmpeq>
 800bdf8:	b918      	cbnz	r0, 800be02 <__cvt+0xba>
 800bdfa:	f1c4 0401 	rsb	r4, r4, #1
 800bdfe:	f8ca 4000 	str.w	r4, [sl]
 800be02:	f8da 3000 	ldr.w	r3, [sl]
 800be06:	4499      	add	r9, r3
 800be08:	e7d3      	b.n	800bdb2 <__cvt+0x6a>
 800be0a:	1c59      	adds	r1, r3, #1
 800be0c:	9103      	str	r1, [sp, #12]
 800be0e:	701a      	strb	r2, [r3, #0]
 800be10:	e7d9      	b.n	800bdc6 <__cvt+0x7e>

0800be12 <__exponent>:
 800be12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be14:	2900      	cmp	r1, #0
 800be16:	bfba      	itte	lt
 800be18:	4249      	neglt	r1, r1
 800be1a:	232d      	movlt	r3, #45	@ 0x2d
 800be1c:	232b      	movge	r3, #43	@ 0x2b
 800be1e:	2909      	cmp	r1, #9
 800be20:	7002      	strb	r2, [r0, #0]
 800be22:	7043      	strb	r3, [r0, #1]
 800be24:	dd29      	ble.n	800be7a <__exponent+0x68>
 800be26:	f10d 0307 	add.w	r3, sp, #7
 800be2a:	461d      	mov	r5, r3
 800be2c:	270a      	movs	r7, #10
 800be2e:	461a      	mov	r2, r3
 800be30:	fbb1 f6f7 	udiv	r6, r1, r7
 800be34:	fb07 1416 	mls	r4, r7, r6, r1
 800be38:	3430      	adds	r4, #48	@ 0x30
 800be3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800be3e:	460c      	mov	r4, r1
 800be40:	2c63      	cmp	r4, #99	@ 0x63
 800be42:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800be46:	4631      	mov	r1, r6
 800be48:	dcf1      	bgt.n	800be2e <__exponent+0x1c>
 800be4a:	3130      	adds	r1, #48	@ 0x30
 800be4c:	1e94      	subs	r4, r2, #2
 800be4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800be52:	1c41      	adds	r1, r0, #1
 800be54:	4623      	mov	r3, r4
 800be56:	42ab      	cmp	r3, r5
 800be58:	d30a      	bcc.n	800be70 <__exponent+0x5e>
 800be5a:	f10d 0309 	add.w	r3, sp, #9
 800be5e:	1a9b      	subs	r3, r3, r2
 800be60:	42ac      	cmp	r4, r5
 800be62:	bf88      	it	hi
 800be64:	2300      	movhi	r3, #0
 800be66:	3302      	adds	r3, #2
 800be68:	4403      	add	r3, r0
 800be6a:	1a18      	subs	r0, r3, r0
 800be6c:	b003      	add	sp, #12
 800be6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be70:	f813 6b01 	ldrb.w	r6, [r3], #1
 800be74:	f801 6f01 	strb.w	r6, [r1, #1]!
 800be78:	e7ed      	b.n	800be56 <__exponent+0x44>
 800be7a:	2330      	movs	r3, #48	@ 0x30
 800be7c:	3130      	adds	r1, #48	@ 0x30
 800be7e:	7083      	strb	r3, [r0, #2]
 800be80:	70c1      	strb	r1, [r0, #3]
 800be82:	1d03      	adds	r3, r0, #4
 800be84:	e7f1      	b.n	800be6a <__exponent+0x58>
	...

0800be88 <_printf_float>:
 800be88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be8c:	b08d      	sub	sp, #52	@ 0x34
 800be8e:	460c      	mov	r4, r1
 800be90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800be94:	4616      	mov	r6, r2
 800be96:	461f      	mov	r7, r3
 800be98:	4605      	mov	r5, r0
 800be9a:	f000 fd37 	bl	800c90c <_localeconv_r>
 800be9e:	6803      	ldr	r3, [r0, #0]
 800bea0:	9304      	str	r3, [sp, #16]
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7f4 fa0c 	bl	80002c0 <strlen>
 800bea8:	2300      	movs	r3, #0
 800beaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800beac:	f8d8 3000 	ldr.w	r3, [r8]
 800beb0:	9005      	str	r0, [sp, #20]
 800beb2:	3307      	adds	r3, #7
 800beb4:	f023 0307 	bic.w	r3, r3, #7
 800beb8:	f103 0208 	add.w	r2, r3, #8
 800bebc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bec0:	f8d4 b000 	ldr.w	fp, [r4]
 800bec4:	f8c8 2000 	str.w	r2, [r8]
 800bec8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800becc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bed0:	9307      	str	r3, [sp, #28]
 800bed2:	f8cd 8018 	str.w	r8, [sp, #24]
 800bed6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800beda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bede:	4b9c      	ldr	r3, [pc, #624]	@ (800c150 <_printf_float+0x2c8>)
 800bee0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bee4:	f7f4 fe4a 	bl	8000b7c <__aeabi_dcmpun>
 800bee8:	bb70      	cbnz	r0, 800bf48 <_printf_float+0xc0>
 800beea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800beee:	4b98      	ldr	r3, [pc, #608]	@ (800c150 <_printf_float+0x2c8>)
 800bef0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bef4:	f7f4 fe24 	bl	8000b40 <__aeabi_dcmple>
 800bef8:	bb30      	cbnz	r0, 800bf48 <_printf_float+0xc0>
 800befa:	2200      	movs	r2, #0
 800befc:	2300      	movs	r3, #0
 800befe:	4640      	mov	r0, r8
 800bf00:	4649      	mov	r1, r9
 800bf02:	f7f4 fe13 	bl	8000b2c <__aeabi_dcmplt>
 800bf06:	b110      	cbz	r0, 800bf0e <_printf_float+0x86>
 800bf08:	232d      	movs	r3, #45	@ 0x2d
 800bf0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf0e:	4a91      	ldr	r2, [pc, #580]	@ (800c154 <_printf_float+0x2cc>)
 800bf10:	4b91      	ldr	r3, [pc, #580]	@ (800c158 <_printf_float+0x2d0>)
 800bf12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bf16:	bf8c      	ite	hi
 800bf18:	4690      	movhi	r8, r2
 800bf1a:	4698      	movls	r8, r3
 800bf1c:	2303      	movs	r3, #3
 800bf1e:	6123      	str	r3, [r4, #16]
 800bf20:	f02b 0304 	bic.w	r3, fp, #4
 800bf24:	6023      	str	r3, [r4, #0]
 800bf26:	f04f 0900 	mov.w	r9, #0
 800bf2a:	9700      	str	r7, [sp, #0]
 800bf2c:	4633      	mov	r3, r6
 800bf2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bf30:	4621      	mov	r1, r4
 800bf32:	4628      	mov	r0, r5
 800bf34:	f000 f9d2 	bl	800c2dc <_printf_common>
 800bf38:	3001      	adds	r0, #1
 800bf3a:	f040 808d 	bne.w	800c058 <_printf_float+0x1d0>
 800bf3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bf42:	b00d      	add	sp, #52	@ 0x34
 800bf44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf48:	4642      	mov	r2, r8
 800bf4a:	464b      	mov	r3, r9
 800bf4c:	4640      	mov	r0, r8
 800bf4e:	4649      	mov	r1, r9
 800bf50:	f7f4 fe14 	bl	8000b7c <__aeabi_dcmpun>
 800bf54:	b140      	cbz	r0, 800bf68 <_printf_float+0xe0>
 800bf56:	464b      	mov	r3, r9
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	bfbc      	itt	lt
 800bf5c:	232d      	movlt	r3, #45	@ 0x2d
 800bf5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bf62:	4a7e      	ldr	r2, [pc, #504]	@ (800c15c <_printf_float+0x2d4>)
 800bf64:	4b7e      	ldr	r3, [pc, #504]	@ (800c160 <_printf_float+0x2d8>)
 800bf66:	e7d4      	b.n	800bf12 <_printf_float+0x8a>
 800bf68:	6863      	ldr	r3, [r4, #4]
 800bf6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bf6e:	9206      	str	r2, [sp, #24]
 800bf70:	1c5a      	adds	r2, r3, #1
 800bf72:	d13b      	bne.n	800bfec <_printf_float+0x164>
 800bf74:	2306      	movs	r3, #6
 800bf76:	6063      	str	r3, [r4, #4]
 800bf78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	6022      	str	r2, [r4, #0]
 800bf80:	9303      	str	r3, [sp, #12]
 800bf82:	ab0a      	add	r3, sp, #40	@ 0x28
 800bf84:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bf88:	ab09      	add	r3, sp, #36	@ 0x24
 800bf8a:	9300      	str	r3, [sp, #0]
 800bf8c:	6861      	ldr	r1, [r4, #4]
 800bf8e:	ec49 8b10 	vmov	d0, r8, r9
 800bf92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bf96:	4628      	mov	r0, r5
 800bf98:	f7ff fed6 	bl	800bd48 <__cvt>
 800bf9c:	9b06      	ldr	r3, [sp, #24]
 800bf9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bfa0:	2b47      	cmp	r3, #71	@ 0x47
 800bfa2:	4680      	mov	r8, r0
 800bfa4:	d129      	bne.n	800bffa <_printf_float+0x172>
 800bfa6:	1cc8      	adds	r0, r1, #3
 800bfa8:	db02      	blt.n	800bfb0 <_printf_float+0x128>
 800bfaa:	6863      	ldr	r3, [r4, #4]
 800bfac:	4299      	cmp	r1, r3
 800bfae:	dd41      	ble.n	800c034 <_printf_float+0x1ac>
 800bfb0:	f1aa 0a02 	sub.w	sl, sl, #2
 800bfb4:	fa5f fa8a 	uxtb.w	sl, sl
 800bfb8:	3901      	subs	r1, #1
 800bfba:	4652      	mov	r2, sl
 800bfbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bfc0:	9109      	str	r1, [sp, #36]	@ 0x24
 800bfc2:	f7ff ff26 	bl	800be12 <__exponent>
 800bfc6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bfc8:	1813      	adds	r3, r2, r0
 800bfca:	2a01      	cmp	r2, #1
 800bfcc:	4681      	mov	r9, r0
 800bfce:	6123      	str	r3, [r4, #16]
 800bfd0:	dc02      	bgt.n	800bfd8 <_printf_float+0x150>
 800bfd2:	6822      	ldr	r2, [r4, #0]
 800bfd4:	07d2      	lsls	r2, r2, #31
 800bfd6:	d501      	bpl.n	800bfdc <_printf_float+0x154>
 800bfd8:	3301      	adds	r3, #1
 800bfda:	6123      	str	r3, [r4, #16]
 800bfdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d0a2      	beq.n	800bf2a <_printf_float+0xa2>
 800bfe4:	232d      	movs	r3, #45	@ 0x2d
 800bfe6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfea:	e79e      	b.n	800bf2a <_printf_float+0xa2>
 800bfec:	9a06      	ldr	r2, [sp, #24]
 800bfee:	2a47      	cmp	r2, #71	@ 0x47
 800bff0:	d1c2      	bne.n	800bf78 <_printf_float+0xf0>
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d1c0      	bne.n	800bf78 <_printf_float+0xf0>
 800bff6:	2301      	movs	r3, #1
 800bff8:	e7bd      	b.n	800bf76 <_printf_float+0xee>
 800bffa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bffe:	d9db      	bls.n	800bfb8 <_printf_float+0x130>
 800c000:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c004:	d118      	bne.n	800c038 <_printf_float+0x1b0>
 800c006:	2900      	cmp	r1, #0
 800c008:	6863      	ldr	r3, [r4, #4]
 800c00a:	dd0b      	ble.n	800c024 <_printf_float+0x19c>
 800c00c:	6121      	str	r1, [r4, #16]
 800c00e:	b913      	cbnz	r3, 800c016 <_printf_float+0x18e>
 800c010:	6822      	ldr	r2, [r4, #0]
 800c012:	07d0      	lsls	r0, r2, #31
 800c014:	d502      	bpl.n	800c01c <_printf_float+0x194>
 800c016:	3301      	adds	r3, #1
 800c018:	440b      	add	r3, r1
 800c01a:	6123      	str	r3, [r4, #16]
 800c01c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c01e:	f04f 0900 	mov.w	r9, #0
 800c022:	e7db      	b.n	800bfdc <_printf_float+0x154>
 800c024:	b913      	cbnz	r3, 800c02c <_printf_float+0x1a4>
 800c026:	6822      	ldr	r2, [r4, #0]
 800c028:	07d2      	lsls	r2, r2, #31
 800c02a:	d501      	bpl.n	800c030 <_printf_float+0x1a8>
 800c02c:	3302      	adds	r3, #2
 800c02e:	e7f4      	b.n	800c01a <_printf_float+0x192>
 800c030:	2301      	movs	r3, #1
 800c032:	e7f2      	b.n	800c01a <_printf_float+0x192>
 800c034:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c038:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c03a:	4299      	cmp	r1, r3
 800c03c:	db05      	blt.n	800c04a <_printf_float+0x1c2>
 800c03e:	6823      	ldr	r3, [r4, #0]
 800c040:	6121      	str	r1, [r4, #16]
 800c042:	07d8      	lsls	r0, r3, #31
 800c044:	d5ea      	bpl.n	800c01c <_printf_float+0x194>
 800c046:	1c4b      	adds	r3, r1, #1
 800c048:	e7e7      	b.n	800c01a <_printf_float+0x192>
 800c04a:	2900      	cmp	r1, #0
 800c04c:	bfd4      	ite	le
 800c04e:	f1c1 0202 	rsble	r2, r1, #2
 800c052:	2201      	movgt	r2, #1
 800c054:	4413      	add	r3, r2
 800c056:	e7e0      	b.n	800c01a <_printf_float+0x192>
 800c058:	6823      	ldr	r3, [r4, #0]
 800c05a:	055a      	lsls	r2, r3, #21
 800c05c:	d407      	bmi.n	800c06e <_printf_float+0x1e6>
 800c05e:	6923      	ldr	r3, [r4, #16]
 800c060:	4642      	mov	r2, r8
 800c062:	4631      	mov	r1, r6
 800c064:	4628      	mov	r0, r5
 800c066:	47b8      	blx	r7
 800c068:	3001      	adds	r0, #1
 800c06a:	d12b      	bne.n	800c0c4 <_printf_float+0x23c>
 800c06c:	e767      	b.n	800bf3e <_printf_float+0xb6>
 800c06e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c072:	f240 80dd 	bls.w	800c230 <_printf_float+0x3a8>
 800c076:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c07a:	2200      	movs	r2, #0
 800c07c:	2300      	movs	r3, #0
 800c07e:	f7f4 fd4b 	bl	8000b18 <__aeabi_dcmpeq>
 800c082:	2800      	cmp	r0, #0
 800c084:	d033      	beq.n	800c0ee <_printf_float+0x266>
 800c086:	4a37      	ldr	r2, [pc, #220]	@ (800c164 <_printf_float+0x2dc>)
 800c088:	2301      	movs	r3, #1
 800c08a:	4631      	mov	r1, r6
 800c08c:	4628      	mov	r0, r5
 800c08e:	47b8      	blx	r7
 800c090:	3001      	adds	r0, #1
 800c092:	f43f af54 	beq.w	800bf3e <_printf_float+0xb6>
 800c096:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c09a:	4543      	cmp	r3, r8
 800c09c:	db02      	blt.n	800c0a4 <_printf_float+0x21c>
 800c09e:	6823      	ldr	r3, [r4, #0]
 800c0a0:	07d8      	lsls	r0, r3, #31
 800c0a2:	d50f      	bpl.n	800c0c4 <_printf_float+0x23c>
 800c0a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0a8:	4631      	mov	r1, r6
 800c0aa:	4628      	mov	r0, r5
 800c0ac:	47b8      	blx	r7
 800c0ae:	3001      	adds	r0, #1
 800c0b0:	f43f af45 	beq.w	800bf3e <_printf_float+0xb6>
 800c0b4:	f04f 0900 	mov.w	r9, #0
 800c0b8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c0bc:	f104 0a1a 	add.w	sl, r4, #26
 800c0c0:	45c8      	cmp	r8, r9
 800c0c2:	dc09      	bgt.n	800c0d8 <_printf_float+0x250>
 800c0c4:	6823      	ldr	r3, [r4, #0]
 800c0c6:	079b      	lsls	r3, r3, #30
 800c0c8:	f100 8103 	bmi.w	800c2d2 <_printf_float+0x44a>
 800c0cc:	68e0      	ldr	r0, [r4, #12]
 800c0ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0d0:	4298      	cmp	r0, r3
 800c0d2:	bfb8      	it	lt
 800c0d4:	4618      	movlt	r0, r3
 800c0d6:	e734      	b.n	800bf42 <_printf_float+0xba>
 800c0d8:	2301      	movs	r3, #1
 800c0da:	4652      	mov	r2, sl
 800c0dc:	4631      	mov	r1, r6
 800c0de:	4628      	mov	r0, r5
 800c0e0:	47b8      	blx	r7
 800c0e2:	3001      	adds	r0, #1
 800c0e4:	f43f af2b 	beq.w	800bf3e <_printf_float+0xb6>
 800c0e8:	f109 0901 	add.w	r9, r9, #1
 800c0ec:	e7e8      	b.n	800c0c0 <_printf_float+0x238>
 800c0ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	dc39      	bgt.n	800c168 <_printf_float+0x2e0>
 800c0f4:	4a1b      	ldr	r2, [pc, #108]	@ (800c164 <_printf_float+0x2dc>)
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	4631      	mov	r1, r6
 800c0fa:	4628      	mov	r0, r5
 800c0fc:	47b8      	blx	r7
 800c0fe:	3001      	adds	r0, #1
 800c100:	f43f af1d 	beq.w	800bf3e <_printf_float+0xb6>
 800c104:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c108:	ea59 0303 	orrs.w	r3, r9, r3
 800c10c:	d102      	bne.n	800c114 <_printf_float+0x28c>
 800c10e:	6823      	ldr	r3, [r4, #0]
 800c110:	07d9      	lsls	r1, r3, #31
 800c112:	d5d7      	bpl.n	800c0c4 <_printf_float+0x23c>
 800c114:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c118:	4631      	mov	r1, r6
 800c11a:	4628      	mov	r0, r5
 800c11c:	47b8      	blx	r7
 800c11e:	3001      	adds	r0, #1
 800c120:	f43f af0d 	beq.w	800bf3e <_printf_float+0xb6>
 800c124:	f04f 0a00 	mov.w	sl, #0
 800c128:	f104 0b1a 	add.w	fp, r4, #26
 800c12c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c12e:	425b      	negs	r3, r3
 800c130:	4553      	cmp	r3, sl
 800c132:	dc01      	bgt.n	800c138 <_printf_float+0x2b0>
 800c134:	464b      	mov	r3, r9
 800c136:	e793      	b.n	800c060 <_printf_float+0x1d8>
 800c138:	2301      	movs	r3, #1
 800c13a:	465a      	mov	r2, fp
 800c13c:	4631      	mov	r1, r6
 800c13e:	4628      	mov	r0, r5
 800c140:	47b8      	blx	r7
 800c142:	3001      	adds	r0, #1
 800c144:	f43f aefb 	beq.w	800bf3e <_printf_float+0xb6>
 800c148:	f10a 0a01 	add.w	sl, sl, #1
 800c14c:	e7ee      	b.n	800c12c <_printf_float+0x2a4>
 800c14e:	bf00      	nop
 800c150:	7fefffff 	.word	0x7fefffff
 800c154:	0801d0a8 	.word	0x0801d0a8
 800c158:	0801d0a4 	.word	0x0801d0a4
 800c15c:	0801d0b0 	.word	0x0801d0b0
 800c160:	0801d0ac 	.word	0x0801d0ac
 800c164:	0801d0b4 	.word	0x0801d0b4
 800c168:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c16a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c16e:	4553      	cmp	r3, sl
 800c170:	bfa8      	it	ge
 800c172:	4653      	movge	r3, sl
 800c174:	2b00      	cmp	r3, #0
 800c176:	4699      	mov	r9, r3
 800c178:	dc36      	bgt.n	800c1e8 <_printf_float+0x360>
 800c17a:	f04f 0b00 	mov.w	fp, #0
 800c17e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c182:	f104 021a 	add.w	r2, r4, #26
 800c186:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c188:	9306      	str	r3, [sp, #24]
 800c18a:	eba3 0309 	sub.w	r3, r3, r9
 800c18e:	455b      	cmp	r3, fp
 800c190:	dc31      	bgt.n	800c1f6 <_printf_float+0x36e>
 800c192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c194:	459a      	cmp	sl, r3
 800c196:	dc3a      	bgt.n	800c20e <_printf_float+0x386>
 800c198:	6823      	ldr	r3, [r4, #0]
 800c19a:	07da      	lsls	r2, r3, #31
 800c19c:	d437      	bmi.n	800c20e <_printf_float+0x386>
 800c19e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1a0:	ebaa 0903 	sub.w	r9, sl, r3
 800c1a4:	9b06      	ldr	r3, [sp, #24]
 800c1a6:	ebaa 0303 	sub.w	r3, sl, r3
 800c1aa:	4599      	cmp	r9, r3
 800c1ac:	bfa8      	it	ge
 800c1ae:	4699      	movge	r9, r3
 800c1b0:	f1b9 0f00 	cmp.w	r9, #0
 800c1b4:	dc33      	bgt.n	800c21e <_printf_float+0x396>
 800c1b6:	f04f 0800 	mov.w	r8, #0
 800c1ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c1be:	f104 0b1a 	add.w	fp, r4, #26
 800c1c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1c4:	ebaa 0303 	sub.w	r3, sl, r3
 800c1c8:	eba3 0309 	sub.w	r3, r3, r9
 800c1cc:	4543      	cmp	r3, r8
 800c1ce:	f77f af79 	ble.w	800c0c4 <_printf_float+0x23c>
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	465a      	mov	r2, fp
 800c1d6:	4631      	mov	r1, r6
 800c1d8:	4628      	mov	r0, r5
 800c1da:	47b8      	blx	r7
 800c1dc:	3001      	adds	r0, #1
 800c1de:	f43f aeae 	beq.w	800bf3e <_printf_float+0xb6>
 800c1e2:	f108 0801 	add.w	r8, r8, #1
 800c1e6:	e7ec      	b.n	800c1c2 <_printf_float+0x33a>
 800c1e8:	4642      	mov	r2, r8
 800c1ea:	4631      	mov	r1, r6
 800c1ec:	4628      	mov	r0, r5
 800c1ee:	47b8      	blx	r7
 800c1f0:	3001      	adds	r0, #1
 800c1f2:	d1c2      	bne.n	800c17a <_printf_float+0x2f2>
 800c1f4:	e6a3      	b.n	800bf3e <_printf_float+0xb6>
 800c1f6:	2301      	movs	r3, #1
 800c1f8:	4631      	mov	r1, r6
 800c1fa:	4628      	mov	r0, r5
 800c1fc:	9206      	str	r2, [sp, #24]
 800c1fe:	47b8      	blx	r7
 800c200:	3001      	adds	r0, #1
 800c202:	f43f ae9c 	beq.w	800bf3e <_printf_float+0xb6>
 800c206:	9a06      	ldr	r2, [sp, #24]
 800c208:	f10b 0b01 	add.w	fp, fp, #1
 800c20c:	e7bb      	b.n	800c186 <_printf_float+0x2fe>
 800c20e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c212:	4631      	mov	r1, r6
 800c214:	4628      	mov	r0, r5
 800c216:	47b8      	blx	r7
 800c218:	3001      	adds	r0, #1
 800c21a:	d1c0      	bne.n	800c19e <_printf_float+0x316>
 800c21c:	e68f      	b.n	800bf3e <_printf_float+0xb6>
 800c21e:	9a06      	ldr	r2, [sp, #24]
 800c220:	464b      	mov	r3, r9
 800c222:	4442      	add	r2, r8
 800c224:	4631      	mov	r1, r6
 800c226:	4628      	mov	r0, r5
 800c228:	47b8      	blx	r7
 800c22a:	3001      	adds	r0, #1
 800c22c:	d1c3      	bne.n	800c1b6 <_printf_float+0x32e>
 800c22e:	e686      	b.n	800bf3e <_printf_float+0xb6>
 800c230:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c234:	f1ba 0f01 	cmp.w	sl, #1
 800c238:	dc01      	bgt.n	800c23e <_printf_float+0x3b6>
 800c23a:	07db      	lsls	r3, r3, #31
 800c23c:	d536      	bpl.n	800c2ac <_printf_float+0x424>
 800c23e:	2301      	movs	r3, #1
 800c240:	4642      	mov	r2, r8
 800c242:	4631      	mov	r1, r6
 800c244:	4628      	mov	r0, r5
 800c246:	47b8      	blx	r7
 800c248:	3001      	adds	r0, #1
 800c24a:	f43f ae78 	beq.w	800bf3e <_printf_float+0xb6>
 800c24e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c252:	4631      	mov	r1, r6
 800c254:	4628      	mov	r0, r5
 800c256:	47b8      	blx	r7
 800c258:	3001      	adds	r0, #1
 800c25a:	f43f ae70 	beq.w	800bf3e <_printf_float+0xb6>
 800c25e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c262:	2200      	movs	r2, #0
 800c264:	2300      	movs	r3, #0
 800c266:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c26a:	f7f4 fc55 	bl	8000b18 <__aeabi_dcmpeq>
 800c26e:	b9c0      	cbnz	r0, 800c2a2 <_printf_float+0x41a>
 800c270:	4653      	mov	r3, sl
 800c272:	f108 0201 	add.w	r2, r8, #1
 800c276:	4631      	mov	r1, r6
 800c278:	4628      	mov	r0, r5
 800c27a:	47b8      	blx	r7
 800c27c:	3001      	adds	r0, #1
 800c27e:	d10c      	bne.n	800c29a <_printf_float+0x412>
 800c280:	e65d      	b.n	800bf3e <_printf_float+0xb6>
 800c282:	2301      	movs	r3, #1
 800c284:	465a      	mov	r2, fp
 800c286:	4631      	mov	r1, r6
 800c288:	4628      	mov	r0, r5
 800c28a:	47b8      	blx	r7
 800c28c:	3001      	adds	r0, #1
 800c28e:	f43f ae56 	beq.w	800bf3e <_printf_float+0xb6>
 800c292:	f108 0801 	add.w	r8, r8, #1
 800c296:	45d0      	cmp	r8, sl
 800c298:	dbf3      	blt.n	800c282 <_printf_float+0x3fa>
 800c29a:	464b      	mov	r3, r9
 800c29c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c2a0:	e6df      	b.n	800c062 <_printf_float+0x1da>
 800c2a2:	f04f 0800 	mov.w	r8, #0
 800c2a6:	f104 0b1a 	add.w	fp, r4, #26
 800c2aa:	e7f4      	b.n	800c296 <_printf_float+0x40e>
 800c2ac:	2301      	movs	r3, #1
 800c2ae:	4642      	mov	r2, r8
 800c2b0:	e7e1      	b.n	800c276 <_printf_float+0x3ee>
 800c2b2:	2301      	movs	r3, #1
 800c2b4:	464a      	mov	r2, r9
 800c2b6:	4631      	mov	r1, r6
 800c2b8:	4628      	mov	r0, r5
 800c2ba:	47b8      	blx	r7
 800c2bc:	3001      	adds	r0, #1
 800c2be:	f43f ae3e 	beq.w	800bf3e <_printf_float+0xb6>
 800c2c2:	f108 0801 	add.w	r8, r8, #1
 800c2c6:	68e3      	ldr	r3, [r4, #12]
 800c2c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c2ca:	1a5b      	subs	r3, r3, r1
 800c2cc:	4543      	cmp	r3, r8
 800c2ce:	dcf0      	bgt.n	800c2b2 <_printf_float+0x42a>
 800c2d0:	e6fc      	b.n	800c0cc <_printf_float+0x244>
 800c2d2:	f04f 0800 	mov.w	r8, #0
 800c2d6:	f104 0919 	add.w	r9, r4, #25
 800c2da:	e7f4      	b.n	800c2c6 <_printf_float+0x43e>

0800c2dc <_printf_common>:
 800c2dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2e0:	4616      	mov	r6, r2
 800c2e2:	4698      	mov	r8, r3
 800c2e4:	688a      	ldr	r2, [r1, #8]
 800c2e6:	690b      	ldr	r3, [r1, #16]
 800c2e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c2ec:	4293      	cmp	r3, r2
 800c2ee:	bfb8      	it	lt
 800c2f0:	4613      	movlt	r3, r2
 800c2f2:	6033      	str	r3, [r6, #0]
 800c2f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c2f8:	4607      	mov	r7, r0
 800c2fa:	460c      	mov	r4, r1
 800c2fc:	b10a      	cbz	r2, 800c302 <_printf_common+0x26>
 800c2fe:	3301      	adds	r3, #1
 800c300:	6033      	str	r3, [r6, #0]
 800c302:	6823      	ldr	r3, [r4, #0]
 800c304:	0699      	lsls	r1, r3, #26
 800c306:	bf42      	ittt	mi
 800c308:	6833      	ldrmi	r3, [r6, #0]
 800c30a:	3302      	addmi	r3, #2
 800c30c:	6033      	strmi	r3, [r6, #0]
 800c30e:	6825      	ldr	r5, [r4, #0]
 800c310:	f015 0506 	ands.w	r5, r5, #6
 800c314:	d106      	bne.n	800c324 <_printf_common+0x48>
 800c316:	f104 0a19 	add.w	sl, r4, #25
 800c31a:	68e3      	ldr	r3, [r4, #12]
 800c31c:	6832      	ldr	r2, [r6, #0]
 800c31e:	1a9b      	subs	r3, r3, r2
 800c320:	42ab      	cmp	r3, r5
 800c322:	dc26      	bgt.n	800c372 <_printf_common+0x96>
 800c324:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c328:	6822      	ldr	r2, [r4, #0]
 800c32a:	3b00      	subs	r3, #0
 800c32c:	bf18      	it	ne
 800c32e:	2301      	movne	r3, #1
 800c330:	0692      	lsls	r2, r2, #26
 800c332:	d42b      	bmi.n	800c38c <_printf_common+0xb0>
 800c334:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c338:	4641      	mov	r1, r8
 800c33a:	4638      	mov	r0, r7
 800c33c:	47c8      	blx	r9
 800c33e:	3001      	adds	r0, #1
 800c340:	d01e      	beq.n	800c380 <_printf_common+0xa4>
 800c342:	6823      	ldr	r3, [r4, #0]
 800c344:	6922      	ldr	r2, [r4, #16]
 800c346:	f003 0306 	and.w	r3, r3, #6
 800c34a:	2b04      	cmp	r3, #4
 800c34c:	bf02      	ittt	eq
 800c34e:	68e5      	ldreq	r5, [r4, #12]
 800c350:	6833      	ldreq	r3, [r6, #0]
 800c352:	1aed      	subeq	r5, r5, r3
 800c354:	68a3      	ldr	r3, [r4, #8]
 800c356:	bf0c      	ite	eq
 800c358:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c35c:	2500      	movne	r5, #0
 800c35e:	4293      	cmp	r3, r2
 800c360:	bfc4      	itt	gt
 800c362:	1a9b      	subgt	r3, r3, r2
 800c364:	18ed      	addgt	r5, r5, r3
 800c366:	2600      	movs	r6, #0
 800c368:	341a      	adds	r4, #26
 800c36a:	42b5      	cmp	r5, r6
 800c36c:	d11a      	bne.n	800c3a4 <_printf_common+0xc8>
 800c36e:	2000      	movs	r0, #0
 800c370:	e008      	b.n	800c384 <_printf_common+0xa8>
 800c372:	2301      	movs	r3, #1
 800c374:	4652      	mov	r2, sl
 800c376:	4641      	mov	r1, r8
 800c378:	4638      	mov	r0, r7
 800c37a:	47c8      	blx	r9
 800c37c:	3001      	adds	r0, #1
 800c37e:	d103      	bne.n	800c388 <_printf_common+0xac>
 800c380:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c388:	3501      	adds	r5, #1
 800c38a:	e7c6      	b.n	800c31a <_printf_common+0x3e>
 800c38c:	18e1      	adds	r1, r4, r3
 800c38e:	1c5a      	adds	r2, r3, #1
 800c390:	2030      	movs	r0, #48	@ 0x30
 800c392:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c396:	4422      	add	r2, r4
 800c398:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c39c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c3a0:	3302      	adds	r3, #2
 800c3a2:	e7c7      	b.n	800c334 <_printf_common+0x58>
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	4622      	mov	r2, r4
 800c3a8:	4641      	mov	r1, r8
 800c3aa:	4638      	mov	r0, r7
 800c3ac:	47c8      	blx	r9
 800c3ae:	3001      	adds	r0, #1
 800c3b0:	d0e6      	beq.n	800c380 <_printf_common+0xa4>
 800c3b2:	3601      	adds	r6, #1
 800c3b4:	e7d9      	b.n	800c36a <_printf_common+0x8e>
	...

0800c3b8 <_printf_i>:
 800c3b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3bc:	7e0f      	ldrb	r7, [r1, #24]
 800c3be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c3c0:	2f78      	cmp	r7, #120	@ 0x78
 800c3c2:	4691      	mov	r9, r2
 800c3c4:	4680      	mov	r8, r0
 800c3c6:	460c      	mov	r4, r1
 800c3c8:	469a      	mov	sl, r3
 800c3ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c3ce:	d807      	bhi.n	800c3e0 <_printf_i+0x28>
 800c3d0:	2f62      	cmp	r7, #98	@ 0x62
 800c3d2:	d80a      	bhi.n	800c3ea <_printf_i+0x32>
 800c3d4:	2f00      	cmp	r7, #0
 800c3d6:	f000 80d1 	beq.w	800c57c <_printf_i+0x1c4>
 800c3da:	2f58      	cmp	r7, #88	@ 0x58
 800c3dc:	f000 80b8 	beq.w	800c550 <_printf_i+0x198>
 800c3e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c3e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c3e8:	e03a      	b.n	800c460 <_printf_i+0xa8>
 800c3ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c3ee:	2b15      	cmp	r3, #21
 800c3f0:	d8f6      	bhi.n	800c3e0 <_printf_i+0x28>
 800c3f2:	a101      	add	r1, pc, #4	@ (adr r1, 800c3f8 <_printf_i+0x40>)
 800c3f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c3f8:	0800c451 	.word	0x0800c451
 800c3fc:	0800c465 	.word	0x0800c465
 800c400:	0800c3e1 	.word	0x0800c3e1
 800c404:	0800c3e1 	.word	0x0800c3e1
 800c408:	0800c3e1 	.word	0x0800c3e1
 800c40c:	0800c3e1 	.word	0x0800c3e1
 800c410:	0800c465 	.word	0x0800c465
 800c414:	0800c3e1 	.word	0x0800c3e1
 800c418:	0800c3e1 	.word	0x0800c3e1
 800c41c:	0800c3e1 	.word	0x0800c3e1
 800c420:	0800c3e1 	.word	0x0800c3e1
 800c424:	0800c563 	.word	0x0800c563
 800c428:	0800c48f 	.word	0x0800c48f
 800c42c:	0800c51d 	.word	0x0800c51d
 800c430:	0800c3e1 	.word	0x0800c3e1
 800c434:	0800c3e1 	.word	0x0800c3e1
 800c438:	0800c585 	.word	0x0800c585
 800c43c:	0800c3e1 	.word	0x0800c3e1
 800c440:	0800c48f 	.word	0x0800c48f
 800c444:	0800c3e1 	.word	0x0800c3e1
 800c448:	0800c3e1 	.word	0x0800c3e1
 800c44c:	0800c525 	.word	0x0800c525
 800c450:	6833      	ldr	r3, [r6, #0]
 800c452:	1d1a      	adds	r2, r3, #4
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	6032      	str	r2, [r6, #0]
 800c458:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c45c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c460:	2301      	movs	r3, #1
 800c462:	e09c      	b.n	800c59e <_printf_i+0x1e6>
 800c464:	6833      	ldr	r3, [r6, #0]
 800c466:	6820      	ldr	r0, [r4, #0]
 800c468:	1d19      	adds	r1, r3, #4
 800c46a:	6031      	str	r1, [r6, #0]
 800c46c:	0606      	lsls	r6, r0, #24
 800c46e:	d501      	bpl.n	800c474 <_printf_i+0xbc>
 800c470:	681d      	ldr	r5, [r3, #0]
 800c472:	e003      	b.n	800c47c <_printf_i+0xc4>
 800c474:	0645      	lsls	r5, r0, #25
 800c476:	d5fb      	bpl.n	800c470 <_printf_i+0xb8>
 800c478:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c47c:	2d00      	cmp	r5, #0
 800c47e:	da03      	bge.n	800c488 <_printf_i+0xd0>
 800c480:	232d      	movs	r3, #45	@ 0x2d
 800c482:	426d      	negs	r5, r5
 800c484:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c488:	4858      	ldr	r0, [pc, #352]	@ (800c5ec <_printf_i+0x234>)
 800c48a:	230a      	movs	r3, #10
 800c48c:	e011      	b.n	800c4b2 <_printf_i+0xfa>
 800c48e:	6821      	ldr	r1, [r4, #0]
 800c490:	6833      	ldr	r3, [r6, #0]
 800c492:	0608      	lsls	r0, r1, #24
 800c494:	f853 5b04 	ldr.w	r5, [r3], #4
 800c498:	d402      	bmi.n	800c4a0 <_printf_i+0xe8>
 800c49a:	0649      	lsls	r1, r1, #25
 800c49c:	bf48      	it	mi
 800c49e:	b2ad      	uxthmi	r5, r5
 800c4a0:	2f6f      	cmp	r7, #111	@ 0x6f
 800c4a2:	4852      	ldr	r0, [pc, #328]	@ (800c5ec <_printf_i+0x234>)
 800c4a4:	6033      	str	r3, [r6, #0]
 800c4a6:	bf14      	ite	ne
 800c4a8:	230a      	movne	r3, #10
 800c4aa:	2308      	moveq	r3, #8
 800c4ac:	2100      	movs	r1, #0
 800c4ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c4b2:	6866      	ldr	r6, [r4, #4]
 800c4b4:	60a6      	str	r6, [r4, #8]
 800c4b6:	2e00      	cmp	r6, #0
 800c4b8:	db05      	blt.n	800c4c6 <_printf_i+0x10e>
 800c4ba:	6821      	ldr	r1, [r4, #0]
 800c4bc:	432e      	orrs	r6, r5
 800c4be:	f021 0104 	bic.w	r1, r1, #4
 800c4c2:	6021      	str	r1, [r4, #0]
 800c4c4:	d04b      	beq.n	800c55e <_printf_i+0x1a6>
 800c4c6:	4616      	mov	r6, r2
 800c4c8:	fbb5 f1f3 	udiv	r1, r5, r3
 800c4cc:	fb03 5711 	mls	r7, r3, r1, r5
 800c4d0:	5dc7      	ldrb	r7, [r0, r7]
 800c4d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c4d6:	462f      	mov	r7, r5
 800c4d8:	42bb      	cmp	r3, r7
 800c4da:	460d      	mov	r5, r1
 800c4dc:	d9f4      	bls.n	800c4c8 <_printf_i+0x110>
 800c4de:	2b08      	cmp	r3, #8
 800c4e0:	d10b      	bne.n	800c4fa <_printf_i+0x142>
 800c4e2:	6823      	ldr	r3, [r4, #0]
 800c4e4:	07df      	lsls	r7, r3, #31
 800c4e6:	d508      	bpl.n	800c4fa <_printf_i+0x142>
 800c4e8:	6923      	ldr	r3, [r4, #16]
 800c4ea:	6861      	ldr	r1, [r4, #4]
 800c4ec:	4299      	cmp	r1, r3
 800c4ee:	bfde      	ittt	le
 800c4f0:	2330      	movle	r3, #48	@ 0x30
 800c4f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c4f6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c4fa:	1b92      	subs	r2, r2, r6
 800c4fc:	6122      	str	r2, [r4, #16]
 800c4fe:	f8cd a000 	str.w	sl, [sp]
 800c502:	464b      	mov	r3, r9
 800c504:	aa03      	add	r2, sp, #12
 800c506:	4621      	mov	r1, r4
 800c508:	4640      	mov	r0, r8
 800c50a:	f7ff fee7 	bl	800c2dc <_printf_common>
 800c50e:	3001      	adds	r0, #1
 800c510:	d14a      	bne.n	800c5a8 <_printf_i+0x1f0>
 800c512:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c516:	b004      	add	sp, #16
 800c518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c51c:	6823      	ldr	r3, [r4, #0]
 800c51e:	f043 0320 	orr.w	r3, r3, #32
 800c522:	6023      	str	r3, [r4, #0]
 800c524:	4832      	ldr	r0, [pc, #200]	@ (800c5f0 <_printf_i+0x238>)
 800c526:	2778      	movs	r7, #120	@ 0x78
 800c528:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c52c:	6823      	ldr	r3, [r4, #0]
 800c52e:	6831      	ldr	r1, [r6, #0]
 800c530:	061f      	lsls	r7, r3, #24
 800c532:	f851 5b04 	ldr.w	r5, [r1], #4
 800c536:	d402      	bmi.n	800c53e <_printf_i+0x186>
 800c538:	065f      	lsls	r7, r3, #25
 800c53a:	bf48      	it	mi
 800c53c:	b2ad      	uxthmi	r5, r5
 800c53e:	6031      	str	r1, [r6, #0]
 800c540:	07d9      	lsls	r1, r3, #31
 800c542:	bf44      	itt	mi
 800c544:	f043 0320 	orrmi.w	r3, r3, #32
 800c548:	6023      	strmi	r3, [r4, #0]
 800c54a:	b11d      	cbz	r5, 800c554 <_printf_i+0x19c>
 800c54c:	2310      	movs	r3, #16
 800c54e:	e7ad      	b.n	800c4ac <_printf_i+0xf4>
 800c550:	4826      	ldr	r0, [pc, #152]	@ (800c5ec <_printf_i+0x234>)
 800c552:	e7e9      	b.n	800c528 <_printf_i+0x170>
 800c554:	6823      	ldr	r3, [r4, #0]
 800c556:	f023 0320 	bic.w	r3, r3, #32
 800c55a:	6023      	str	r3, [r4, #0]
 800c55c:	e7f6      	b.n	800c54c <_printf_i+0x194>
 800c55e:	4616      	mov	r6, r2
 800c560:	e7bd      	b.n	800c4de <_printf_i+0x126>
 800c562:	6833      	ldr	r3, [r6, #0]
 800c564:	6825      	ldr	r5, [r4, #0]
 800c566:	6961      	ldr	r1, [r4, #20]
 800c568:	1d18      	adds	r0, r3, #4
 800c56a:	6030      	str	r0, [r6, #0]
 800c56c:	062e      	lsls	r6, r5, #24
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	d501      	bpl.n	800c576 <_printf_i+0x1be>
 800c572:	6019      	str	r1, [r3, #0]
 800c574:	e002      	b.n	800c57c <_printf_i+0x1c4>
 800c576:	0668      	lsls	r0, r5, #25
 800c578:	d5fb      	bpl.n	800c572 <_printf_i+0x1ba>
 800c57a:	8019      	strh	r1, [r3, #0]
 800c57c:	2300      	movs	r3, #0
 800c57e:	6123      	str	r3, [r4, #16]
 800c580:	4616      	mov	r6, r2
 800c582:	e7bc      	b.n	800c4fe <_printf_i+0x146>
 800c584:	6833      	ldr	r3, [r6, #0]
 800c586:	1d1a      	adds	r2, r3, #4
 800c588:	6032      	str	r2, [r6, #0]
 800c58a:	681e      	ldr	r6, [r3, #0]
 800c58c:	6862      	ldr	r2, [r4, #4]
 800c58e:	2100      	movs	r1, #0
 800c590:	4630      	mov	r0, r6
 800c592:	f7f3 fe45 	bl	8000220 <memchr>
 800c596:	b108      	cbz	r0, 800c59c <_printf_i+0x1e4>
 800c598:	1b80      	subs	r0, r0, r6
 800c59a:	6060      	str	r0, [r4, #4]
 800c59c:	6863      	ldr	r3, [r4, #4]
 800c59e:	6123      	str	r3, [r4, #16]
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c5a6:	e7aa      	b.n	800c4fe <_printf_i+0x146>
 800c5a8:	6923      	ldr	r3, [r4, #16]
 800c5aa:	4632      	mov	r2, r6
 800c5ac:	4649      	mov	r1, r9
 800c5ae:	4640      	mov	r0, r8
 800c5b0:	47d0      	blx	sl
 800c5b2:	3001      	adds	r0, #1
 800c5b4:	d0ad      	beq.n	800c512 <_printf_i+0x15a>
 800c5b6:	6823      	ldr	r3, [r4, #0]
 800c5b8:	079b      	lsls	r3, r3, #30
 800c5ba:	d413      	bmi.n	800c5e4 <_printf_i+0x22c>
 800c5bc:	68e0      	ldr	r0, [r4, #12]
 800c5be:	9b03      	ldr	r3, [sp, #12]
 800c5c0:	4298      	cmp	r0, r3
 800c5c2:	bfb8      	it	lt
 800c5c4:	4618      	movlt	r0, r3
 800c5c6:	e7a6      	b.n	800c516 <_printf_i+0x15e>
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	4632      	mov	r2, r6
 800c5cc:	4649      	mov	r1, r9
 800c5ce:	4640      	mov	r0, r8
 800c5d0:	47d0      	blx	sl
 800c5d2:	3001      	adds	r0, #1
 800c5d4:	d09d      	beq.n	800c512 <_printf_i+0x15a>
 800c5d6:	3501      	adds	r5, #1
 800c5d8:	68e3      	ldr	r3, [r4, #12]
 800c5da:	9903      	ldr	r1, [sp, #12]
 800c5dc:	1a5b      	subs	r3, r3, r1
 800c5de:	42ab      	cmp	r3, r5
 800c5e0:	dcf2      	bgt.n	800c5c8 <_printf_i+0x210>
 800c5e2:	e7eb      	b.n	800c5bc <_printf_i+0x204>
 800c5e4:	2500      	movs	r5, #0
 800c5e6:	f104 0619 	add.w	r6, r4, #25
 800c5ea:	e7f5      	b.n	800c5d8 <_printf_i+0x220>
 800c5ec:	0801d0b6 	.word	0x0801d0b6
 800c5f0:	0801d0c7 	.word	0x0801d0c7

0800c5f4 <sniprintf>:
 800c5f4:	b40c      	push	{r2, r3}
 800c5f6:	b530      	push	{r4, r5, lr}
 800c5f8:	4b18      	ldr	r3, [pc, #96]	@ (800c65c <sniprintf+0x68>)
 800c5fa:	1e0c      	subs	r4, r1, #0
 800c5fc:	681d      	ldr	r5, [r3, #0]
 800c5fe:	b09d      	sub	sp, #116	@ 0x74
 800c600:	da08      	bge.n	800c614 <sniprintf+0x20>
 800c602:	238b      	movs	r3, #139	@ 0x8b
 800c604:	602b      	str	r3, [r5, #0]
 800c606:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c60a:	b01d      	add	sp, #116	@ 0x74
 800c60c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c610:	b002      	add	sp, #8
 800c612:	4770      	bx	lr
 800c614:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c618:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c61c:	f04f 0300 	mov.w	r3, #0
 800c620:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c622:	bf14      	ite	ne
 800c624:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800c628:	4623      	moveq	r3, r4
 800c62a:	9304      	str	r3, [sp, #16]
 800c62c:	9307      	str	r3, [sp, #28]
 800c62e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c632:	9002      	str	r0, [sp, #8]
 800c634:	9006      	str	r0, [sp, #24]
 800c636:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c63a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c63c:	ab21      	add	r3, sp, #132	@ 0x84
 800c63e:	a902      	add	r1, sp, #8
 800c640:	4628      	mov	r0, r5
 800c642:	9301      	str	r3, [sp, #4]
 800c644:	f001 f828 	bl	800d698 <_svfiprintf_r>
 800c648:	1c43      	adds	r3, r0, #1
 800c64a:	bfbc      	itt	lt
 800c64c:	238b      	movlt	r3, #139	@ 0x8b
 800c64e:	602b      	strlt	r3, [r5, #0]
 800c650:	2c00      	cmp	r4, #0
 800c652:	d0da      	beq.n	800c60a <sniprintf+0x16>
 800c654:	9b02      	ldr	r3, [sp, #8]
 800c656:	2200      	movs	r2, #0
 800c658:	701a      	strb	r2, [r3, #0]
 800c65a:	e7d6      	b.n	800c60a <sniprintf+0x16>
 800c65c:	20000140 	.word	0x20000140

0800c660 <std>:
 800c660:	2300      	movs	r3, #0
 800c662:	b510      	push	{r4, lr}
 800c664:	4604      	mov	r4, r0
 800c666:	e9c0 3300 	strd	r3, r3, [r0]
 800c66a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c66e:	6083      	str	r3, [r0, #8]
 800c670:	8181      	strh	r1, [r0, #12]
 800c672:	6643      	str	r3, [r0, #100]	@ 0x64
 800c674:	81c2      	strh	r2, [r0, #14]
 800c676:	6183      	str	r3, [r0, #24]
 800c678:	4619      	mov	r1, r3
 800c67a:	2208      	movs	r2, #8
 800c67c:	305c      	adds	r0, #92	@ 0x5c
 800c67e:	f000 f90f 	bl	800c8a0 <memset>
 800c682:	4b0d      	ldr	r3, [pc, #52]	@ (800c6b8 <std+0x58>)
 800c684:	6263      	str	r3, [r4, #36]	@ 0x24
 800c686:	4b0d      	ldr	r3, [pc, #52]	@ (800c6bc <std+0x5c>)
 800c688:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c68a:	4b0d      	ldr	r3, [pc, #52]	@ (800c6c0 <std+0x60>)
 800c68c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c68e:	4b0d      	ldr	r3, [pc, #52]	@ (800c6c4 <std+0x64>)
 800c690:	6323      	str	r3, [r4, #48]	@ 0x30
 800c692:	4b0d      	ldr	r3, [pc, #52]	@ (800c6c8 <std+0x68>)
 800c694:	6224      	str	r4, [r4, #32]
 800c696:	429c      	cmp	r4, r3
 800c698:	d006      	beq.n	800c6a8 <std+0x48>
 800c69a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c69e:	4294      	cmp	r4, r2
 800c6a0:	d002      	beq.n	800c6a8 <std+0x48>
 800c6a2:	33d0      	adds	r3, #208	@ 0xd0
 800c6a4:	429c      	cmp	r4, r3
 800c6a6:	d105      	bne.n	800c6b4 <std+0x54>
 800c6a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c6ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c6b0:	f000 b928 	b.w	800c904 <__retarget_lock_init_recursive>
 800c6b4:	bd10      	pop	{r4, pc}
 800c6b6:	bf00      	nop
 800c6b8:	0800e249 	.word	0x0800e249
 800c6bc:	0800e26b 	.word	0x0800e26b
 800c6c0:	0800e2a3 	.word	0x0800e2a3
 800c6c4:	0800e2c7 	.word	0x0800e2c7
 800c6c8:	20001940 	.word	0x20001940

0800c6cc <stdio_exit_handler>:
 800c6cc:	4a02      	ldr	r2, [pc, #8]	@ (800c6d8 <stdio_exit_handler+0xc>)
 800c6ce:	4903      	ldr	r1, [pc, #12]	@ (800c6dc <stdio_exit_handler+0x10>)
 800c6d0:	4803      	ldr	r0, [pc, #12]	@ (800c6e0 <stdio_exit_handler+0x14>)
 800c6d2:	f000 b869 	b.w	800c7a8 <_fwalk_sglue>
 800c6d6:	bf00      	nop
 800c6d8:	20000134 	.word	0x20000134
 800c6dc:	0800daed 	.word	0x0800daed
 800c6e0:	20000144 	.word	0x20000144

0800c6e4 <cleanup_stdio>:
 800c6e4:	6841      	ldr	r1, [r0, #4]
 800c6e6:	4b0c      	ldr	r3, [pc, #48]	@ (800c718 <cleanup_stdio+0x34>)
 800c6e8:	4299      	cmp	r1, r3
 800c6ea:	b510      	push	{r4, lr}
 800c6ec:	4604      	mov	r4, r0
 800c6ee:	d001      	beq.n	800c6f4 <cleanup_stdio+0x10>
 800c6f0:	f001 f9fc 	bl	800daec <_fflush_r>
 800c6f4:	68a1      	ldr	r1, [r4, #8]
 800c6f6:	4b09      	ldr	r3, [pc, #36]	@ (800c71c <cleanup_stdio+0x38>)
 800c6f8:	4299      	cmp	r1, r3
 800c6fa:	d002      	beq.n	800c702 <cleanup_stdio+0x1e>
 800c6fc:	4620      	mov	r0, r4
 800c6fe:	f001 f9f5 	bl	800daec <_fflush_r>
 800c702:	68e1      	ldr	r1, [r4, #12]
 800c704:	4b06      	ldr	r3, [pc, #24]	@ (800c720 <cleanup_stdio+0x3c>)
 800c706:	4299      	cmp	r1, r3
 800c708:	d004      	beq.n	800c714 <cleanup_stdio+0x30>
 800c70a:	4620      	mov	r0, r4
 800c70c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c710:	f001 b9ec 	b.w	800daec <_fflush_r>
 800c714:	bd10      	pop	{r4, pc}
 800c716:	bf00      	nop
 800c718:	20001940 	.word	0x20001940
 800c71c:	200019a8 	.word	0x200019a8
 800c720:	20001a10 	.word	0x20001a10

0800c724 <global_stdio_init.part.0>:
 800c724:	b510      	push	{r4, lr}
 800c726:	4b0b      	ldr	r3, [pc, #44]	@ (800c754 <global_stdio_init.part.0+0x30>)
 800c728:	4c0b      	ldr	r4, [pc, #44]	@ (800c758 <global_stdio_init.part.0+0x34>)
 800c72a:	4a0c      	ldr	r2, [pc, #48]	@ (800c75c <global_stdio_init.part.0+0x38>)
 800c72c:	601a      	str	r2, [r3, #0]
 800c72e:	4620      	mov	r0, r4
 800c730:	2200      	movs	r2, #0
 800c732:	2104      	movs	r1, #4
 800c734:	f7ff ff94 	bl	800c660 <std>
 800c738:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c73c:	2201      	movs	r2, #1
 800c73e:	2109      	movs	r1, #9
 800c740:	f7ff ff8e 	bl	800c660 <std>
 800c744:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c748:	2202      	movs	r2, #2
 800c74a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c74e:	2112      	movs	r1, #18
 800c750:	f7ff bf86 	b.w	800c660 <std>
 800c754:	20001a78 	.word	0x20001a78
 800c758:	20001940 	.word	0x20001940
 800c75c:	0800c6cd 	.word	0x0800c6cd

0800c760 <__sfp_lock_acquire>:
 800c760:	4801      	ldr	r0, [pc, #4]	@ (800c768 <__sfp_lock_acquire+0x8>)
 800c762:	f000 b8d0 	b.w	800c906 <__retarget_lock_acquire_recursive>
 800c766:	bf00      	nop
 800c768:	20001a7d 	.word	0x20001a7d

0800c76c <__sfp_lock_release>:
 800c76c:	4801      	ldr	r0, [pc, #4]	@ (800c774 <__sfp_lock_release+0x8>)
 800c76e:	f000 b8cb 	b.w	800c908 <__retarget_lock_release_recursive>
 800c772:	bf00      	nop
 800c774:	20001a7d 	.word	0x20001a7d

0800c778 <__sinit>:
 800c778:	b510      	push	{r4, lr}
 800c77a:	4604      	mov	r4, r0
 800c77c:	f7ff fff0 	bl	800c760 <__sfp_lock_acquire>
 800c780:	6a23      	ldr	r3, [r4, #32]
 800c782:	b11b      	cbz	r3, 800c78c <__sinit+0x14>
 800c784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c788:	f7ff bff0 	b.w	800c76c <__sfp_lock_release>
 800c78c:	4b04      	ldr	r3, [pc, #16]	@ (800c7a0 <__sinit+0x28>)
 800c78e:	6223      	str	r3, [r4, #32]
 800c790:	4b04      	ldr	r3, [pc, #16]	@ (800c7a4 <__sinit+0x2c>)
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d1f5      	bne.n	800c784 <__sinit+0xc>
 800c798:	f7ff ffc4 	bl	800c724 <global_stdio_init.part.0>
 800c79c:	e7f2      	b.n	800c784 <__sinit+0xc>
 800c79e:	bf00      	nop
 800c7a0:	0800c6e5 	.word	0x0800c6e5
 800c7a4:	20001a78 	.word	0x20001a78

0800c7a8 <_fwalk_sglue>:
 800c7a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7ac:	4607      	mov	r7, r0
 800c7ae:	4688      	mov	r8, r1
 800c7b0:	4614      	mov	r4, r2
 800c7b2:	2600      	movs	r6, #0
 800c7b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c7b8:	f1b9 0901 	subs.w	r9, r9, #1
 800c7bc:	d505      	bpl.n	800c7ca <_fwalk_sglue+0x22>
 800c7be:	6824      	ldr	r4, [r4, #0]
 800c7c0:	2c00      	cmp	r4, #0
 800c7c2:	d1f7      	bne.n	800c7b4 <_fwalk_sglue+0xc>
 800c7c4:	4630      	mov	r0, r6
 800c7c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7ca:	89ab      	ldrh	r3, [r5, #12]
 800c7cc:	2b01      	cmp	r3, #1
 800c7ce:	d907      	bls.n	800c7e0 <_fwalk_sglue+0x38>
 800c7d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c7d4:	3301      	adds	r3, #1
 800c7d6:	d003      	beq.n	800c7e0 <_fwalk_sglue+0x38>
 800c7d8:	4629      	mov	r1, r5
 800c7da:	4638      	mov	r0, r7
 800c7dc:	47c0      	blx	r8
 800c7de:	4306      	orrs	r6, r0
 800c7e0:	3568      	adds	r5, #104	@ 0x68
 800c7e2:	e7e9      	b.n	800c7b8 <_fwalk_sglue+0x10>

0800c7e4 <_puts_r>:
 800c7e4:	6a03      	ldr	r3, [r0, #32]
 800c7e6:	b570      	push	{r4, r5, r6, lr}
 800c7e8:	6884      	ldr	r4, [r0, #8]
 800c7ea:	4605      	mov	r5, r0
 800c7ec:	460e      	mov	r6, r1
 800c7ee:	b90b      	cbnz	r3, 800c7f4 <_puts_r+0x10>
 800c7f0:	f7ff ffc2 	bl	800c778 <__sinit>
 800c7f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c7f6:	07db      	lsls	r3, r3, #31
 800c7f8:	d405      	bmi.n	800c806 <_puts_r+0x22>
 800c7fa:	89a3      	ldrh	r3, [r4, #12]
 800c7fc:	0598      	lsls	r0, r3, #22
 800c7fe:	d402      	bmi.n	800c806 <_puts_r+0x22>
 800c800:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c802:	f000 f880 	bl	800c906 <__retarget_lock_acquire_recursive>
 800c806:	89a3      	ldrh	r3, [r4, #12]
 800c808:	0719      	lsls	r1, r3, #28
 800c80a:	d502      	bpl.n	800c812 <_puts_r+0x2e>
 800c80c:	6923      	ldr	r3, [r4, #16]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d135      	bne.n	800c87e <_puts_r+0x9a>
 800c812:	4621      	mov	r1, r4
 800c814:	4628      	mov	r0, r5
 800c816:	f001 fdc7 	bl	800e3a8 <__swsetup_r>
 800c81a:	b380      	cbz	r0, 800c87e <_puts_r+0x9a>
 800c81c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800c820:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c822:	07da      	lsls	r2, r3, #31
 800c824:	d405      	bmi.n	800c832 <_puts_r+0x4e>
 800c826:	89a3      	ldrh	r3, [r4, #12]
 800c828:	059b      	lsls	r3, r3, #22
 800c82a:	d402      	bmi.n	800c832 <_puts_r+0x4e>
 800c82c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c82e:	f000 f86b 	bl	800c908 <__retarget_lock_release_recursive>
 800c832:	4628      	mov	r0, r5
 800c834:	bd70      	pop	{r4, r5, r6, pc}
 800c836:	2b00      	cmp	r3, #0
 800c838:	da04      	bge.n	800c844 <_puts_r+0x60>
 800c83a:	69a2      	ldr	r2, [r4, #24]
 800c83c:	429a      	cmp	r2, r3
 800c83e:	dc17      	bgt.n	800c870 <_puts_r+0x8c>
 800c840:	290a      	cmp	r1, #10
 800c842:	d015      	beq.n	800c870 <_puts_r+0x8c>
 800c844:	6823      	ldr	r3, [r4, #0]
 800c846:	1c5a      	adds	r2, r3, #1
 800c848:	6022      	str	r2, [r4, #0]
 800c84a:	7019      	strb	r1, [r3, #0]
 800c84c:	68a3      	ldr	r3, [r4, #8]
 800c84e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c852:	3b01      	subs	r3, #1
 800c854:	60a3      	str	r3, [r4, #8]
 800c856:	2900      	cmp	r1, #0
 800c858:	d1ed      	bne.n	800c836 <_puts_r+0x52>
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	da11      	bge.n	800c882 <_puts_r+0x9e>
 800c85e:	4622      	mov	r2, r4
 800c860:	210a      	movs	r1, #10
 800c862:	4628      	mov	r0, r5
 800c864:	f001 fd61 	bl	800e32a <__swbuf_r>
 800c868:	3001      	adds	r0, #1
 800c86a:	d0d7      	beq.n	800c81c <_puts_r+0x38>
 800c86c:	250a      	movs	r5, #10
 800c86e:	e7d7      	b.n	800c820 <_puts_r+0x3c>
 800c870:	4622      	mov	r2, r4
 800c872:	4628      	mov	r0, r5
 800c874:	f001 fd59 	bl	800e32a <__swbuf_r>
 800c878:	3001      	adds	r0, #1
 800c87a:	d1e7      	bne.n	800c84c <_puts_r+0x68>
 800c87c:	e7ce      	b.n	800c81c <_puts_r+0x38>
 800c87e:	3e01      	subs	r6, #1
 800c880:	e7e4      	b.n	800c84c <_puts_r+0x68>
 800c882:	6823      	ldr	r3, [r4, #0]
 800c884:	1c5a      	adds	r2, r3, #1
 800c886:	6022      	str	r2, [r4, #0]
 800c888:	220a      	movs	r2, #10
 800c88a:	701a      	strb	r2, [r3, #0]
 800c88c:	e7ee      	b.n	800c86c <_puts_r+0x88>
	...

0800c890 <puts>:
 800c890:	4b02      	ldr	r3, [pc, #8]	@ (800c89c <puts+0xc>)
 800c892:	4601      	mov	r1, r0
 800c894:	6818      	ldr	r0, [r3, #0]
 800c896:	f7ff bfa5 	b.w	800c7e4 <_puts_r>
 800c89a:	bf00      	nop
 800c89c:	20000140 	.word	0x20000140

0800c8a0 <memset>:
 800c8a0:	4402      	add	r2, r0
 800c8a2:	4603      	mov	r3, r0
 800c8a4:	4293      	cmp	r3, r2
 800c8a6:	d100      	bne.n	800c8aa <memset+0xa>
 800c8a8:	4770      	bx	lr
 800c8aa:	f803 1b01 	strb.w	r1, [r3], #1
 800c8ae:	e7f9      	b.n	800c8a4 <memset+0x4>

0800c8b0 <__errno>:
 800c8b0:	4b01      	ldr	r3, [pc, #4]	@ (800c8b8 <__errno+0x8>)
 800c8b2:	6818      	ldr	r0, [r3, #0]
 800c8b4:	4770      	bx	lr
 800c8b6:	bf00      	nop
 800c8b8:	20000140 	.word	0x20000140

0800c8bc <__libc_init_array>:
 800c8bc:	b570      	push	{r4, r5, r6, lr}
 800c8be:	4d0d      	ldr	r5, [pc, #52]	@ (800c8f4 <__libc_init_array+0x38>)
 800c8c0:	4c0d      	ldr	r4, [pc, #52]	@ (800c8f8 <__libc_init_array+0x3c>)
 800c8c2:	1b64      	subs	r4, r4, r5
 800c8c4:	10a4      	asrs	r4, r4, #2
 800c8c6:	2600      	movs	r6, #0
 800c8c8:	42a6      	cmp	r6, r4
 800c8ca:	d109      	bne.n	800c8e0 <__libc_init_array+0x24>
 800c8cc:	4d0b      	ldr	r5, [pc, #44]	@ (800c8fc <__libc_init_array+0x40>)
 800c8ce:	4c0c      	ldr	r4, [pc, #48]	@ (800c900 <__libc_init_array+0x44>)
 800c8d0:	f002 f8f6 	bl	800eac0 <_init>
 800c8d4:	1b64      	subs	r4, r4, r5
 800c8d6:	10a4      	asrs	r4, r4, #2
 800c8d8:	2600      	movs	r6, #0
 800c8da:	42a6      	cmp	r6, r4
 800c8dc:	d105      	bne.n	800c8ea <__libc_init_array+0x2e>
 800c8de:	bd70      	pop	{r4, r5, r6, pc}
 800c8e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8e4:	4798      	blx	r3
 800c8e6:	3601      	adds	r6, #1
 800c8e8:	e7ee      	b.n	800c8c8 <__libc_init_array+0xc>
 800c8ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8ee:	4798      	blx	r3
 800c8f0:	3601      	adds	r6, #1
 800c8f2:	e7f2      	b.n	800c8da <__libc_init_array+0x1e>
 800c8f4:	0801d424 	.word	0x0801d424
 800c8f8:	0801d424 	.word	0x0801d424
 800c8fc:	0801d424 	.word	0x0801d424
 800c900:	0801d428 	.word	0x0801d428

0800c904 <__retarget_lock_init_recursive>:
 800c904:	4770      	bx	lr

0800c906 <__retarget_lock_acquire_recursive>:
 800c906:	4770      	bx	lr

0800c908 <__retarget_lock_release_recursive>:
 800c908:	4770      	bx	lr
	...

0800c90c <_localeconv_r>:
 800c90c:	4800      	ldr	r0, [pc, #0]	@ (800c910 <_localeconv_r+0x4>)
 800c90e:	4770      	bx	lr
 800c910:	20000280 	.word	0x20000280

0800c914 <memcpy>:
 800c914:	440a      	add	r2, r1
 800c916:	4291      	cmp	r1, r2
 800c918:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c91c:	d100      	bne.n	800c920 <memcpy+0xc>
 800c91e:	4770      	bx	lr
 800c920:	b510      	push	{r4, lr}
 800c922:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c926:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c92a:	4291      	cmp	r1, r2
 800c92c:	d1f9      	bne.n	800c922 <memcpy+0xe>
 800c92e:	bd10      	pop	{r4, pc}

0800c930 <quorem>:
 800c930:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c934:	6903      	ldr	r3, [r0, #16]
 800c936:	690c      	ldr	r4, [r1, #16]
 800c938:	42a3      	cmp	r3, r4
 800c93a:	4607      	mov	r7, r0
 800c93c:	db7e      	blt.n	800ca3c <quorem+0x10c>
 800c93e:	3c01      	subs	r4, #1
 800c940:	f101 0814 	add.w	r8, r1, #20
 800c944:	00a3      	lsls	r3, r4, #2
 800c946:	f100 0514 	add.w	r5, r0, #20
 800c94a:	9300      	str	r3, [sp, #0]
 800c94c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c950:	9301      	str	r3, [sp, #4]
 800c952:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c956:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c95a:	3301      	adds	r3, #1
 800c95c:	429a      	cmp	r2, r3
 800c95e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c962:	fbb2 f6f3 	udiv	r6, r2, r3
 800c966:	d32e      	bcc.n	800c9c6 <quorem+0x96>
 800c968:	f04f 0a00 	mov.w	sl, #0
 800c96c:	46c4      	mov	ip, r8
 800c96e:	46ae      	mov	lr, r5
 800c970:	46d3      	mov	fp, sl
 800c972:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c976:	b298      	uxth	r0, r3
 800c978:	fb06 a000 	mla	r0, r6, r0, sl
 800c97c:	0c02      	lsrs	r2, r0, #16
 800c97e:	0c1b      	lsrs	r3, r3, #16
 800c980:	fb06 2303 	mla	r3, r6, r3, r2
 800c984:	f8de 2000 	ldr.w	r2, [lr]
 800c988:	b280      	uxth	r0, r0
 800c98a:	b292      	uxth	r2, r2
 800c98c:	1a12      	subs	r2, r2, r0
 800c98e:	445a      	add	r2, fp
 800c990:	f8de 0000 	ldr.w	r0, [lr]
 800c994:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c998:	b29b      	uxth	r3, r3
 800c99a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c99e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c9a2:	b292      	uxth	r2, r2
 800c9a4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c9a8:	45e1      	cmp	r9, ip
 800c9aa:	f84e 2b04 	str.w	r2, [lr], #4
 800c9ae:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c9b2:	d2de      	bcs.n	800c972 <quorem+0x42>
 800c9b4:	9b00      	ldr	r3, [sp, #0]
 800c9b6:	58eb      	ldr	r3, [r5, r3]
 800c9b8:	b92b      	cbnz	r3, 800c9c6 <quorem+0x96>
 800c9ba:	9b01      	ldr	r3, [sp, #4]
 800c9bc:	3b04      	subs	r3, #4
 800c9be:	429d      	cmp	r5, r3
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	d32f      	bcc.n	800ca24 <quorem+0xf4>
 800c9c4:	613c      	str	r4, [r7, #16]
 800c9c6:	4638      	mov	r0, r7
 800c9c8:	f001 fb36 	bl	800e038 <__mcmp>
 800c9cc:	2800      	cmp	r0, #0
 800c9ce:	db25      	blt.n	800ca1c <quorem+0xec>
 800c9d0:	4629      	mov	r1, r5
 800c9d2:	2000      	movs	r0, #0
 800c9d4:	f858 2b04 	ldr.w	r2, [r8], #4
 800c9d8:	f8d1 c000 	ldr.w	ip, [r1]
 800c9dc:	fa1f fe82 	uxth.w	lr, r2
 800c9e0:	fa1f f38c 	uxth.w	r3, ip
 800c9e4:	eba3 030e 	sub.w	r3, r3, lr
 800c9e8:	4403      	add	r3, r0
 800c9ea:	0c12      	lsrs	r2, r2, #16
 800c9ec:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c9f0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c9f4:	b29b      	uxth	r3, r3
 800c9f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c9fa:	45c1      	cmp	r9, r8
 800c9fc:	f841 3b04 	str.w	r3, [r1], #4
 800ca00:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ca04:	d2e6      	bcs.n	800c9d4 <quorem+0xa4>
 800ca06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ca0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ca0e:	b922      	cbnz	r2, 800ca1a <quorem+0xea>
 800ca10:	3b04      	subs	r3, #4
 800ca12:	429d      	cmp	r5, r3
 800ca14:	461a      	mov	r2, r3
 800ca16:	d30b      	bcc.n	800ca30 <quorem+0x100>
 800ca18:	613c      	str	r4, [r7, #16]
 800ca1a:	3601      	adds	r6, #1
 800ca1c:	4630      	mov	r0, r6
 800ca1e:	b003      	add	sp, #12
 800ca20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca24:	6812      	ldr	r2, [r2, #0]
 800ca26:	3b04      	subs	r3, #4
 800ca28:	2a00      	cmp	r2, #0
 800ca2a:	d1cb      	bne.n	800c9c4 <quorem+0x94>
 800ca2c:	3c01      	subs	r4, #1
 800ca2e:	e7c6      	b.n	800c9be <quorem+0x8e>
 800ca30:	6812      	ldr	r2, [r2, #0]
 800ca32:	3b04      	subs	r3, #4
 800ca34:	2a00      	cmp	r2, #0
 800ca36:	d1ef      	bne.n	800ca18 <quorem+0xe8>
 800ca38:	3c01      	subs	r4, #1
 800ca3a:	e7ea      	b.n	800ca12 <quorem+0xe2>
 800ca3c:	2000      	movs	r0, #0
 800ca3e:	e7ee      	b.n	800ca1e <quorem+0xee>

0800ca40 <_dtoa_r>:
 800ca40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca44:	69c7      	ldr	r7, [r0, #28]
 800ca46:	b097      	sub	sp, #92	@ 0x5c
 800ca48:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ca4c:	ec55 4b10 	vmov	r4, r5, d0
 800ca50:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ca52:	9107      	str	r1, [sp, #28]
 800ca54:	4681      	mov	r9, r0
 800ca56:	920c      	str	r2, [sp, #48]	@ 0x30
 800ca58:	9311      	str	r3, [sp, #68]	@ 0x44
 800ca5a:	b97f      	cbnz	r7, 800ca7c <_dtoa_r+0x3c>
 800ca5c:	2010      	movs	r0, #16
 800ca5e:	f000 ff17 	bl	800d890 <malloc>
 800ca62:	4602      	mov	r2, r0
 800ca64:	f8c9 001c 	str.w	r0, [r9, #28]
 800ca68:	b920      	cbnz	r0, 800ca74 <_dtoa_r+0x34>
 800ca6a:	4ba9      	ldr	r3, [pc, #676]	@ (800cd10 <_dtoa_r+0x2d0>)
 800ca6c:	21ef      	movs	r1, #239	@ 0xef
 800ca6e:	48a9      	ldr	r0, [pc, #676]	@ (800cd14 <_dtoa_r+0x2d4>)
 800ca70:	f001 fde4 	bl	800e63c <__assert_func>
 800ca74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ca78:	6007      	str	r7, [r0, #0]
 800ca7a:	60c7      	str	r7, [r0, #12]
 800ca7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ca80:	6819      	ldr	r1, [r3, #0]
 800ca82:	b159      	cbz	r1, 800ca9c <_dtoa_r+0x5c>
 800ca84:	685a      	ldr	r2, [r3, #4]
 800ca86:	604a      	str	r2, [r1, #4]
 800ca88:	2301      	movs	r3, #1
 800ca8a:	4093      	lsls	r3, r2
 800ca8c:	608b      	str	r3, [r1, #8]
 800ca8e:	4648      	mov	r0, r9
 800ca90:	f001 f8a0 	bl	800dbd4 <_Bfree>
 800ca94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ca98:	2200      	movs	r2, #0
 800ca9a:	601a      	str	r2, [r3, #0]
 800ca9c:	1e2b      	subs	r3, r5, #0
 800ca9e:	bfb9      	ittee	lt
 800caa0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800caa4:	9305      	strlt	r3, [sp, #20]
 800caa6:	2300      	movge	r3, #0
 800caa8:	6033      	strge	r3, [r6, #0]
 800caaa:	9f05      	ldr	r7, [sp, #20]
 800caac:	4b9a      	ldr	r3, [pc, #616]	@ (800cd18 <_dtoa_r+0x2d8>)
 800caae:	bfbc      	itt	lt
 800cab0:	2201      	movlt	r2, #1
 800cab2:	6032      	strlt	r2, [r6, #0]
 800cab4:	43bb      	bics	r3, r7
 800cab6:	d112      	bne.n	800cade <_dtoa_r+0x9e>
 800cab8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800caba:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cabe:	6013      	str	r3, [r2, #0]
 800cac0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cac4:	4323      	orrs	r3, r4
 800cac6:	f000 855a 	beq.w	800d57e <_dtoa_r+0xb3e>
 800caca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cacc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800cd2c <_dtoa_r+0x2ec>
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	f000 855c 	beq.w	800d58e <_dtoa_r+0xb4e>
 800cad6:	f10a 0303 	add.w	r3, sl, #3
 800cada:	f000 bd56 	b.w	800d58a <_dtoa_r+0xb4a>
 800cade:	ed9d 7b04 	vldr	d7, [sp, #16]
 800cae2:	2200      	movs	r2, #0
 800cae4:	ec51 0b17 	vmov	r0, r1, d7
 800cae8:	2300      	movs	r3, #0
 800caea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800caee:	f7f4 f813 	bl	8000b18 <__aeabi_dcmpeq>
 800caf2:	4680      	mov	r8, r0
 800caf4:	b158      	cbz	r0, 800cb0e <_dtoa_r+0xce>
 800caf6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800caf8:	2301      	movs	r3, #1
 800cafa:	6013      	str	r3, [r2, #0]
 800cafc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cafe:	b113      	cbz	r3, 800cb06 <_dtoa_r+0xc6>
 800cb00:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cb02:	4b86      	ldr	r3, [pc, #536]	@ (800cd1c <_dtoa_r+0x2dc>)
 800cb04:	6013      	str	r3, [r2, #0]
 800cb06:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800cd30 <_dtoa_r+0x2f0>
 800cb0a:	f000 bd40 	b.w	800d58e <_dtoa_r+0xb4e>
 800cb0e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800cb12:	aa14      	add	r2, sp, #80	@ 0x50
 800cb14:	a915      	add	r1, sp, #84	@ 0x54
 800cb16:	4648      	mov	r0, r9
 800cb18:	f001 fb3e 	bl	800e198 <__d2b>
 800cb1c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cb20:	9002      	str	r0, [sp, #8]
 800cb22:	2e00      	cmp	r6, #0
 800cb24:	d078      	beq.n	800cc18 <_dtoa_r+0x1d8>
 800cb26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb28:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800cb2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cb30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cb34:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cb38:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cb3c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cb40:	4619      	mov	r1, r3
 800cb42:	2200      	movs	r2, #0
 800cb44:	4b76      	ldr	r3, [pc, #472]	@ (800cd20 <_dtoa_r+0x2e0>)
 800cb46:	f7f3 fbc7 	bl	80002d8 <__aeabi_dsub>
 800cb4a:	a36b      	add	r3, pc, #428	@ (adr r3, 800ccf8 <_dtoa_r+0x2b8>)
 800cb4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb50:	f7f3 fd7a 	bl	8000648 <__aeabi_dmul>
 800cb54:	a36a      	add	r3, pc, #424	@ (adr r3, 800cd00 <_dtoa_r+0x2c0>)
 800cb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb5a:	f7f3 fbbf 	bl	80002dc <__adddf3>
 800cb5e:	4604      	mov	r4, r0
 800cb60:	4630      	mov	r0, r6
 800cb62:	460d      	mov	r5, r1
 800cb64:	f7f3 fd06 	bl	8000574 <__aeabi_i2d>
 800cb68:	a367      	add	r3, pc, #412	@ (adr r3, 800cd08 <_dtoa_r+0x2c8>)
 800cb6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb6e:	f7f3 fd6b 	bl	8000648 <__aeabi_dmul>
 800cb72:	4602      	mov	r2, r0
 800cb74:	460b      	mov	r3, r1
 800cb76:	4620      	mov	r0, r4
 800cb78:	4629      	mov	r1, r5
 800cb7a:	f7f3 fbaf 	bl	80002dc <__adddf3>
 800cb7e:	4604      	mov	r4, r0
 800cb80:	460d      	mov	r5, r1
 800cb82:	f7f4 f811 	bl	8000ba8 <__aeabi_d2iz>
 800cb86:	2200      	movs	r2, #0
 800cb88:	4607      	mov	r7, r0
 800cb8a:	2300      	movs	r3, #0
 800cb8c:	4620      	mov	r0, r4
 800cb8e:	4629      	mov	r1, r5
 800cb90:	f7f3 ffcc 	bl	8000b2c <__aeabi_dcmplt>
 800cb94:	b140      	cbz	r0, 800cba8 <_dtoa_r+0x168>
 800cb96:	4638      	mov	r0, r7
 800cb98:	f7f3 fcec 	bl	8000574 <__aeabi_i2d>
 800cb9c:	4622      	mov	r2, r4
 800cb9e:	462b      	mov	r3, r5
 800cba0:	f7f3 ffba 	bl	8000b18 <__aeabi_dcmpeq>
 800cba4:	b900      	cbnz	r0, 800cba8 <_dtoa_r+0x168>
 800cba6:	3f01      	subs	r7, #1
 800cba8:	2f16      	cmp	r7, #22
 800cbaa:	d852      	bhi.n	800cc52 <_dtoa_r+0x212>
 800cbac:	4b5d      	ldr	r3, [pc, #372]	@ (800cd24 <_dtoa_r+0x2e4>)
 800cbae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cbba:	f7f3 ffb7 	bl	8000b2c <__aeabi_dcmplt>
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	d049      	beq.n	800cc56 <_dtoa_r+0x216>
 800cbc2:	3f01      	subs	r7, #1
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	9310      	str	r3, [sp, #64]	@ 0x40
 800cbc8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cbca:	1b9b      	subs	r3, r3, r6
 800cbcc:	1e5a      	subs	r2, r3, #1
 800cbce:	bf45      	ittet	mi
 800cbd0:	f1c3 0301 	rsbmi	r3, r3, #1
 800cbd4:	9300      	strmi	r3, [sp, #0]
 800cbd6:	2300      	movpl	r3, #0
 800cbd8:	2300      	movmi	r3, #0
 800cbda:	9206      	str	r2, [sp, #24]
 800cbdc:	bf54      	ite	pl
 800cbde:	9300      	strpl	r3, [sp, #0]
 800cbe0:	9306      	strmi	r3, [sp, #24]
 800cbe2:	2f00      	cmp	r7, #0
 800cbe4:	db39      	blt.n	800cc5a <_dtoa_r+0x21a>
 800cbe6:	9b06      	ldr	r3, [sp, #24]
 800cbe8:	970d      	str	r7, [sp, #52]	@ 0x34
 800cbea:	443b      	add	r3, r7
 800cbec:	9306      	str	r3, [sp, #24]
 800cbee:	2300      	movs	r3, #0
 800cbf0:	9308      	str	r3, [sp, #32]
 800cbf2:	9b07      	ldr	r3, [sp, #28]
 800cbf4:	2b09      	cmp	r3, #9
 800cbf6:	d863      	bhi.n	800ccc0 <_dtoa_r+0x280>
 800cbf8:	2b05      	cmp	r3, #5
 800cbfa:	bfc4      	itt	gt
 800cbfc:	3b04      	subgt	r3, #4
 800cbfe:	9307      	strgt	r3, [sp, #28]
 800cc00:	9b07      	ldr	r3, [sp, #28]
 800cc02:	f1a3 0302 	sub.w	r3, r3, #2
 800cc06:	bfcc      	ite	gt
 800cc08:	2400      	movgt	r4, #0
 800cc0a:	2401      	movle	r4, #1
 800cc0c:	2b03      	cmp	r3, #3
 800cc0e:	d863      	bhi.n	800ccd8 <_dtoa_r+0x298>
 800cc10:	e8df f003 	tbb	[pc, r3]
 800cc14:	2b375452 	.word	0x2b375452
 800cc18:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800cc1c:	441e      	add	r6, r3
 800cc1e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cc22:	2b20      	cmp	r3, #32
 800cc24:	bfc1      	itttt	gt
 800cc26:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cc2a:	409f      	lslgt	r7, r3
 800cc2c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cc30:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cc34:	bfd6      	itet	le
 800cc36:	f1c3 0320 	rsble	r3, r3, #32
 800cc3a:	ea47 0003 	orrgt.w	r0, r7, r3
 800cc3e:	fa04 f003 	lslle.w	r0, r4, r3
 800cc42:	f7f3 fc87 	bl	8000554 <__aeabi_ui2d>
 800cc46:	2201      	movs	r2, #1
 800cc48:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cc4c:	3e01      	subs	r6, #1
 800cc4e:	9212      	str	r2, [sp, #72]	@ 0x48
 800cc50:	e776      	b.n	800cb40 <_dtoa_r+0x100>
 800cc52:	2301      	movs	r3, #1
 800cc54:	e7b7      	b.n	800cbc6 <_dtoa_r+0x186>
 800cc56:	9010      	str	r0, [sp, #64]	@ 0x40
 800cc58:	e7b6      	b.n	800cbc8 <_dtoa_r+0x188>
 800cc5a:	9b00      	ldr	r3, [sp, #0]
 800cc5c:	1bdb      	subs	r3, r3, r7
 800cc5e:	9300      	str	r3, [sp, #0]
 800cc60:	427b      	negs	r3, r7
 800cc62:	9308      	str	r3, [sp, #32]
 800cc64:	2300      	movs	r3, #0
 800cc66:	930d      	str	r3, [sp, #52]	@ 0x34
 800cc68:	e7c3      	b.n	800cbf2 <_dtoa_r+0x1b2>
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cc70:	eb07 0b03 	add.w	fp, r7, r3
 800cc74:	f10b 0301 	add.w	r3, fp, #1
 800cc78:	2b01      	cmp	r3, #1
 800cc7a:	9303      	str	r3, [sp, #12]
 800cc7c:	bfb8      	it	lt
 800cc7e:	2301      	movlt	r3, #1
 800cc80:	e006      	b.n	800cc90 <_dtoa_r+0x250>
 800cc82:	2301      	movs	r3, #1
 800cc84:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	dd28      	ble.n	800ccde <_dtoa_r+0x29e>
 800cc8c:	469b      	mov	fp, r3
 800cc8e:	9303      	str	r3, [sp, #12]
 800cc90:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800cc94:	2100      	movs	r1, #0
 800cc96:	2204      	movs	r2, #4
 800cc98:	f102 0514 	add.w	r5, r2, #20
 800cc9c:	429d      	cmp	r5, r3
 800cc9e:	d926      	bls.n	800ccee <_dtoa_r+0x2ae>
 800cca0:	6041      	str	r1, [r0, #4]
 800cca2:	4648      	mov	r0, r9
 800cca4:	f000 ff56 	bl	800db54 <_Balloc>
 800cca8:	4682      	mov	sl, r0
 800ccaa:	2800      	cmp	r0, #0
 800ccac:	d142      	bne.n	800cd34 <_dtoa_r+0x2f4>
 800ccae:	4b1e      	ldr	r3, [pc, #120]	@ (800cd28 <_dtoa_r+0x2e8>)
 800ccb0:	4602      	mov	r2, r0
 800ccb2:	f240 11af 	movw	r1, #431	@ 0x1af
 800ccb6:	e6da      	b.n	800ca6e <_dtoa_r+0x2e>
 800ccb8:	2300      	movs	r3, #0
 800ccba:	e7e3      	b.n	800cc84 <_dtoa_r+0x244>
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	e7d5      	b.n	800cc6c <_dtoa_r+0x22c>
 800ccc0:	2401      	movs	r4, #1
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	9307      	str	r3, [sp, #28]
 800ccc6:	9409      	str	r4, [sp, #36]	@ 0x24
 800ccc8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800cccc:	2200      	movs	r2, #0
 800ccce:	f8cd b00c 	str.w	fp, [sp, #12]
 800ccd2:	2312      	movs	r3, #18
 800ccd4:	920c      	str	r2, [sp, #48]	@ 0x30
 800ccd6:	e7db      	b.n	800cc90 <_dtoa_r+0x250>
 800ccd8:	2301      	movs	r3, #1
 800ccda:	9309      	str	r3, [sp, #36]	@ 0x24
 800ccdc:	e7f4      	b.n	800ccc8 <_dtoa_r+0x288>
 800ccde:	f04f 0b01 	mov.w	fp, #1
 800cce2:	f8cd b00c 	str.w	fp, [sp, #12]
 800cce6:	465b      	mov	r3, fp
 800cce8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ccec:	e7d0      	b.n	800cc90 <_dtoa_r+0x250>
 800ccee:	3101      	adds	r1, #1
 800ccf0:	0052      	lsls	r2, r2, #1
 800ccf2:	e7d1      	b.n	800cc98 <_dtoa_r+0x258>
 800ccf4:	f3af 8000 	nop.w
 800ccf8:	636f4361 	.word	0x636f4361
 800ccfc:	3fd287a7 	.word	0x3fd287a7
 800cd00:	8b60c8b3 	.word	0x8b60c8b3
 800cd04:	3fc68a28 	.word	0x3fc68a28
 800cd08:	509f79fb 	.word	0x509f79fb
 800cd0c:	3fd34413 	.word	0x3fd34413
 800cd10:	0801d0e5 	.word	0x0801d0e5
 800cd14:	0801d0fc 	.word	0x0801d0fc
 800cd18:	7ff00000 	.word	0x7ff00000
 800cd1c:	0801d0b5 	.word	0x0801d0b5
 800cd20:	3ff80000 	.word	0x3ff80000
 800cd24:	0801d250 	.word	0x0801d250
 800cd28:	0801d154 	.word	0x0801d154
 800cd2c:	0801d0e1 	.word	0x0801d0e1
 800cd30:	0801d0b4 	.word	0x0801d0b4
 800cd34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cd38:	6018      	str	r0, [r3, #0]
 800cd3a:	9b03      	ldr	r3, [sp, #12]
 800cd3c:	2b0e      	cmp	r3, #14
 800cd3e:	f200 80a1 	bhi.w	800ce84 <_dtoa_r+0x444>
 800cd42:	2c00      	cmp	r4, #0
 800cd44:	f000 809e 	beq.w	800ce84 <_dtoa_r+0x444>
 800cd48:	2f00      	cmp	r7, #0
 800cd4a:	dd33      	ble.n	800cdb4 <_dtoa_r+0x374>
 800cd4c:	4b9c      	ldr	r3, [pc, #624]	@ (800cfc0 <_dtoa_r+0x580>)
 800cd4e:	f007 020f 	and.w	r2, r7, #15
 800cd52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd56:	ed93 7b00 	vldr	d7, [r3]
 800cd5a:	05f8      	lsls	r0, r7, #23
 800cd5c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800cd60:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cd64:	d516      	bpl.n	800cd94 <_dtoa_r+0x354>
 800cd66:	4b97      	ldr	r3, [pc, #604]	@ (800cfc4 <_dtoa_r+0x584>)
 800cd68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cd6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cd70:	f7f3 fd94 	bl	800089c <__aeabi_ddiv>
 800cd74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd78:	f004 040f 	and.w	r4, r4, #15
 800cd7c:	2603      	movs	r6, #3
 800cd7e:	4d91      	ldr	r5, [pc, #580]	@ (800cfc4 <_dtoa_r+0x584>)
 800cd80:	b954      	cbnz	r4, 800cd98 <_dtoa_r+0x358>
 800cd82:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cd86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd8a:	f7f3 fd87 	bl	800089c <__aeabi_ddiv>
 800cd8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd92:	e028      	b.n	800cde6 <_dtoa_r+0x3a6>
 800cd94:	2602      	movs	r6, #2
 800cd96:	e7f2      	b.n	800cd7e <_dtoa_r+0x33e>
 800cd98:	07e1      	lsls	r1, r4, #31
 800cd9a:	d508      	bpl.n	800cdae <_dtoa_r+0x36e>
 800cd9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cda0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cda4:	f7f3 fc50 	bl	8000648 <__aeabi_dmul>
 800cda8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cdac:	3601      	adds	r6, #1
 800cdae:	1064      	asrs	r4, r4, #1
 800cdb0:	3508      	adds	r5, #8
 800cdb2:	e7e5      	b.n	800cd80 <_dtoa_r+0x340>
 800cdb4:	f000 80af 	beq.w	800cf16 <_dtoa_r+0x4d6>
 800cdb8:	427c      	negs	r4, r7
 800cdba:	4b81      	ldr	r3, [pc, #516]	@ (800cfc0 <_dtoa_r+0x580>)
 800cdbc:	4d81      	ldr	r5, [pc, #516]	@ (800cfc4 <_dtoa_r+0x584>)
 800cdbe:	f004 020f 	and.w	r2, r4, #15
 800cdc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cdc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cdce:	f7f3 fc3b 	bl	8000648 <__aeabi_dmul>
 800cdd2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cdd6:	1124      	asrs	r4, r4, #4
 800cdd8:	2300      	movs	r3, #0
 800cdda:	2602      	movs	r6, #2
 800cddc:	2c00      	cmp	r4, #0
 800cdde:	f040 808f 	bne.w	800cf00 <_dtoa_r+0x4c0>
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d1d3      	bne.n	800cd8e <_dtoa_r+0x34e>
 800cde6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cde8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	f000 8094 	beq.w	800cf1a <_dtoa_r+0x4da>
 800cdf2:	4b75      	ldr	r3, [pc, #468]	@ (800cfc8 <_dtoa_r+0x588>)
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	4620      	mov	r0, r4
 800cdf8:	4629      	mov	r1, r5
 800cdfa:	f7f3 fe97 	bl	8000b2c <__aeabi_dcmplt>
 800cdfe:	2800      	cmp	r0, #0
 800ce00:	f000 808b 	beq.w	800cf1a <_dtoa_r+0x4da>
 800ce04:	9b03      	ldr	r3, [sp, #12]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	f000 8087 	beq.w	800cf1a <_dtoa_r+0x4da>
 800ce0c:	f1bb 0f00 	cmp.w	fp, #0
 800ce10:	dd34      	ble.n	800ce7c <_dtoa_r+0x43c>
 800ce12:	4620      	mov	r0, r4
 800ce14:	4b6d      	ldr	r3, [pc, #436]	@ (800cfcc <_dtoa_r+0x58c>)
 800ce16:	2200      	movs	r2, #0
 800ce18:	4629      	mov	r1, r5
 800ce1a:	f7f3 fc15 	bl	8000648 <__aeabi_dmul>
 800ce1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce22:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ce26:	3601      	adds	r6, #1
 800ce28:	465c      	mov	r4, fp
 800ce2a:	4630      	mov	r0, r6
 800ce2c:	f7f3 fba2 	bl	8000574 <__aeabi_i2d>
 800ce30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce34:	f7f3 fc08 	bl	8000648 <__aeabi_dmul>
 800ce38:	4b65      	ldr	r3, [pc, #404]	@ (800cfd0 <_dtoa_r+0x590>)
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	f7f3 fa4e 	bl	80002dc <__adddf3>
 800ce40:	4605      	mov	r5, r0
 800ce42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ce46:	2c00      	cmp	r4, #0
 800ce48:	d16a      	bne.n	800cf20 <_dtoa_r+0x4e0>
 800ce4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce4e:	4b61      	ldr	r3, [pc, #388]	@ (800cfd4 <_dtoa_r+0x594>)
 800ce50:	2200      	movs	r2, #0
 800ce52:	f7f3 fa41 	bl	80002d8 <__aeabi_dsub>
 800ce56:	4602      	mov	r2, r0
 800ce58:	460b      	mov	r3, r1
 800ce5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ce5e:	462a      	mov	r2, r5
 800ce60:	4633      	mov	r3, r6
 800ce62:	f7f3 fe81 	bl	8000b68 <__aeabi_dcmpgt>
 800ce66:	2800      	cmp	r0, #0
 800ce68:	f040 8298 	bne.w	800d39c <_dtoa_r+0x95c>
 800ce6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce70:	462a      	mov	r2, r5
 800ce72:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ce76:	f7f3 fe59 	bl	8000b2c <__aeabi_dcmplt>
 800ce7a:	bb38      	cbnz	r0, 800cecc <_dtoa_r+0x48c>
 800ce7c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ce80:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ce84:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	f2c0 8157 	blt.w	800d13a <_dtoa_r+0x6fa>
 800ce8c:	2f0e      	cmp	r7, #14
 800ce8e:	f300 8154 	bgt.w	800d13a <_dtoa_r+0x6fa>
 800ce92:	4b4b      	ldr	r3, [pc, #300]	@ (800cfc0 <_dtoa_r+0x580>)
 800ce94:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ce98:	ed93 7b00 	vldr	d7, [r3]
 800ce9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	ed8d 7b00 	vstr	d7, [sp]
 800cea4:	f280 80e5 	bge.w	800d072 <_dtoa_r+0x632>
 800cea8:	9b03      	ldr	r3, [sp, #12]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	f300 80e1 	bgt.w	800d072 <_dtoa_r+0x632>
 800ceb0:	d10c      	bne.n	800cecc <_dtoa_r+0x48c>
 800ceb2:	4b48      	ldr	r3, [pc, #288]	@ (800cfd4 <_dtoa_r+0x594>)
 800ceb4:	2200      	movs	r2, #0
 800ceb6:	ec51 0b17 	vmov	r0, r1, d7
 800ceba:	f7f3 fbc5 	bl	8000648 <__aeabi_dmul>
 800cebe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cec2:	f7f3 fe47 	bl	8000b54 <__aeabi_dcmpge>
 800cec6:	2800      	cmp	r0, #0
 800cec8:	f000 8266 	beq.w	800d398 <_dtoa_r+0x958>
 800cecc:	2400      	movs	r4, #0
 800cece:	4625      	mov	r5, r4
 800ced0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ced2:	4656      	mov	r6, sl
 800ced4:	ea6f 0803 	mvn.w	r8, r3
 800ced8:	2700      	movs	r7, #0
 800ceda:	4621      	mov	r1, r4
 800cedc:	4648      	mov	r0, r9
 800cede:	f000 fe79 	bl	800dbd4 <_Bfree>
 800cee2:	2d00      	cmp	r5, #0
 800cee4:	f000 80bd 	beq.w	800d062 <_dtoa_r+0x622>
 800cee8:	b12f      	cbz	r7, 800cef6 <_dtoa_r+0x4b6>
 800ceea:	42af      	cmp	r7, r5
 800ceec:	d003      	beq.n	800cef6 <_dtoa_r+0x4b6>
 800ceee:	4639      	mov	r1, r7
 800cef0:	4648      	mov	r0, r9
 800cef2:	f000 fe6f 	bl	800dbd4 <_Bfree>
 800cef6:	4629      	mov	r1, r5
 800cef8:	4648      	mov	r0, r9
 800cefa:	f000 fe6b 	bl	800dbd4 <_Bfree>
 800cefe:	e0b0      	b.n	800d062 <_dtoa_r+0x622>
 800cf00:	07e2      	lsls	r2, r4, #31
 800cf02:	d505      	bpl.n	800cf10 <_dtoa_r+0x4d0>
 800cf04:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cf08:	f7f3 fb9e 	bl	8000648 <__aeabi_dmul>
 800cf0c:	3601      	adds	r6, #1
 800cf0e:	2301      	movs	r3, #1
 800cf10:	1064      	asrs	r4, r4, #1
 800cf12:	3508      	adds	r5, #8
 800cf14:	e762      	b.n	800cddc <_dtoa_r+0x39c>
 800cf16:	2602      	movs	r6, #2
 800cf18:	e765      	b.n	800cde6 <_dtoa_r+0x3a6>
 800cf1a:	9c03      	ldr	r4, [sp, #12]
 800cf1c:	46b8      	mov	r8, r7
 800cf1e:	e784      	b.n	800ce2a <_dtoa_r+0x3ea>
 800cf20:	4b27      	ldr	r3, [pc, #156]	@ (800cfc0 <_dtoa_r+0x580>)
 800cf22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cf24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cf28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cf2c:	4454      	add	r4, sl
 800cf2e:	2900      	cmp	r1, #0
 800cf30:	d054      	beq.n	800cfdc <_dtoa_r+0x59c>
 800cf32:	4929      	ldr	r1, [pc, #164]	@ (800cfd8 <_dtoa_r+0x598>)
 800cf34:	2000      	movs	r0, #0
 800cf36:	f7f3 fcb1 	bl	800089c <__aeabi_ddiv>
 800cf3a:	4633      	mov	r3, r6
 800cf3c:	462a      	mov	r2, r5
 800cf3e:	f7f3 f9cb 	bl	80002d8 <__aeabi_dsub>
 800cf42:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cf46:	4656      	mov	r6, sl
 800cf48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cf4c:	f7f3 fe2c 	bl	8000ba8 <__aeabi_d2iz>
 800cf50:	4605      	mov	r5, r0
 800cf52:	f7f3 fb0f 	bl	8000574 <__aeabi_i2d>
 800cf56:	4602      	mov	r2, r0
 800cf58:	460b      	mov	r3, r1
 800cf5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cf5e:	f7f3 f9bb 	bl	80002d8 <__aeabi_dsub>
 800cf62:	3530      	adds	r5, #48	@ 0x30
 800cf64:	4602      	mov	r2, r0
 800cf66:	460b      	mov	r3, r1
 800cf68:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cf6c:	f806 5b01 	strb.w	r5, [r6], #1
 800cf70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cf74:	f7f3 fdda 	bl	8000b2c <__aeabi_dcmplt>
 800cf78:	2800      	cmp	r0, #0
 800cf7a:	d172      	bne.n	800d062 <_dtoa_r+0x622>
 800cf7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf80:	4911      	ldr	r1, [pc, #68]	@ (800cfc8 <_dtoa_r+0x588>)
 800cf82:	2000      	movs	r0, #0
 800cf84:	f7f3 f9a8 	bl	80002d8 <__aeabi_dsub>
 800cf88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cf8c:	f7f3 fdce 	bl	8000b2c <__aeabi_dcmplt>
 800cf90:	2800      	cmp	r0, #0
 800cf92:	f040 80b4 	bne.w	800d0fe <_dtoa_r+0x6be>
 800cf96:	42a6      	cmp	r6, r4
 800cf98:	f43f af70 	beq.w	800ce7c <_dtoa_r+0x43c>
 800cf9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cfa0:	4b0a      	ldr	r3, [pc, #40]	@ (800cfcc <_dtoa_r+0x58c>)
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	f7f3 fb50 	bl	8000648 <__aeabi_dmul>
 800cfa8:	4b08      	ldr	r3, [pc, #32]	@ (800cfcc <_dtoa_r+0x58c>)
 800cfaa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cfae:	2200      	movs	r2, #0
 800cfb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cfb4:	f7f3 fb48 	bl	8000648 <__aeabi_dmul>
 800cfb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cfbc:	e7c4      	b.n	800cf48 <_dtoa_r+0x508>
 800cfbe:	bf00      	nop
 800cfc0:	0801d250 	.word	0x0801d250
 800cfc4:	0801d228 	.word	0x0801d228
 800cfc8:	3ff00000 	.word	0x3ff00000
 800cfcc:	40240000 	.word	0x40240000
 800cfd0:	401c0000 	.word	0x401c0000
 800cfd4:	40140000 	.word	0x40140000
 800cfd8:	3fe00000 	.word	0x3fe00000
 800cfdc:	4631      	mov	r1, r6
 800cfde:	4628      	mov	r0, r5
 800cfe0:	f7f3 fb32 	bl	8000648 <__aeabi_dmul>
 800cfe4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cfe8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cfea:	4656      	mov	r6, sl
 800cfec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cff0:	f7f3 fdda 	bl	8000ba8 <__aeabi_d2iz>
 800cff4:	4605      	mov	r5, r0
 800cff6:	f7f3 fabd 	bl	8000574 <__aeabi_i2d>
 800cffa:	4602      	mov	r2, r0
 800cffc:	460b      	mov	r3, r1
 800cffe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d002:	f7f3 f969 	bl	80002d8 <__aeabi_dsub>
 800d006:	3530      	adds	r5, #48	@ 0x30
 800d008:	f806 5b01 	strb.w	r5, [r6], #1
 800d00c:	4602      	mov	r2, r0
 800d00e:	460b      	mov	r3, r1
 800d010:	42a6      	cmp	r6, r4
 800d012:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d016:	f04f 0200 	mov.w	r2, #0
 800d01a:	d124      	bne.n	800d066 <_dtoa_r+0x626>
 800d01c:	4baf      	ldr	r3, [pc, #700]	@ (800d2dc <_dtoa_r+0x89c>)
 800d01e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d022:	f7f3 f95b 	bl	80002dc <__adddf3>
 800d026:	4602      	mov	r2, r0
 800d028:	460b      	mov	r3, r1
 800d02a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d02e:	f7f3 fd9b 	bl	8000b68 <__aeabi_dcmpgt>
 800d032:	2800      	cmp	r0, #0
 800d034:	d163      	bne.n	800d0fe <_dtoa_r+0x6be>
 800d036:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d03a:	49a8      	ldr	r1, [pc, #672]	@ (800d2dc <_dtoa_r+0x89c>)
 800d03c:	2000      	movs	r0, #0
 800d03e:	f7f3 f94b 	bl	80002d8 <__aeabi_dsub>
 800d042:	4602      	mov	r2, r0
 800d044:	460b      	mov	r3, r1
 800d046:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d04a:	f7f3 fd6f 	bl	8000b2c <__aeabi_dcmplt>
 800d04e:	2800      	cmp	r0, #0
 800d050:	f43f af14 	beq.w	800ce7c <_dtoa_r+0x43c>
 800d054:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d056:	1e73      	subs	r3, r6, #1
 800d058:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d05a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d05e:	2b30      	cmp	r3, #48	@ 0x30
 800d060:	d0f8      	beq.n	800d054 <_dtoa_r+0x614>
 800d062:	4647      	mov	r7, r8
 800d064:	e03b      	b.n	800d0de <_dtoa_r+0x69e>
 800d066:	4b9e      	ldr	r3, [pc, #632]	@ (800d2e0 <_dtoa_r+0x8a0>)
 800d068:	f7f3 faee 	bl	8000648 <__aeabi_dmul>
 800d06c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d070:	e7bc      	b.n	800cfec <_dtoa_r+0x5ac>
 800d072:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d076:	4656      	mov	r6, sl
 800d078:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d07c:	4620      	mov	r0, r4
 800d07e:	4629      	mov	r1, r5
 800d080:	f7f3 fc0c 	bl	800089c <__aeabi_ddiv>
 800d084:	f7f3 fd90 	bl	8000ba8 <__aeabi_d2iz>
 800d088:	4680      	mov	r8, r0
 800d08a:	f7f3 fa73 	bl	8000574 <__aeabi_i2d>
 800d08e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d092:	f7f3 fad9 	bl	8000648 <__aeabi_dmul>
 800d096:	4602      	mov	r2, r0
 800d098:	460b      	mov	r3, r1
 800d09a:	4620      	mov	r0, r4
 800d09c:	4629      	mov	r1, r5
 800d09e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d0a2:	f7f3 f919 	bl	80002d8 <__aeabi_dsub>
 800d0a6:	f806 4b01 	strb.w	r4, [r6], #1
 800d0aa:	9d03      	ldr	r5, [sp, #12]
 800d0ac:	eba6 040a 	sub.w	r4, r6, sl
 800d0b0:	42a5      	cmp	r5, r4
 800d0b2:	4602      	mov	r2, r0
 800d0b4:	460b      	mov	r3, r1
 800d0b6:	d133      	bne.n	800d120 <_dtoa_r+0x6e0>
 800d0b8:	f7f3 f910 	bl	80002dc <__adddf3>
 800d0bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d0c0:	4604      	mov	r4, r0
 800d0c2:	460d      	mov	r5, r1
 800d0c4:	f7f3 fd50 	bl	8000b68 <__aeabi_dcmpgt>
 800d0c8:	b9c0      	cbnz	r0, 800d0fc <_dtoa_r+0x6bc>
 800d0ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d0ce:	4620      	mov	r0, r4
 800d0d0:	4629      	mov	r1, r5
 800d0d2:	f7f3 fd21 	bl	8000b18 <__aeabi_dcmpeq>
 800d0d6:	b110      	cbz	r0, 800d0de <_dtoa_r+0x69e>
 800d0d8:	f018 0f01 	tst.w	r8, #1
 800d0dc:	d10e      	bne.n	800d0fc <_dtoa_r+0x6bc>
 800d0de:	9902      	ldr	r1, [sp, #8]
 800d0e0:	4648      	mov	r0, r9
 800d0e2:	f000 fd77 	bl	800dbd4 <_Bfree>
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	7033      	strb	r3, [r6, #0]
 800d0ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d0ec:	3701      	adds	r7, #1
 800d0ee:	601f      	str	r7, [r3, #0]
 800d0f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	f000 824b 	beq.w	800d58e <_dtoa_r+0xb4e>
 800d0f8:	601e      	str	r6, [r3, #0]
 800d0fa:	e248      	b.n	800d58e <_dtoa_r+0xb4e>
 800d0fc:	46b8      	mov	r8, r7
 800d0fe:	4633      	mov	r3, r6
 800d100:	461e      	mov	r6, r3
 800d102:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d106:	2a39      	cmp	r2, #57	@ 0x39
 800d108:	d106      	bne.n	800d118 <_dtoa_r+0x6d8>
 800d10a:	459a      	cmp	sl, r3
 800d10c:	d1f8      	bne.n	800d100 <_dtoa_r+0x6c0>
 800d10e:	2230      	movs	r2, #48	@ 0x30
 800d110:	f108 0801 	add.w	r8, r8, #1
 800d114:	f88a 2000 	strb.w	r2, [sl]
 800d118:	781a      	ldrb	r2, [r3, #0]
 800d11a:	3201      	adds	r2, #1
 800d11c:	701a      	strb	r2, [r3, #0]
 800d11e:	e7a0      	b.n	800d062 <_dtoa_r+0x622>
 800d120:	4b6f      	ldr	r3, [pc, #444]	@ (800d2e0 <_dtoa_r+0x8a0>)
 800d122:	2200      	movs	r2, #0
 800d124:	f7f3 fa90 	bl	8000648 <__aeabi_dmul>
 800d128:	2200      	movs	r2, #0
 800d12a:	2300      	movs	r3, #0
 800d12c:	4604      	mov	r4, r0
 800d12e:	460d      	mov	r5, r1
 800d130:	f7f3 fcf2 	bl	8000b18 <__aeabi_dcmpeq>
 800d134:	2800      	cmp	r0, #0
 800d136:	d09f      	beq.n	800d078 <_dtoa_r+0x638>
 800d138:	e7d1      	b.n	800d0de <_dtoa_r+0x69e>
 800d13a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d13c:	2a00      	cmp	r2, #0
 800d13e:	f000 80ea 	beq.w	800d316 <_dtoa_r+0x8d6>
 800d142:	9a07      	ldr	r2, [sp, #28]
 800d144:	2a01      	cmp	r2, #1
 800d146:	f300 80cd 	bgt.w	800d2e4 <_dtoa_r+0x8a4>
 800d14a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d14c:	2a00      	cmp	r2, #0
 800d14e:	f000 80c1 	beq.w	800d2d4 <_dtoa_r+0x894>
 800d152:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d156:	9c08      	ldr	r4, [sp, #32]
 800d158:	9e00      	ldr	r6, [sp, #0]
 800d15a:	9a00      	ldr	r2, [sp, #0]
 800d15c:	441a      	add	r2, r3
 800d15e:	9200      	str	r2, [sp, #0]
 800d160:	9a06      	ldr	r2, [sp, #24]
 800d162:	2101      	movs	r1, #1
 800d164:	441a      	add	r2, r3
 800d166:	4648      	mov	r0, r9
 800d168:	9206      	str	r2, [sp, #24]
 800d16a:	f000 fde7 	bl	800dd3c <__i2b>
 800d16e:	4605      	mov	r5, r0
 800d170:	b166      	cbz	r6, 800d18c <_dtoa_r+0x74c>
 800d172:	9b06      	ldr	r3, [sp, #24]
 800d174:	2b00      	cmp	r3, #0
 800d176:	dd09      	ble.n	800d18c <_dtoa_r+0x74c>
 800d178:	42b3      	cmp	r3, r6
 800d17a:	9a00      	ldr	r2, [sp, #0]
 800d17c:	bfa8      	it	ge
 800d17e:	4633      	movge	r3, r6
 800d180:	1ad2      	subs	r2, r2, r3
 800d182:	9200      	str	r2, [sp, #0]
 800d184:	9a06      	ldr	r2, [sp, #24]
 800d186:	1af6      	subs	r6, r6, r3
 800d188:	1ad3      	subs	r3, r2, r3
 800d18a:	9306      	str	r3, [sp, #24]
 800d18c:	9b08      	ldr	r3, [sp, #32]
 800d18e:	b30b      	cbz	r3, 800d1d4 <_dtoa_r+0x794>
 800d190:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d192:	2b00      	cmp	r3, #0
 800d194:	f000 80c6 	beq.w	800d324 <_dtoa_r+0x8e4>
 800d198:	2c00      	cmp	r4, #0
 800d19a:	f000 80c0 	beq.w	800d31e <_dtoa_r+0x8de>
 800d19e:	4629      	mov	r1, r5
 800d1a0:	4622      	mov	r2, r4
 800d1a2:	4648      	mov	r0, r9
 800d1a4:	f000 fe82 	bl	800deac <__pow5mult>
 800d1a8:	9a02      	ldr	r2, [sp, #8]
 800d1aa:	4601      	mov	r1, r0
 800d1ac:	4605      	mov	r5, r0
 800d1ae:	4648      	mov	r0, r9
 800d1b0:	f000 fdda 	bl	800dd68 <__multiply>
 800d1b4:	9902      	ldr	r1, [sp, #8]
 800d1b6:	4680      	mov	r8, r0
 800d1b8:	4648      	mov	r0, r9
 800d1ba:	f000 fd0b 	bl	800dbd4 <_Bfree>
 800d1be:	9b08      	ldr	r3, [sp, #32]
 800d1c0:	1b1b      	subs	r3, r3, r4
 800d1c2:	9308      	str	r3, [sp, #32]
 800d1c4:	f000 80b1 	beq.w	800d32a <_dtoa_r+0x8ea>
 800d1c8:	9a08      	ldr	r2, [sp, #32]
 800d1ca:	4641      	mov	r1, r8
 800d1cc:	4648      	mov	r0, r9
 800d1ce:	f000 fe6d 	bl	800deac <__pow5mult>
 800d1d2:	9002      	str	r0, [sp, #8]
 800d1d4:	2101      	movs	r1, #1
 800d1d6:	4648      	mov	r0, r9
 800d1d8:	f000 fdb0 	bl	800dd3c <__i2b>
 800d1dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d1de:	4604      	mov	r4, r0
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	f000 81d8 	beq.w	800d596 <_dtoa_r+0xb56>
 800d1e6:	461a      	mov	r2, r3
 800d1e8:	4601      	mov	r1, r0
 800d1ea:	4648      	mov	r0, r9
 800d1ec:	f000 fe5e 	bl	800deac <__pow5mult>
 800d1f0:	9b07      	ldr	r3, [sp, #28]
 800d1f2:	2b01      	cmp	r3, #1
 800d1f4:	4604      	mov	r4, r0
 800d1f6:	f300 809f 	bgt.w	800d338 <_dtoa_r+0x8f8>
 800d1fa:	9b04      	ldr	r3, [sp, #16]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	f040 8097 	bne.w	800d330 <_dtoa_r+0x8f0>
 800d202:	9b05      	ldr	r3, [sp, #20]
 800d204:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d208:	2b00      	cmp	r3, #0
 800d20a:	f040 8093 	bne.w	800d334 <_dtoa_r+0x8f4>
 800d20e:	9b05      	ldr	r3, [sp, #20]
 800d210:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d214:	0d1b      	lsrs	r3, r3, #20
 800d216:	051b      	lsls	r3, r3, #20
 800d218:	b133      	cbz	r3, 800d228 <_dtoa_r+0x7e8>
 800d21a:	9b00      	ldr	r3, [sp, #0]
 800d21c:	3301      	adds	r3, #1
 800d21e:	9300      	str	r3, [sp, #0]
 800d220:	9b06      	ldr	r3, [sp, #24]
 800d222:	3301      	adds	r3, #1
 800d224:	9306      	str	r3, [sp, #24]
 800d226:	2301      	movs	r3, #1
 800d228:	9308      	str	r3, [sp, #32]
 800d22a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	f000 81b8 	beq.w	800d5a2 <_dtoa_r+0xb62>
 800d232:	6923      	ldr	r3, [r4, #16]
 800d234:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d238:	6918      	ldr	r0, [r3, #16]
 800d23a:	f000 fd33 	bl	800dca4 <__hi0bits>
 800d23e:	f1c0 0020 	rsb	r0, r0, #32
 800d242:	9b06      	ldr	r3, [sp, #24]
 800d244:	4418      	add	r0, r3
 800d246:	f010 001f 	ands.w	r0, r0, #31
 800d24a:	f000 8082 	beq.w	800d352 <_dtoa_r+0x912>
 800d24e:	f1c0 0320 	rsb	r3, r0, #32
 800d252:	2b04      	cmp	r3, #4
 800d254:	dd73      	ble.n	800d33e <_dtoa_r+0x8fe>
 800d256:	9b00      	ldr	r3, [sp, #0]
 800d258:	f1c0 001c 	rsb	r0, r0, #28
 800d25c:	4403      	add	r3, r0
 800d25e:	9300      	str	r3, [sp, #0]
 800d260:	9b06      	ldr	r3, [sp, #24]
 800d262:	4403      	add	r3, r0
 800d264:	4406      	add	r6, r0
 800d266:	9306      	str	r3, [sp, #24]
 800d268:	9b00      	ldr	r3, [sp, #0]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	dd05      	ble.n	800d27a <_dtoa_r+0x83a>
 800d26e:	9902      	ldr	r1, [sp, #8]
 800d270:	461a      	mov	r2, r3
 800d272:	4648      	mov	r0, r9
 800d274:	f000 fe74 	bl	800df60 <__lshift>
 800d278:	9002      	str	r0, [sp, #8]
 800d27a:	9b06      	ldr	r3, [sp, #24]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	dd05      	ble.n	800d28c <_dtoa_r+0x84c>
 800d280:	4621      	mov	r1, r4
 800d282:	461a      	mov	r2, r3
 800d284:	4648      	mov	r0, r9
 800d286:	f000 fe6b 	bl	800df60 <__lshift>
 800d28a:	4604      	mov	r4, r0
 800d28c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d061      	beq.n	800d356 <_dtoa_r+0x916>
 800d292:	9802      	ldr	r0, [sp, #8]
 800d294:	4621      	mov	r1, r4
 800d296:	f000 fecf 	bl	800e038 <__mcmp>
 800d29a:	2800      	cmp	r0, #0
 800d29c:	da5b      	bge.n	800d356 <_dtoa_r+0x916>
 800d29e:	2300      	movs	r3, #0
 800d2a0:	9902      	ldr	r1, [sp, #8]
 800d2a2:	220a      	movs	r2, #10
 800d2a4:	4648      	mov	r0, r9
 800d2a6:	f000 fcb7 	bl	800dc18 <__multadd>
 800d2aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2ac:	9002      	str	r0, [sp, #8]
 800d2ae:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	f000 8177 	beq.w	800d5a6 <_dtoa_r+0xb66>
 800d2b8:	4629      	mov	r1, r5
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	220a      	movs	r2, #10
 800d2be:	4648      	mov	r0, r9
 800d2c0:	f000 fcaa 	bl	800dc18 <__multadd>
 800d2c4:	f1bb 0f00 	cmp.w	fp, #0
 800d2c8:	4605      	mov	r5, r0
 800d2ca:	dc6f      	bgt.n	800d3ac <_dtoa_r+0x96c>
 800d2cc:	9b07      	ldr	r3, [sp, #28]
 800d2ce:	2b02      	cmp	r3, #2
 800d2d0:	dc49      	bgt.n	800d366 <_dtoa_r+0x926>
 800d2d2:	e06b      	b.n	800d3ac <_dtoa_r+0x96c>
 800d2d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d2d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d2da:	e73c      	b.n	800d156 <_dtoa_r+0x716>
 800d2dc:	3fe00000 	.word	0x3fe00000
 800d2e0:	40240000 	.word	0x40240000
 800d2e4:	9b03      	ldr	r3, [sp, #12]
 800d2e6:	1e5c      	subs	r4, r3, #1
 800d2e8:	9b08      	ldr	r3, [sp, #32]
 800d2ea:	42a3      	cmp	r3, r4
 800d2ec:	db09      	blt.n	800d302 <_dtoa_r+0x8c2>
 800d2ee:	1b1c      	subs	r4, r3, r4
 800d2f0:	9b03      	ldr	r3, [sp, #12]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	f6bf af30 	bge.w	800d158 <_dtoa_r+0x718>
 800d2f8:	9b00      	ldr	r3, [sp, #0]
 800d2fa:	9a03      	ldr	r2, [sp, #12]
 800d2fc:	1a9e      	subs	r6, r3, r2
 800d2fe:	2300      	movs	r3, #0
 800d300:	e72b      	b.n	800d15a <_dtoa_r+0x71a>
 800d302:	9b08      	ldr	r3, [sp, #32]
 800d304:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d306:	9408      	str	r4, [sp, #32]
 800d308:	1ae3      	subs	r3, r4, r3
 800d30a:	441a      	add	r2, r3
 800d30c:	9e00      	ldr	r6, [sp, #0]
 800d30e:	9b03      	ldr	r3, [sp, #12]
 800d310:	920d      	str	r2, [sp, #52]	@ 0x34
 800d312:	2400      	movs	r4, #0
 800d314:	e721      	b.n	800d15a <_dtoa_r+0x71a>
 800d316:	9c08      	ldr	r4, [sp, #32]
 800d318:	9e00      	ldr	r6, [sp, #0]
 800d31a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d31c:	e728      	b.n	800d170 <_dtoa_r+0x730>
 800d31e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d322:	e751      	b.n	800d1c8 <_dtoa_r+0x788>
 800d324:	9a08      	ldr	r2, [sp, #32]
 800d326:	9902      	ldr	r1, [sp, #8]
 800d328:	e750      	b.n	800d1cc <_dtoa_r+0x78c>
 800d32a:	f8cd 8008 	str.w	r8, [sp, #8]
 800d32e:	e751      	b.n	800d1d4 <_dtoa_r+0x794>
 800d330:	2300      	movs	r3, #0
 800d332:	e779      	b.n	800d228 <_dtoa_r+0x7e8>
 800d334:	9b04      	ldr	r3, [sp, #16]
 800d336:	e777      	b.n	800d228 <_dtoa_r+0x7e8>
 800d338:	2300      	movs	r3, #0
 800d33a:	9308      	str	r3, [sp, #32]
 800d33c:	e779      	b.n	800d232 <_dtoa_r+0x7f2>
 800d33e:	d093      	beq.n	800d268 <_dtoa_r+0x828>
 800d340:	9a00      	ldr	r2, [sp, #0]
 800d342:	331c      	adds	r3, #28
 800d344:	441a      	add	r2, r3
 800d346:	9200      	str	r2, [sp, #0]
 800d348:	9a06      	ldr	r2, [sp, #24]
 800d34a:	441a      	add	r2, r3
 800d34c:	441e      	add	r6, r3
 800d34e:	9206      	str	r2, [sp, #24]
 800d350:	e78a      	b.n	800d268 <_dtoa_r+0x828>
 800d352:	4603      	mov	r3, r0
 800d354:	e7f4      	b.n	800d340 <_dtoa_r+0x900>
 800d356:	9b03      	ldr	r3, [sp, #12]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	46b8      	mov	r8, r7
 800d35c:	dc20      	bgt.n	800d3a0 <_dtoa_r+0x960>
 800d35e:	469b      	mov	fp, r3
 800d360:	9b07      	ldr	r3, [sp, #28]
 800d362:	2b02      	cmp	r3, #2
 800d364:	dd1e      	ble.n	800d3a4 <_dtoa_r+0x964>
 800d366:	f1bb 0f00 	cmp.w	fp, #0
 800d36a:	f47f adb1 	bne.w	800ced0 <_dtoa_r+0x490>
 800d36e:	4621      	mov	r1, r4
 800d370:	465b      	mov	r3, fp
 800d372:	2205      	movs	r2, #5
 800d374:	4648      	mov	r0, r9
 800d376:	f000 fc4f 	bl	800dc18 <__multadd>
 800d37a:	4601      	mov	r1, r0
 800d37c:	4604      	mov	r4, r0
 800d37e:	9802      	ldr	r0, [sp, #8]
 800d380:	f000 fe5a 	bl	800e038 <__mcmp>
 800d384:	2800      	cmp	r0, #0
 800d386:	f77f ada3 	ble.w	800ced0 <_dtoa_r+0x490>
 800d38a:	4656      	mov	r6, sl
 800d38c:	2331      	movs	r3, #49	@ 0x31
 800d38e:	f806 3b01 	strb.w	r3, [r6], #1
 800d392:	f108 0801 	add.w	r8, r8, #1
 800d396:	e59f      	b.n	800ced8 <_dtoa_r+0x498>
 800d398:	9c03      	ldr	r4, [sp, #12]
 800d39a:	46b8      	mov	r8, r7
 800d39c:	4625      	mov	r5, r4
 800d39e:	e7f4      	b.n	800d38a <_dtoa_r+0x94a>
 800d3a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d3a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	f000 8101 	beq.w	800d5ae <_dtoa_r+0xb6e>
 800d3ac:	2e00      	cmp	r6, #0
 800d3ae:	dd05      	ble.n	800d3bc <_dtoa_r+0x97c>
 800d3b0:	4629      	mov	r1, r5
 800d3b2:	4632      	mov	r2, r6
 800d3b4:	4648      	mov	r0, r9
 800d3b6:	f000 fdd3 	bl	800df60 <__lshift>
 800d3ba:	4605      	mov	r5, r0
 800d3bc:	9b08      	ldr	r3, [sp, #32]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d05c      	beq.n	800d47c <_dtoa_r+0xa3c>
 800d3c2:	6869      	ldr	r1, [r5, #4]
 800d3c4:	4648      	mov	r0, r9
 800d3c6:	f000 fbc5 	bl	800db54 <_Balloc>
 800d3ca:	4606      	mov	r6, r0
 800d3cc:	b928      	cbnz	r0, 800d3da <_dtoa_r+0x99a>
 800d3ce:	4b82      	ldr	r3, [pc, #520]	@ (800d5d8 <_dtoa_r+0xb98>)
 800d3d0:	4602      	mov	r2, r0
 800d3d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d3d6:	f7ff bb4a 	b.w	800ca6e <_dtoa_r+0x2e>
 800d3da:	692a      	ldr	r2, [r5, #16]
 800d3dc:	3202      	adds	r2, #2
 800d3de:	0092      	lsls	r2, r2, #2
 800d3e0:	f105 010c 	add.w	r1, r5, #12
 800d3e4:	300c      	adds	r0, #12
 800d3e6:	f7ff fa95 	bl	800c914 <memcpy>
 800d3ea:	2201      	movs	r2, #1
 800d3ec:	4631      	mov	r1, r6
 800d3ee:	4648      	mov	r0, r9
 800d3f0:	f000 fdb6 	bl	800df60 <__lshift>
 800d3f4:	f10a 0301 	add.w	r3, sl, #1
 800d3f8:	9300      	str	r3, [sp, #0]
 800d3fa:	eb0a 030b 	add.w	r3, sl, fp
 800d3fe:	9308      	str	r3, [sp, #32]
 800d400:	9b04      	ldr	r3, [sp, #16]
 800d402:	f003 0301 	and.w	r3, r3, #1
 800d406:	462f      	mov	r7, r5
 800d408:	9306      	str	r3, [sp, #24]
 800d40a:	4605      	mov	r5, r0
 800d40c:	9b00      	ldr	r3, [sp, #0]
 800d40e:	9802      	ldr	r0, [sp, #8]
 800d410:	4621      	mov	r1, r4
 800d412:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800d416:	f7ff fa8b 	bl	800c930 <quorem>
 800d41a:	4603      	mov	r3, r0
 800d41c:	3330      	adds	r3, #48	@ 0x30
 800d41e:	9003      	str	r0, [sp, #12]
 800d420:	4639      	mov	r1, r7
 800d422:	9802      	ldr	r0, [sp, #8]
 800d424:	9309      	str	r3, [sp, #36]	@ 0x24
 800d426:	f000 fe07 	bl	800e038 <__mcmp>
 800d42a:	462a      	mov	r2, r5
 800d42c:	9004      	str	r0, [sp, #16]
 800d42e:	4621      	mov	r1, r4
 800d430:	4648      	mov	r0, r9
 800d432:	f000 fe1d 	bl	800e070 <__mdiff>
 800d436:	68c2      	ldr	r2, [r0, #12]
 800d438:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d43a:	4606      	mov	r6, r0
 800d43c:	bb02      	cbnz	r2, 800d480 <_dtoa_r+0xa40>
 800d43e:	4601      	mov	r1, r0
 800d440:	9802      	ldr	r0, [sp, #8]
 800d442:	f000 fdf9 	bl	800e038 <__mcmp>
 800d446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d448:	4602      	mov	r2, r0
 800d44a:	4631      	mov	r1, r6
 800d44c:	4648      	mov	r0, r9
 800d44e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d450:	9309      	str	r3, [sp, #36]	@ 0x24
 800d452:	f000 fbbf 	bl	800dbd4 <_Bfree>
 800d456:	9b07      	ldr	r3, [sp, #28]
 800d458:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d45a:	9e00      	ldr	r6, [sp, #0]
 800d45c:	ea42 0103 	orr.w	r1, r2, r3
 800d460:	9b06      	ldr	r3, [sp, #24]
 800d462:	4319      	orrs	r1, r3
 800d464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d466:	d10d      	bne.n	800d484 <_dtoa_r+0xa44>
 800d468:	2b39      	cmp	r3, #57	@ 0x39
 800d46a:	d027      	beq.n	800d4bc <_dtoa_r+0xa7c>
 800d46c:	9a04      	ldr	r2, [sp, #16]
 800d46e:	2a00      	cmp	r2, #0
 800d470:	dd01      	ble.n	800d476 <_dtoa_r+0xa36>
 800d472:	9b03      	ldr	r3, [sp, #12]
 800d474:	3331      	adds	r3, #49	@ 0x31
 800d476:	f88b 3000 	strb.w	r3, [fp]
 800d47a:	e52e      	b.n	800ceda <_dtoa_r+0x49a>
 800d47c:	4628      	mov	r0, r5
 800d47e:	e7b9      	b.n	800d3f4 <_dtoa_r+0x9b4>
 800d480:	2201      	movs	r2, #1
 800d482:	e7e2      	b.n	800d44a <_dtoa_r+0xa0a>
 800d484:	9904      	ldr	r1, [sp, #16]
 800d486:	2900      	cmp	r1, #0
 800d488:	db04      	blt.n	800d494 <_dtoa_r+0xa54>
 800d48a:	9807      	ldr	r0, [sp, #28]
 800d48c:	4301      	orrs	r1, r0
 800d48e:	9806      	ldr	r0, [sp, #24]
 800d490:	4301      	orrs	r1, r0
 800d492:	d120      	bne.n	800d4d6 <_dtoa_r+0xa96>
 800d494:	2a00      	cmp	r2, #0
 800d496:	ddee      	ble.n	800d476 <_dtoa_r+0xa36>
 800d498:	9902      	ldr	r1, [sp, #8]
 800d49a:	9300      	str	r3, [sp, #0]
 800d49c:	2201      	movs	r2, #1
 800d49e:	4648      	mov	r0, r9
 800d4a0:	f000 fd5e 	bl	800df60 <__lshift>
 800d4a4:	4621      	mov	r1, r4
 800d4a6:	9002      	str	r0, [sp, #8]
 800d4a8:	f000 fdc6 	bl	800e038 <__mcmp>
 800d4ac:	2800      	cmp	r0, #0
 800d4ae:	9b00      	ldr	r3, [sp, #0]
 800d4b0:	dc02      	bgt.n	800d4b8 <_dtoa_r+0xa78>
 800d4b2:	d1e0      	bne.n	800d476 <_dtoa_r+0xa36>
 800d4b4:	07da      	lsls	r2, r3, #31
 800d4b6:	d5de      	bpl.n	800d476 <_dtoa_r+0xa36>
 800d4b8:	2b39      	cmp	r3, #57	@ 0x39
 800d4ba:	d1da      	bne.n	800d472 <_dtoa_r+0xa32>
 800d4bc:	2339      	movs	r3, #57	@ 0x39
 800d4be:	f88b 3000 	strb.w	r3, [fp]
 800d4c2:	4633      	mov	r3, r6
 800d4c4:	461e      	mov	r6, r3
 800d4c6:	3b01      	subs	r3, #1
 800d4c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d4cc:	2a39      	cmp	r2, #57	@ 0x39
 800d4ce:	d04e      	beq.n	800d56e <_dtoa_r+0xb2e>
 800d4d0:	3201      	adds	r2, #1
 800d4d2:	701a      	strb	r2, [r3, #0]
 800d4d4:	e501      	b.n	800ceda <_dtoa_r+0x49a>
 800d4d6:	2a00      	cmp	r2, #0
 800d4d8:	dd03      	ble.n	800d4e2 <_dtoa_r+0xaa2>
 800d4da:	2b39      	cmp	r3, #57	@ 0x39
 800d4dc:	d0ee      	beq.n	800d4bc <_dtoa_r+0xa7c>
 800d4de:	3301      	adds	r3, #1
 800d4e0:	e7c9      	b.n	800d476 <_dtoa_r+0xa36>
 800d4e2:	9a00      	ldr	r2, [sp, #0]
 800d4e4:	9908      	ldr	r1, [sp, #32]
 800d4e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d4ea:	428a      	cmp	r2, r1
 800d4ec:	d028      	beq.n	800d540 <_dtoa_r+0xb00>
 800d4ee:	9902      	ldr	r1, [sp, #8]
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	220a      	movs	r2, #10
 800d4f4:	4648      	mov	r0, r9
 800d4f6:	f000 fb8f 	bl	800dc18 <__multadd>
 800d4fa:	42af      	cmp	r7, r5
 800d4fc:	9002      	str	r0, [sp, #8]
 800d4fe:	f04f 0300 	mov.w	r3, #0
 800d502:	f04f 020a 	mov.w	r2, #10
 800d506:	4639      	mov	r1, r7
 800d508:	4648      	mov	r0, r9
 800d50a:	d107      	bne.n	800d51c <_dtoa_r+0xadc>
 800d50c:	f000 fb84 	bl	800dc18 <__multadd>
 800d510:	4607      	mov	r7, r0
 800d512:	4605      	mov	r5, r0
 800d514:	9b00      	ldr	r3, [sp, #0]
 800d516:	3301      	adds	r3, #1
 800d518:	9300      	str	r3, [sp, #0]
 800d51a:	e777      	b.n	800d40c <_dtoa_r+0x9cc>
 800d51c:	f000 fb7c 	bl	800dc18 <__multadd>
 800d520:	4629      	mov	r1, r5
 800d522:	4607      	mov	r7, r0
 800d524:	2300      	movs	r3, #0
 800d526:	220a      	movs	r2, #10
 800d528:	4648      	mov	r0, r9
 800d52a:	f000 fb75 	bl	800dc18 <__multadd>
 800d52e:	4605      	mov	r5, r0
 800d530:	e7f0      	b.n	800d514 <_dtoa_r+0xad4>
 800d532:	f1bb 0f00 	cmp.w	fp, #0
 800d536:	bfcc      	ite	gt
 800d538:	465e      	movgt	r6, fp
 800d53a:	2601      	movle	r6, #1
 800d53c:	4456      	add	r6, sl
 800d53e:	2700      	movs	r7, #0
 800d540:	9902      	ldr	r1, [sp, #8]
 800d542:	9300      	str	r3, [sp, #0]
 800d544:	2201      	movs	r2, #1
 800d546:	4648      	mov	r0, r9
 800d548:	f000 fd0a 	bl	800df60 <__lshift>
 800d54c:	4621      	mov	r1, r4
 800d54e:	9002      	str	r0, [sp, #8]
 800d550:	f000 fd72 	bl	800e038 <__mcmp>
 800d554:	2800      	cmp	r0, #0
 800d556:	dcb4      	bgt.n	800d4c2 <_dtoa_r+0xa82>
 800d558:	d102      	bne.n	800d560 <_dtoa_r+0xb20>
 800d55a:	9b00      	ldr	r3, [sp, #0]
 800d55c:	07db      	lsls	r3, r3, #31
 800d55e:	d4b0      	bmi.n	800d4c2 <_dtoa_r+0xa82>
 800d560:	4633      	mov	r3, r6
 800d562:	461e      	mov	r6, r3
 800d564:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d568:	2a30      	cmp	r2, #48	@ 0x30
 800d56a:	d0fa      	beq.n	800d562 <_dtoa_r+0xb22>
 800d56c:	e4b5      	b.n	800ceda <_dtoa_r+0x49a>
 800d56e:	459a      	cmp	sl, r3
 800d570:	d1a8      	bne.n	800d4c4 <_dtoa_r+0xa84>
 800d572:	2331      	movs	r3, #49	@ 0x31
 800d574:	f108 0801 	add.w	r8, r8, #1
 800d578:	f88a 3000 	strb.w	r3, [sl]
 800d57c:	e4ad      	b.n	800ceda <_dtoa_r+0x49a>
 800d57e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d580:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d5dc <_dtoa_r+0xb9c>
 800d584:	b11b      	cbz	r3, 800d58e <_dtoa_r+0xb4e>
 800d586:	f10a 0308 	add.w	r3, sl, #8
 800d58a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d58c:	6013      	str	r3, [r2, #0]
 800d58e:	4650      	mov	r0, sl
 800d590:	b017      	add	sp, #92	@ 0x5c
 800d592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d596:	9b07      	ldr	r3, [sp, #28]
 800d598:	2b01      	cmp	r3, #1
 800d59a:	f77f ae2e 	ble.w	800d1fa <_dtoa_r+0x7ba>
 800d59e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d5a0:	9308      	str	r3, [sp, #32]
 800d5a2:	2001      	movs	r0, #1
 800d5a4:	e64d      	b.n	800d242 <_dtoa_r+0x802>
 800d5a6:	f1bb 0f00 	cmp.w	fp, #0
 800d5aa:	f77f aed9 	ble.w	800d360 <_dtoa_r+0x920>
 800d5ae:	4656      	mov	r6, sl
 800d5b0:	9802      	ldr	r0, [sp, #8]
 800d5b2:	4621      	mov	r1, r4
 800d5b4:	f7ff f9bc 	bl	800c930 <quorem>
 800d5b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d5bc:	f806 3b01 	strb.w	r3, [r6], #1
 800d5c0:	eba6 020a 	sub.w	r2, r6, sl
 800d5c4:	4593      	cmp	fp, r2
 800d5c6:	ddb4      	ble.n	800d532 <_dtoa_r+0xaf2>
 800d5c8:	9902      	ldr	r1, [sp, #8]
 800d5ca:	2300      	movs	r3, #0
 800d5cc:	220a      	movs	r2, #10
 800d5ce:	4648      	mov	r0, r9
 800d5d0:	f000 fb22 	bl	800dc18 <__multadd>
 800d5d4:	9002      	str	r0, [sp, #8]
 800d5d6:	e7eb      	b.n	800d5b0 <_dtoa_r+0xb70>
 800d5d8:	0801d154 	.word	0x0801d154
 800d5dc:	0801d0d8 	.word	0x0801d0d8

0800d5e0 <__ssputs_r>:
 800d5e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5e4:	688e      	ldr	r6, [r1, #8]
 800d5e6:	461f      	mov	r7, r3
 800d5e8:	42be      	cmp	r6, r7
 800d5ea:	680b      	ldr	r3, [r1, #0]
 800d5ec:	4682      	mov	sl, r0
 800d5ee:	460c      	mov	r4, r1
 800d5f0:	4690      	mov	r8, r2
 800d5f2:	d82d      	bhi.n	800d650 <__ssputs_r+0x70>
 800d5f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d5f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d5fc:	d026      	beq.n	800d64c <__ssputs_r+0x6c>
 800d5fe:	6965      	ldr	r5, [r4, #20]
 800d600:	6909      	ldr	r1, [r1, #16]
 800d602:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d606:	eba3 0901 	sub.w	r9, r3, r1
 800d60a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d60e:	1c7b      	adds	r3, r7, #1
 800d610:	444b      	add	r3, r9
 800d612:	106d      	asrs	r5, r5, #1
 800d614:	429d      	cmp	r5, r3
 800d616:	bf38      	it	cc
 800d618:	461d      	movcc	r5, r3
 800d61a:	0553      	lsls	r3, r2, #21
 800d61c:	d527      	bpl.n	800d66e <__ssputs_r+0x8e>
 800d61e:	4629      	mov	r1, r5
 800d620:	f000 f960 	bl	800d8e4 <_malloc_r>
 800d624:	4606      	mov	r6, r0
 800d626:	b360      	cbz	r0, 800d682 <__ssputs_r+0xa2>
 800d628:	6921      	ldr	r1, [r4, #16]
 800d62a:	464a      	mov	r2, r9
 800d62c:	f7ff f972 	bl	800c914 <memcpy>
 800d630:	89a3      	ldrh	r3, [r4, #12]
 800d632:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d63a:	81a3      	strh	r3, [r4, #12]
 800d63c:	6126      	str	r6, [r4, #16]
 800d63e:	6165      	str	r5, [r4, #20]
 800d640:	444e      	add	r6, r9
 800d642:	eba5 0509 	sub.w	r5, r5, r9
 800d646:	6026      	str	r6, [r4, #0]
 800d648:	60a5      	str	r5, [r4, #8]
 800d64a:	463e      	mov	r6, r7
 800d64c:	42be      	cmp	r6, r7
 800d64e:	d900      	bls.n	800d652 <__ssputs_r+0x72>
 800d650:	463e      	mov	r6, r7
 800d652:	6820      	ldr	r0, [r4, #0]
 800d654:	4632      	mov	r2, r6
 800d656:	4641      	mov	r1, r8
 800d658:	f000 ff5e 	bl	800e518 <memmove>
 800d65c:	68a3      	ldr	r3, [r4, #8]
 800d65e:	1b9b      	subs	r3, r3, r6
 800d660:	60a3      	str	r3, [r4, #8]
 800d662:	6823      	ldr	r3, [r4, #0]
 800d664:	4433      	add	r3, r6
 800d666:	6023      	str	r3, [r4, #0]
 800d668:	2000      	movs	r0, #0
 800d66a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d66e:	462a      	mov	r2, r5
 800d670:	f000 fe2d 	bl	800e2ce <_realloc_r>
 800d674:	4606      	mov	r6, r0
 800d676:	2800      	cmp	r0, #0
 800d678:	d1e0      	bne.n	800d63c <__ssputs_r+0x5c>
 800d67a:	6921      	ldr	r1, [r4, #16]
 800d67c:	4650      	mov	r0, sl
 800d67e:	f001 f80f 	bl	800e6a0 <_free_r>
 800d682:	230c      	movs	r3, #12
 800d684:	f8ca 3000 	str.w	r3, [sl]
 800d688:	89a3      	ldrh	r3, [r4, #12]
 800d68a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d68e:	81a3      	strh	r3, [r4, #12]
 800d690:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d694:	e7e9      	b.n	800d66a <__ssputs_r+0x8a>
	...

0800d698 <_svfiprintf_r>:
 800d698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d69c:	4698      	mov	r8, r3
 800d69e:	898b      	ldrh	r3, [r1, #12]
 800d6a0:	061b      	lsls	r3, r3, #24
 800d6a2:	b09d      	sub	sp, #116	@ 0x74
 800d6a4:	4607      	mov	r7, r0
 800d6a6:	460d      	mov	r5, r1
 800d6a8:	4614      	mov	r4, r2
 800d6aa:	d510      	bpl.n	800d6ce <_svfiprintf_r+0x36>
 800d6ac:	690b      	ldr	r3, [r1, #16]
 800d6ae:	b973      	cbnz	r3, 800d6ce <_svfiprintf_r+0x36>
 800d6b0:	2140      	movs	r1, #64	@ 0x40
 800d6b2:	f000 f917 	bl	800d8e4 <_malloc_r>
 800d6b6:	6028      	str	r0, [r5, #0]
 800d6b8:	6128      	str	r0, [r5, #16]
 800d6ba:	b930      	cbnz	r0, 800d6ca <_svfiprintf_r+0x32>
 800d6bc:	230c      	movs	r3, #12
 800d6be:	603b      	str	r3, [r7, #0]
 800d6c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d6c4:	b01d      	add	sp, #116	@ 0x74
 800d6c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6ca:	2340      	movs	r3, #64	@ 0x40
 800d6cc:	616b      	str	r3, [r5, #20]
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6d2:	2320      	movs	r3, #32
 800d6d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6d8:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6dc:	2330      	movs	r3, #48	@ 0x30
 800d6de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d87c <_svfiprintf_r+0x1e4>
 800d6e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6e6:	f04f 0901 	mov.w	r9, #1
 800d6ea:	4623      	mov	r3, r4
 800d6ec:	469a      	mov	sl, r3
 800d6ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6f2:	b10a      	cbz	r2, 800d6f8 <_svfiprintf_r+0x60>
 800d6f4:	2a25      	cmp	r2, #37	@ 0x25
 800d6f6:	d1f9      	bne.n	800d6ec <_svfiprintf_r+0x54>
 800d6f8:	ebba 0b04 	subs.w	fp, sl, r4
 800d6fc:	d00b      	beq.n	800d716 <_svfiprintf_r+0x7e>
 800d6fe:	465b      	mov	r3, fp
 800d700:	4622      	mov	r2, r4
 800d702:	4629      	mov	r1, r5
 800d704:	4638      	mov	r0, r7
 800d706:	f7ff ff6b 	bl	800d5e0 <__ssputs_r>
 800d70a:	3001      	adds	r0, #1
 800d70c:	f000 80a7 	beq.w	800d85e <_svfiprintf_r+0x1c6>
 800d710:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d712:	445a      	add	r2, fp
 800d714:	9209      	str	r2, [sp, #36]	@ 0x24
 800d716:	f89a 3000 	ldrb.w	r3, [sl]
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	f000 809f 	beq.w	800d85e <_svfiprintf_r+0x1c6>
 800d720:	2300      	movs	r3, #0
 800d722:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d726:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d72a:	f10a 0a01 	add.w	sl, sl, #1
 800d72e:	9304      	str	r3, [sp, #16]
 800d730:	9307      	str	r3, [sp, #28]
 800d732:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d736:	931a      	str	r3, [sp, #104]	@ 0x68
 800d738:	4654      	mov	r4, sl
 800d73a:	2205      	movs	r2, #5
 800d73c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d740:	484e      	ldr	r0, [pc, #312]	@ (800d87c <_svfiprintf_r+0x1e4>)
 800d742:	f7f2 fd6d 	bl	8000220 <memchr>
 800d746:	9a04      	ldr	r2, [sp, #16]
 800d748:	b9d8      	cbnz	r0, 800d782 <_svfiprintf_r+0xea>
 800d74a:	06d0      	lsls	r0, r2, #27
 800d74c:	bf44      	itt	mi
 800d74e:	2320      	movmi	r3, #32
 800d750:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d754:	0711      	lsls	r1, r2, #28
 800d756:	bf44      	itt	mi
 800d758:	232b      	movmi	r3, #43	@ 0x2b
 800d75a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d75e:	f89a 3000 	ldrb.w	r3, [sl]
 800d762:	2b2a      	cmp	r3, #42	@ 0x2a
 800d764:	d015      	beq.n	800d792 <_svfiprintf_r+0xfa>
 800d766:	9a07      	ldr	r2, [sp, #28]
 800d768:	4654      	mov	r4, sl
 800d76a:	2000      	movs	r0, #0
 800d76c:	f04f 0c0a 	mov.w	ip, #10
 800d770:	4621      	mov	r1, r4
 800d772:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d776:	3b30      	subs	r3, #48	@ 0x30
 800d778:	2b09      	cmp	r3, #9
 800d77a:	d94b      	bls.n	800d814 <_svfiprintf_r+0x17c>
 800d77c:	b1b0      	cbz	r0, 800d7ac <_svfiprintf_r+0x114>
 800d77e:	9207      	str	r2, [sp, #28]
 800d780:	e014      	b.n	800d7ac <_svfiprintf_r+0x114>
 800d782:	eba0 0308 	sub.w	r3, r0, r8
 800d786:	fa09 f303 	lsl.w	r3, r9, r3
 800d78a:	4313      	orrs	r3, r2
 800d78c:	9304      	str	r3, [sp, #16]
 800d78e:	46a2      	mov	sl, r4
 800d790:	e7d2      	b.n	800d738 <_svfiprintf_r+0xa0>
 800d792:	9b03      	ldr	r3, [sp, #12]
 800d794:	1d19      	adds	r1, r3, #4
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	9103      	str	r1, [sp, #12]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	bfbb      	ittet	lt
 800d79e:	425b      	neglt	r3, r3
 800d7a0:	f042 0202 	orrlt.w	r2, r2, #2
 800d7a4:	9307      	strge	r3, [sp, #28]
 800d7a6:	9307      	strlt	r3, [sp, #28]
 800d7a8:	bfb8      	it	lt
 800d7aa:	9204      	strlt	r2, [sp, #16]
 800d7ac:	7823      	ldrb	r3, [r4, #0]
 800d7ae:	2b2e      	cmp	r3, #46	@ 0x2e
 800d7b0:	d10a      	bne.n	800d7c8 <_svfiprintf_r+0x130>
 800d7b2:	7863      	ldrb	r3, [r4, #1]
 800d7b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7b6:	d132      	bne.n	800d81e <_svfiprintf_r+0x186>
 800d7b8:	9b03      	ldr	r3, [sp, #12]
 800d7ba:	1d1a      	adds	r2, r3, #4
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	9203      	str	r2, [sp, #12]
 800d7c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d7c4:	3402      	adds	r4, #2
 800d7c6:	9305      	str	r3, [sp, #20]
 800d7c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d88c <_svfiprintf_r+0x1f4>
 800d7cc:	7821      	ldrb	r1, [r4, #0]
 800d7ce:	2203      	movs	r2, #3
 800d7d0:	4650      	mov	r0, sl
 800d7d2:	f7f2 fd25 	bl	8000220 <memchr>
 800d7d6:	b138      	cbz	r0, 800d7e8 <_svfiprintf_r+0x150>
 800d7d8:	9b04      	ldr	r3, [sp, #16]
 800d7da:	eba0 000a 	sub.w	r0, r0, sl
 800d7de:	2240      	movs	r2, #64	@ 0x40
 800d7e0:	4082      	lsls	r2, r0
 800d7e2:	4313      	orrs	r3, r2
 800d7e4:	3401      	adds	r4, #1
 800d7e6:	9304      	str	r3, [sp, #16]
 800d7e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7ec:	4824      	ldr	r0, [pc, #144]	@ (800d880 <_svfiprintf_r+0x1e8>)
 800d7ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d7f2:	2206      	movs	r2, #6
 800d7f4:	f7f2 fd14 	bl	8000220 <memchr>
 800d7f8:	2800      	cmp	r0, #0
 800d7fa:	d036      	beq.n	800d86a <_svfiprintf_r+0x1d2>
 800d7fc:	4b21      	ldr	r3, [pc, #132]	@ (800d884 <_svfiprintf_r+0x1ec>)
 800d7fe:	bb1b      	cbnz	r3, 800d848 <_svfiprintf_r+0x1b0>
 800d800:	9b03      	ldr	r3, [sp, #12]
 800d802:	3307      	adds	r3, #7
 800d804:	f023 0307 	bic.w	r3, r3, #7
 800d808:	3308      	adds	r3, #8
 800d80a:	9303      	str	r3, [sp, #12]
 800d80c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d80e:	4433      	add	r3, r6
 800d810:	9309      	str	r3, [sp, #36]	@ 0x24
 800d812:	e76a      	b.n	800d6ea <_svfiprintf_r+0x52>
 800d814:	fb0c 3202 	mla	r2, ip, r2, r3
 800d818:	460c      	mov	r4, r1
 800d81a:	2001      	movs	r0, #1
 800d81c:	e7a8      	b.n	800d770 <_svfiprintf_r+0xd8>
 800d81e:	2300      	movs	r3, #0
 800d820:	3401      	adds	r4, #1
 800d822:	9305      	str	r3, [sp, #20]
 800d824:	4619      	mov	r1, r3
 800d826:	f04f 0c0a 	mov.w	ip, #10
 800d82a:	4620      	mov	r0, r4
 800d82c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d830:	3a30      	subs	r2, #48	@ 0x30
 800d832:	2a09      	cmp	r2, #9
 800d834:	d903      	bls.n	800d83e <_svfiprintf_r+0x1a6>
 800d836:	2b00      	cmp	r3, #0
 800d838:	d0c6      	beq.n	800d7c8 <_svfiprintf_r+0x130>
 800d83a:	9105      	str	r1, [sp, #20]
 800d83c:	e7c4      	b.n	800d7c8 <_svfiprintf_r+0x130>
 800d83e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d842:	4604      	mov	r4, r0
 800d844:	2301      	movs	r3, #1
 800d846:	e7f0      	b.n	800d82a <_svfiprintf_r+0x192>
 800d848:	ab03      	add	r3, sp, #12
 800d84a:	9300      	str	r3, [sp, #0]
 800d84c:	462a      	mov	r2, r5
 800d84e:	4b0e      	ldr	r3, [pc, #56]	@ (800d888 <_svfiprintf_r+0x1f0>)
 800d850:	a904      	add	r1, sp, #16
 800d852:	4638      	mov	r0, r7
 800d854:	f7fe fb18 	bl	800be88 <_printf_float>
 800d858:	1c42      	adds	r2, r0, #1
 800d85a:	4606      	mov	r6, r0
 800d85c:	d1d6      	bne.n	800d80c <_svfiprintf_r+0x174>
 800d85e:	89ab      	ldrh	r3, [r5, #12]
 800d860:	065b      	lsls	r3, r3, #25
 800d862:	f53f af2d 	bmi.w	800d6c0 <_svfiprintf_r+0x28>
 800d866:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d868:	e72c      	b.n	800d6c4 <_svfiprintf_r+0x2c>
 800d86a:	ab03      	add	r3, sp, #12
 800d86c:	9300      	str	r3, [sp, #0]
 800d86e:	462a      	mov	r2, r5
 800d870:	4b05      	ldr	r3, [pc, #20]	@ (800d888 <_svfiprintf_r+0x1f0>)
 800d872:	a904      	add	r1, sp, #16
 800d874:	4638      	mov	r0, r7
 800d876:	f7fe fd9f 	bl	800c3b8 <_printf_i>
 800d87a:	e7ed      	b.n	800d858 <_svfiprintf_r+0x1c0>
 800d87c:	0801d165 	.word	0x0801d165
 800d880:	0801d16f 	.word	0x0801d16f
 800d884:	0800be89 	.word	0x0800be89
 800d888:	0800d5e1 	.word	0x0800d5e1
 800d88c:	0801d16b 	.word	0x0801d16b

0800d890 <malloc>:
 800d890:	4b02      	ldr	r3, [pc, #8]	@ (800d89c <malloc+0xc>)
 800d892:	4601      	mov	r1, r0
 800d894:	6818      	ldr	r0, [r3, #0]
 800d896:	f000 b825 	b.w	800d8e4 <_malloc_r>
 800d89a:	bf00      	nop
 800d89c:	20000140 	.word	0x20000140

0800d8a0 <sbrk_aligned>:
 800d8a0:	b570      	push	{r4, r5, r6, lr}
 800d8a2:	4e0f      	ldr	r6, [pc, #60]	@ (800d8e0 <sbrk_aligned+0x40>)
 800d8a4:	460c      	mov	r4, r1
 800d8a6:	6831      	ldr	r1, [r6, #0]
 800d8a8:	4605      	mov	r5, r0
 800d8aa:	b911      	cbnz	r1, 800d8b2 <sbrk_aligned+0x12>
 800d8ac:	f000 fe82 	bl	800e5b4 <_sbrk_r>
 800d8b0:	6030      	str	r0, [r6, #0]
 800d8b2:	4621      	mov	r1, r4
 800d8b4:	4628      	mov	r0, r5
 800d8b6:	f000 fe7d 	bl	800e5b4 <_sbrk_r>
 800d8ba:	1c43      	adds	r3, r0, #1
 800d8bc:	d103      	bne.n	800d8c6 <sbrk_aligned+0x26>
 800d8be:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d8c2:	4620      	mov	r0, r4
 800d8c4:	bd70      	pop	{r4, r5, r6, pc}
 800d8c6:	1cc4      	adds	r4, r0, #3
 800d8c8:	f024 0403 	bic.w	r4, r4, #3
 800d8cc:	42a0      	cmp	r0, r4
 800d8ce:	d0f8      	beq.n	800d8c2 <sbrk_aligned+0x22>
 800d8d0:	1a21      	subs	r1, r4, r0
 800d8d2:	4628      	mov	r0, r5
 800d8d4:	f000 fe6e 	bl	800e5b4 <_sbrk_r>
 800d8d8:	3001      	adds	r0, #1
 800d8da:	d1f2      	bne.n	800d8c2 <sbrk_aligned+0x22>
 800d8dc:	e7ef      	b.n	800d8be <sbrk_aligned+0x1e>
 800d8de:	bf00      	nop
 800d8e0:	20001a80 	.word	0x20001a80

0800d8e4 <_malloc_r>:
 800d8e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8e8:	1ccd      	adds	r5, r1, #3
 800d8ea:	f025 0503 	bic.w	r5, r5, #3
 800d8ee:	3508      	adds	r5, #8
 800d8f0:	2d0c      	cmp	r5, #12
 800d8f2:	bf38      	it	cc
 800d8f4:	250c      	movcc	r5, #12
 800d8f6:	2d00      	cmp	r5, #0
 800d8f8:	4606      	mov	r6, r0
 800d8fa:	db01      	blt.n	800d900 <_malloc_r+0x1c>
 800d8fc:	42a9      	cmp	r1, r5
 800d8fe:	d904      	bls.n	800d90a <_malloc_r+0x26>
 800d900:	230c      	movs	r3, #12
 800d902:	6033      	str	r3, [r6, #0]
 800d904:	2000      	movs	r0, #0
 800d906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d90a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d9e0 <_malloc_r+0xfc>
 800d90e:	f000 f915 	bl	800db3c <__malloc_lock>
 800d912:	f8d8 3000 	ldr.w	r3, [r8]
 800d916:	461c      	mov	r4, r3
 800d918:	bb44      	cbnz	r4, 800d96c <_malloc_r+0x88>
 800d91a:	4629      	mov	r1, r5
 800d91c:	4630      	mov	r0, r6
 800d91e:	f7ff ffbf 	bl	800d8a0 <sbrk_aligned>
 800d922:	1c43      	adds	r3, r0, #1
 800d924:	4604      	mov	r4, r0
 800d926:	d158      	bne.n	800d9da <_malloc_r+0xf6>
 800d928:	f8d8 4000 	ldr.w	r4, [r8]
 800d92c:	4627      	mov	r7, r4
 800d92e:	2f00      	cmp	r7, #0
 800d930:	d143      	bne.n	800d9ba <_malloc_r+0xd6>
 800d932:	2c00      	cmp	r4, #0
 800d934:	d04b      	beq.n	800d9ce <_malloc_r+0xea>
 800d936:	6823      	ldr	r3, [r4, #0]
 800d938:	4639      	mov	r1, r7
 800d93a:	4630      	mov	r0, r6
 800d93c:	eb04 0903 	add.w	r9, r4, r3
 800d940:	f000 fe38 	bl	800e5b4 <_sbrk_r>
 800d944:	4581      	cmp	r9, r0
 800d946:	d142      	bne.n	800d9ce <_malloc_r+0xea>
 800d948:	6821      	ldr	r1, [r4, #0]
 800d94a:	1a6d      	subs	r5, r5, r1
 800d94c:	4629      	mov	r1, r5
 800d94e:	4630      	mov	r0, r6
 800d950:	f7ff ffa6 	bl	800d8a0 <sbrk_aligned>
 800d954:	3001      	adds	r0, #1
 800d956:	d03a      	beq.n	800d9ce <_malloc_r+0xea>
 800d958:	6823      	ldr	r3, [r4, #0]
 800d95a:	442b      	add	r3, r5
 800d95c:	6023      	str	r3, [r4, #0]
 800d95e:	f8d8 3000 	ldr.w	r3, [r8]
 800d962:	685a      	ldr	r2, [r3, #4]
 800d964:	bb62      	cbnz	r2, 800d9c0 <_malloc_r+0xdc>
 800d966:	f8c8 7000 	str.w	r7, [r8]
 800d96a:	e00f      	b.n	800d98c <_malloc_r+0xa8>
 800d96c:	6822      	ldr	r2, [r4, #0]
 800d96e:	1b52      	subs	r2, r2, r5
 800d970:	d420      	bmi.n	800d9b4 <_malloc_r+0xd0>
 800d972:	2a0b      	cmp	r2, #11
 800d974:	d917      	bls.n	800d9a6 <_malloc_r+0xc2>
 800d976:	1961      	adds	r1, r4, r5
 800d978:	42a3      	cmp	r3, r4
 800d97a:	6025      	str	r5, [r4, #0]
 800d97c:	bf18      	it	ne
 800d97e:	6059      	strne	r1, [r3, #4]
 800d980:	6863      	ldr	r3, [r4, #4]
 800d982:	bf08      	it	eq
 800d984:	f8c8 1000 	streq.w	r1, [r8]
 800d988:	5162      	str	r2, [r4, r5]
 800d98a:	604b      	str	r3, [r1, #4]
 800d98c:	4630      	mov	r0, r6
 800d98e:	f000 f8db 	bl	800db48 <__malloc_unlock>
 800d992:	f104 000b 	add.w	r0, r4, #11
 800d996:	1d23      	adds	r3, r4, #4
 800d998:	f020 0007 	bic.w	r0, r0, #7
 800d99c:	1ac2      	subs	r2, r0, r3
 800d99e:	bf1c      	itt	ne
 800d9a0:	1a1b      	subne	r3, r3, r0
 800d9a2:	50a3      	strne	r3, [r4, r2]
 800d9a4:	e7af      	b.n	800d906 <_malloc_r+0x22>
 800d9a6:	6862      	ldr	r2, [r4, #4]
 800d9a8:	42a3      	cmp	r3, r4
 800d9aa:	bf0c      	ite	eq
 800d9ac:	f8c8 2000 	streq.w	r2, [r8]
 800d9b0:	605a      	strne	r2, [r3, #4]
 800d9b2:	e7eb      	b.n	800d98c <_malloc_r+0xa8>
 800d9b4:	4623      	mov	r3, r4
 800d9b6:	6864      	ldr	r4, [r4, #4]
 800d9b8:	e7ae      	b.n	800d918 <_malloc_r+0x34>
 800d9ba:	463c      	mov	r4, r7
 800d9bc:	687f      	ldr	r7, [r7, #4]
 800d9be:	e7b6      	b.n	800d92e <_malloc_r+0x4a>
 800d9c0:	461a      	mov	r2, r3
 800d9c2:	685b      	ldr	r3, [r3, #4]
 800d9c4:	42a3      	cmp	r3, r4
 800d9c6:	d1fb      	bne.n	800d9c0 <_malloc_r+0xdc>
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	6053      	str	r3, [r2, #4]
 800d9cc:	e7de      	b.n	800d98c <_malloc_r+0xa8>
 800d9ce:	230c      	movs	r3, #12
 800d9d0:	6033      	str	r3, [r6, #0]
 800d9d2:	4630      	mov	r0, r6
 800d9d4:	f000 f8b8 	bl	800db48 <__malloc_unlock>
 800d9d8:	e794      	b.n	800d904 <_malloc_r+0x20>
 800d9da:	6005      	str	r5, [r0, #0]
 800d9dc:	e7d6      	b.n	800d98c <_malloc_r+0xa8>
 800d9de:	bf00      	nop
 800d9e0:	20001a84 	.word	0x20001a84

0800d9e4 <__sflush_r>:
 800d9e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d9e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9ec:	0716      	lsls	r6, r2, #28
 800d9ee:	4605      	mov	r5, r0
 800d9f0:	460c      	mov	r4, r1
 800d9f2:	d454      	bmi.n	800da9e <__sflush_r+0xba>
 800d9f4:	684b      	ldr	r3, [r1, #4]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	dc02      	bgt.n	800da00 <__sflush_r+0x1c>
 800d9fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	dd48      	ble.n	800da92 <__sflush_r+0xae>
 800da00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da02:	2e00      	cmp	r6, #0
 800da04:	d045      	beq.n	800da92 <__sflush_r+0xae>
 800da06:	2300      	movs	r3, #0
 800da08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800da0c:	682f      	ldr	r7, [r5, #0]
 800da0e:	6a21      	ldr	r1, [r4, #32]
 800da10:	602b      	str	r3, [r5, #0]
 800da12:	d030      	beq.n	800da76 <__sflush_r+0x92>
 800da14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800da16:	89a3      	ldrh	r3, [r4, #12]
 800da18:	0759      	lsls	r1, r3, #29
 800da1a:	d505      	bpl.n	800da28 <__sflush_r+0x44>
 800da1c:	6863      	ldr	r3, [r4, #4]
 800da1e:	1ad2      	subs	r2, r2, r3
 800da20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800da22:	b10b      	cbz	r3, 800da28 <__sflush_r+0x44>
 800da24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800da26:	1ad2      	subs	r2, r2, r3
 800da28:	2300      	movs	r3, #0
 800da2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da2c:	6a21      	ldr	r1, [r4, #32]
 800da2e:	4628      	mov	r0, r5
 800da30:	47b0      	blx	r6
 800da32:	1c43      	adds	r3, r0, #1
 800da34:	89a3      	ldrh	r3, [r4, #12]
 800da36:	d106      	bne.n	800da46 <__sflush_r+0x62>
 800da38:	6829      	ldr	r1, [r5, #0]
 800da3a:	291d      	cmp	r1, #29
 800da3c:	d82b      	bhi.n	800da96 <__sflush_r+0xb2>
 800da3e:	4a2a      	ldr	r2, [pc, #168]	@ (800dae8 <__sflush_r+0x104>)
 800da40:	40ca      	lsrs	r2, r1
 800da42:	07d6      	lsls	r6, r2, #31
 800da44:	d527      	bpl.n	800da96 <__sflush_r+0xb2>
 800da46:	2200      	movs	r2, #0
 800da48:	6062      	str	r2, [r4, #4]
 800da4a:	04d9      	lsls	r1, r3, #19
 800da4c:	6922      	ldr	r2, [r4, #16]
 800da4e:	6022      	str	r2, [r4, #0]
 800da50:	d504      	bpl.n	800da5c <__sflush_r+0x78>
 800da52:	1c42      	adds	r2, r0, #1
 800da54:	d101      	bne.n	800da5a <__sflush_r+0x76>
 800da56:	682b      	ldr	r3, [r5, #0]
 800da58:	b903      	cbnz	r3, 800da5c <__sflush_r+0x78>
 800da5a:	6560      	str	r0, [r4, #84]	@ 0x54
 800da5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da5e:	602f      	str	r7, [r5, #0]
 800da60:	b1b9      	cbz	r1, 800da92 <__sflush_r+0xae>
 800da62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da66:	4299      	cmp	r1, r3
 800da68:	d002      	beq.n	800da70 <__sflush_r+0x8c>
 800da6a:	4628      	mov	r0, r5
 800da6c:	f000 fe18 	bl	800e6a0 <_free_r>
 800da70:	2300      	movs	r3, #0
 800da72:	6363      	str	r3, [r4, #52]	@ 0x34
 800da74:	e00d      	b.n	800da92 <__sflush_r+0xae>
 800da76:	2301      	movs	r3, #1
 800da78:	4628      	mov	r0, r5
 800da7a:	47b0      	blx	r6
 800da7c:	4602      	mov	r2, r0
 800da7e:	1c50      	adds	r0, r2, #1
 800da80:	d1c9      	bne.n	800da16 <__sflush_r+0x32>
 800da82:	682b      	ldr	r3, [r5, #0]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d0c6      	beq.n	800da16 <__sflush_r+0x32>
 800da88:	2b1d      	cmp	r3, #29
 800da8a:	d001      	beq.n	800da90 <__sflush_r+0xac>
 800da8c:	2b16      	cmp	r3, #22
 800da8e:	d11e      	bne.n	800dace <__sflush_r+0xea>
 800da90:	602f      	str	r7, [r5, #0]
 800da92:	2000      	movs	r0, #0
 800da94:	e022      	b.n	800dadc <__sflush_r+0xf8>
 800da96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da9a:	b21b      	sxth	r3, r3
 800da9c:	e01b      	b.n	800dad6 <__sflush_r+0xf2>
 800da9e:	690f      	ldr	r7, [r1, #16]
 800daa0:	2f00      	cmp	r7, #0
 800daa2:	d0f6      	beq.n	800da92 <__sflush_r+0xae>
 800daa4:	0793      	lsls	r3, r2, #30
 800daa6:	680e      	ldr	r6, [r1, #0]
 800daa8:	bf08      	it	eq
 800daaa:	694b      	ldreq	r3, [r1, #20]
 800daac:	600f      	str	r7, [r1, #0]
 800daae:	bf18      	it	ne
 800dab0:	2300      	movne	r3, #0
 800dab2:	eba6 0807 	sub.w	r8, r6, r7
 800dab6:	608b      	str	r3, [r1, #8]
 800dab8:	f1b8 0f00 	cmp.w	r8, #0
 800dabc:	dde9      	ble.n	800da92 <__sflush_r+0xae>
 800dabe:	6a21      	ldr	r1, [r4, #32]
 800dac0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dac2:	4643      	mov	r3, r8
 800dac4:	463a      	mov	r2, r7
 800dac6:	4628      	mov	r0, r5
 800dac8:	47b0      	blx	r6
 800daca:	2800      	cmp	r0, #0
 800dacc:	dc08      	bgt.n	800dae0 <__sflush_r+0xfc>
 800dace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dad2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dad6:	81a3      	strh	r3, [r4, #12]
 800dad8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dadc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dae0:	4407      	add	r7, r0
 800dae2:	eba8 0800 	sub.w	r8, r8, r0
 800dae6:	e7e7      	b.n	800dab8 <__sflush_r+0xd4>
 800dae8:	20400001 	.word	0x20400001

0800daec <_fflush_r>:
 800daec:	b538      	push	{r3, r4, r5, lr}
 800daee:	690b      	ldr	r3, [r1, #16]
 800daf0:	4605      	mov	r5, r0
 800daf2:	460c      	mov	r4, r1
 800daf4:	b913      	cbnz	r3, 800dafc <_fflush_r+0x10>
 800daf6:	2500      	movs	r5, #0
 800daf8:	4628      	mov	r0, r5
 800dafa:	bd38      	pop	{r3, r4, r5, pc}
 800dafc:	b118      	cbz	r0, 800db06 <_fflush_r+0x1a>
 800dafe:	6a03      	ldr	r3, [r0, #32]
 800db00:	b90b      	cbnz	r3, 800db06 <_fflush_r+0x1a>
 800db02:	f7fe fe39 	bl	800c778 <__sinit>
 800db06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d0f3      	beq.n	800daf6 <_fflush_r+0xa>
 800db0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800db10:	07d0      	lsls	r0, r2, #31
 800db12:	d404      	bmi.n	800db1e <_fflush_r+0x32>
 800db14:	0599      	lsls	r1, r3, #22
 800db16:	d402      	bmi.n	800db1e <_fflush_r+0x32>
 800db18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db1a:	f7fe fef4 	bl	800c906 <__retarget_lock_acquire_recursive>
 800db1e:	4628      	mov	r0, r5
 800db20:	4621      	mov	r1, r4
 800db22:	f7ff ff5f 	bl	800d9e4 <__sflush_r>
 800db26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db28:	07da      	lsls	r2, r3, #31
 800db2a:	4605      	mov	r5, r0
 800db2c:	d4e4      	bmi.n	800daf8 <_fflush_r+0xc>
 800db2e:	89a3      	ldrh	r3, [r4, #12]
 800db30:	059b      	lsls	r3, r3, #22
 800db32:	d4e1      	bmi.n	800daf8 <_fflush_r+0xc>
 800db34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db36:	f7fe fee7 	bl	800c908 <__retarget_lock_release_recursive>
 800db3a:	e7dd      	b.n	800daf8 <_fflush_r+0xc>

0800db3c <__malloc_lock>:
 800db3c:	4801      	ldr	r0, [pc, #4]	@ (800db44 <__malloc_lock+0x8>)
 800db3e:	f7fe bee2 	b.w	800c906 <__retarget_lock_acquire_recursive>
 800db42:	bf00      	nop
 800db44:	20001a7c 	.word	0x20001a7c

0800db48 <__malloc_unlock>:
 800db48:	4801      	ldr	r0, [pc, #4]	@ (800db50 <__malloc_unlock+0x8>)
 800db4a:	f7fe bedd 	b.w	800c908 <__retarget_lock_release_recursive>
 800db4e:	bf00      	nop
 800db50:	20001a7c 	.word	0x20001a7c

0800db54 <_Balloc>:
 800db54:	b570      	push	{r4, r5, r6, lr}
 800db56:	69c6      	ldr	r6, [r0, #28]
 800db58:	4604      	mov	r4, r0
 800db5a:	460d      	mov	r5, r1
 800db5c:	b976      	cbnz	r6, 800db7c <_Balloc+0x28>
 800db5e:	2010      	movs	r0, #16
 800db60:	f7ff fe96 	bl	800d890 <malloc>
 800db64:	4602      	mov	r2, r0
 800db66:	61e0      	str	r0, [r4, #28]
 800db68:	b920      	cbnz	r0, 800db74 <_Balloc+0x20>
 800db6a:	4b18      	ldr	r3, [pc, #96]	@ (800dbcc <_Balloc+0x78>)
 800db6c:	4818      	ldr	r0, [pc, #96]	@ (800dbd0 <_Balloc+0x7c>)
 800db6e:	216b      	movs	r1, #107	@ 0x6b
 800db70:	f000 fd64 	bl	800e63c <__assert_func>
 800db74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800db78:	6006      	str	r6, [r0, #0]
 800db7a:	60c6      	str	r6, [r0, #12]
 800db7c:	69e6      	ldr	r6, [r4, #28]
 800db7e:	68f3      	ldr	r3, [r6, #12]
 800db80:	b183      	cbz	r3, 800dba4 <_Balloc+0x50>
 800db82:	69e3      	ldr	r3, [r4, #28]
 800db84:	68db      	ldr	r3, [r3, #12]
 800db86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800db8a:	b9b8      	cbnz	r0, 800dbbc <_Balloc+0x68>
 800db8c:	2101      	movs	r1, #1
 800db8e:	fa01 f605 	lsl.w	r6, r1, r5
 800db92:	1d72      	adds	r2, r6, #5
 800db94:	0092      	lsls	r2, r2, #2
 800db96:	4620      	mov	r0, r4
 800db98:	f000 fd6e 	bl	800e678 <_calloc_r>
 800db9c:	b160      	cbz	r0, 800dbb8 <_Balloc+0x64>
 800db9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dba2:	e00e      	b.n	800dbc2 <_Balloc+0x6e>
 800dba4:	2221      	movs	r2, #33	@ 0x21
 800dba6:	2104      	movs	r1, #4
 800dba8:	4620      	mov	r0, r4
 800dbaa:	f000 fd65 	bl	800e678 <_calloc_r>
 800dbae:	69e3      	ldr	r3, [r4, #28]
 800dbb0:	60f0      	str	r0, [r6, #12]
 800dbb2:	68db      	ldr	r3, [r3, #12]
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d1e4      	bne.n	800db82 <_Balloc+0x2e>
 800dbb8:	2000      	movs	r0, #0
 800dbba:	bd70      	pop	{r4, r5, r6, pc}
 800dbbc:	6802      	ldr	r2, [r0, #0]
 800dbbe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dbc2:	2300      	movs	r3, #0
 800dbc4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dbc8:	e7f7      	b.n	800dbba <_Balloc+0x66>
 800dbca:	bf00      	nop
 800dbcc:	0801d0e5 	.word	0x0801d0e5
 800dbd0:	0801d176 	.word	0x0801d176

0800dbd4 <_Bfree>:
 800dbd4:	b570      	push	{r4, r5, r6, lr}
 800dbd6:	69c6      	ldr	r6, [r0, #28]
 800dbd8:	4605      	mov	r5, r0
 800dbda:	460c      	mov	r4, r1
 800dbdc:	b976      	cbnz	r6, 800dbfc <_Bfree+0x28>
 800dbde:	2010      	movs	r0, #16
 800dbe0:	f7ff fe56 	bl	800d890 <malloc>
 800dbe4:	4602      	mov	r2, r0
 800dbe6:	61e8      	str	r0, [r5, #28]
 800dbe8:	b920      	cbnz	r0, 800dbf4 <_Bfree+0x20>
 800dbea:	4b09      	ldr	r3, [pc, #36]	@ (800dc10 <_Bfree+0x3c>)
 800dbec:	4809      	ldr	r0, [pc, #36]	@ (800dc14 <_Bfree+0x40>)
 800dbee:	218f      	movs	r1, #143	@ 0x8f
 800dbf0:	f000 fd24 	bl	800e63c <__assert_func>
 800dbf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dbf8:	6006      	str	r6, [r0, #0]
 800dbfa:	60c6      	str	r6, [r0, #12]
 800dbfc:	b13c      	cbz	r4, 800dc0e <_Bfree+0x3a>
 800dbfe:	69eb      	ldr	r3, [r5, #28]
 800dc00:	6862      	ldr	r2, [r4, #4]
 800dc02:	68db      	ldr	r3, [r3, #12]
 800dc04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dc08:	6021      	str	r1, [r4, #0]
 800dc0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dc0e:	bd70      	pop	{r4, r5, r6, pc}
 800dc10:	0801d0e5 	.word	0x0801d0e5
 800dc14:	0801d176 	.word	0x0801d176

0800dc18 <__multadd>:
 800dc18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc1c:	690d      	ldr	r5, [r1, #16]
 800dc1e:	4607      	mov	r7, r0
 800dc20:	460c      	mov	r4, r1
 800dc22:	461e      	mov	r6, r3
 800dc24:	f101 0c14 	add.w	ip, r1, #20
 800dc28:	2000      	movs	r0, #0
 800dc2a:	f8dc 3000 	ldr.w	r3, [ip]
 800dc2e:	b299      	uxth	r1, r3
 800dc30:	fb02 6101 	mla	r1, r2, r1, r6
 800dc34:	0c1e      	lsrs	r6, r3, #16
 800dc36:	0c0b      	lsrs	r3, r1, #16
 800dc38:	fb02 3306 	mla	r3, r2, r6, r3
 800dc3c:	b289      	uxth	r1, r1
 800dc3e:	3001      	adds	r0, #1
 800dc40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dc44:	4285      	cmp	r5, r0
 800dc46:	f84c 1b04 	str.w	r1, [ip], #4
 800dc4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dc4e:	dcec      	bgt.n	800dc2a <__multadd+0x12>
 800dc50:	b30e      	cbz	r6, 800dc96 <__multadd+0x7e>
 800dc52:	68a3      	ldr	r3, [r4, #8]
 800dc54:	42ab      	cmp	r3, r5
 800dc56:	dc19      	bgt.n	800dc8c <__multadd+0x74>
 800dc58:	6861      	ldr	r1, [r4, #4]
 800dc5a:	4638      	mov	r0, r7
 800dc5c:	3101      	adds	r1, #1
 800dc5e:	f7ff ff79 	bl	800db54 <_Balloc>
 800dc62:	4680      	mov	r8, r0
 800dc64:	b928      	cbnz	r0, 800dc72 <__multadd+0x5a>
 800dc66:	4602      	mov	r2, r0
 800dc68:	4b0c      	ldr	r3, [pc, #48]	@ (800dc9c <__multadd+0x84>)
 800dc6a:	480d      	ldr	r0, [pc, #52]	@ (800dca0 <__multadd+0x88>)
 800dc6c:	21ba      	movs	r1, #186	@ 0xba
 800dc6e:	f000 fce5 	bl	800e63c <__assert_func>
 800dc72:	6922      	ldr	r2, [r4, #16]
 800dc74:	3202      	adds	r2, #2
 800dc76:	f104 010c 	add.w	r1, r4, #12
 800dc7a:	0092      	lsls	r2, r2, #2
 800dc7c:	300c      	adds	r0, #12
 800dc7e:	f7fe fe49 	bl	800c914 <memcpy>
 800dc82:	4621      	mov	r1, r4
 800dc84:	4638      	mov	r0, r7
 800dc86:	f7ff ffa5 	bl	800dbd4 <_Bfree>
 800dc8a:	4644      	mov	r4, r8
 800dc8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dc90:	3501      	adds	r5, #1
 800dc92:	615e      	str	r6, [r3, #20]
 800dc94:	6125      	str	r5, [r4, #16]
 800dc96:	4620      	mov	r0, r4
 800dc98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc9c:	0801d154 	.word	0x0801d154
 800dca0:	0801d176 	.word	0x0801d176

0800dca4 <__hi0bits>:
 800dca4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dca8:	4603      	mov	r3, r0
 800dcaa:	bf36      	itet	cc
 800dcac:	0403      	lslcc	r3, r0, #16
 800dcae:	2000      	movcs	r0, #0
 800dcb0:	2010      	movcc	r0, #16
 800dcb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dcb6:	bf3c      	itt	cc
 800dcb8:	021b      	lslcc	r3, r3, #8
 800dcba:	3008      	addcc	r0, #8
 800dcbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dcc0:	bf3c      	itt	cc
 800dcc2:	011b      	lslcc	r3, r3, #4
 800dcc4:	3004      	addcc	r0, #4
 800dcc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dcca:	bf3c      	itt	cc
 800dccc:	009b      	lslcc	r3, r3, #2
 800dcce:	3002      	addcc	r0, #2
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	db05      	blt.n	800dce0 <__hi0bits+0x3c>
 800dcd4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dcd8:	f100 0001 	add.w	r0, r0, #1
 800dcdc:	bf08      	it	eq
 800dcde:	2020      	moveq	r0, #32
 800dce0:	4770      	bx	lr

0800dce2 <__lo0bits>:
 800dce2:	6803      	ldr	r3, [r0, #0]
 800dce4:	4602      	mov	r2, r0
 800dce6:	f013 0007 	ands.w	r0, r3, #7
 800dcea:	d00b      	beq.n	800dd04 <__lo0bits+0x22>
 800dcec:	07d9      	lsls	r1, r3, #31
 800dcee:	d421      	bmi.n	800dd34 <__lo0bits+0x52>
 800dcf0:	0798      	lsls	r0, r3, #30
 800dcf2:	bf49      	itett	mi
 800dcf4:	085b      	lsrmi	r3, r3, #1
 800dcf6:	089b      	lsrpl	r3, r3, #2
 800dcf8:	2001      	movmi	r0, #1
 800dcfa:	6013      	strmi	r3, [r2, #0]
 800dcfc:	bf5c      	itt	pl
 800dcfe:	6013      	strpl	r3, [r2, #0]
 800dd00:	2002      	movpl	r0, #2
 800dd02:	4770      	bx	lr
 800dd04:	b299      	uxth	r1, r3
 800dd06:	b909      	cbnz	r1, 800dd0c <__lo0bits+0x2a>
 800dd08:	0c1b      	lsrs	r3, r3, #16
 800dd0a:	2010      	movs	r0, #16
 800dd0c:	b2d9      	uxtb	r1, r3
 800dd0e:	b909      	cbnz	r1, 800dd14 <__lo0bits+0x32>
 800dd10:	3008      	adds	r0, #8
 800dd12:	0a1b      	lsrs	r3, r3, #8
 800dd14:	0719      	lsls	r1, r3, #28
 800dd16:	bf04      	itt	eq
 800dd18:	091b      	lsreq	r3, r3, #4
 800dd1a:	3004      	addeq	r0, #4
 800dd1c:	0799      	lsls	r1, r3, #30
 800dd1e:	bf04      	itt	eq
 800dd20:	089b      	lsreq	r3, r3, #2
 800dd22:	3002      	addeq	r0, #2
 800dd24:	07d9      	lsls	r1, r3, #31
 800dd26:	d403      	bmi.n	800dd30 <__lo0bits+0x4e>
 800dd28:	085b      	lsrs	r3, r3, #1
 800dd2a:	f100 0001 	add.w	r0, r0, #1
 800dd2e:	d003      	beq.n	800dd38 <__lo0bits+0x56>
 800dd30:	6013      	str	r3, [r2, #0]
 800dd32:	4770      	bx	lr
 800dd34:	2000      	movs	r0, #0
 800dd36:	4770      	bx	lr
 800dd38:	2020      	movs	r0, #32
 800dd3a:	4770      	bx	lr

0800dd3c <__i2b>:
 800dd3c:	b510      	push	{r4, lr}
 800dd3e:	460c      	mov	r4, r1
 800dd40:	2101      	movs	r1, #1
 800dd42:	f7ff ff07 	bl	800db54 <_Balloc>
 800dd46:	4602      	mov	r2, r0
 800dd48:	b928      	cbnz	r0, 800dd56 <__i2b+0x1a>
 800dd4a:	4b05      	ldr	r3, [pc, #20]	@ (800dd60 <__i2b+0x24>)
 800dd4c:	4805      	ldr	r0, [pc, #20]	@ (800dd64 <__i2b+0x28>)
 800dd4e:	f240 1145 	movw	r1, #325	@ 0x145
 800dd52:	f000 fc73 	bl	800e63c <__assert_func>
 800dd56:	2301      	movs	r3, #1
 800dd58:	6144      	str	r4, [r0, #20]
 800dd5a:	6103      	str	r3, [r0, #16]
 800dd5c:	bd10      	pop	{r4, pc}
 800dd5e:	bf00      	nop
 800dd60:	0801d154 	.word	0x0801d154
 800dd64:	0801d176 	.word	0x0801d176

0800dd68 <__multiply>:
 800dd68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd6c:	4617      	mov	r7, r2
 800dd6e:	690a      	ldr	r2, [r1, #16]
 800dd70:	693b      	ldr	r3, [r7, #16]
 800dd72:	429a      	cmp	r2, r3
 800dd74:	bfa8      	it	ge
 800dd76:	463b      	movge	r3, r7
 800dd78:	4689      	mov	r9, r1
 800dd7a:	bfa4      	itt	ge
 800dd7c:	460f      	movge	r7, r1
 800dd7e:	4699      	movge	r9, r3
 800dd80:	693d      	ldr	r5, [r7, #16]
 800dd82:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dd86:	68bb      	ldr	r3, [r7, #8]
 800dd88:	6879      	ldr	r1, [r7, #4]
 800dd8a:	eb05 060a 	add.w	r6, r5, sl
 800dd8e:	42b3      	cmp	r3, r6
 800dd90:	b085      	sub	sp, #20
 800dd92:	bfb8      	it	lt
 800dd94:	3101      	addlt	r1, #1
 800dd96:	f7ff fedd 	bl	800db54 <_Balloc>
 800dd9a:	b930      	cbnz	r0, 800ddaa <__multiply+0x42>
 800dd9c:	4602      	mov	r2, r0
 800dd9e:	4b41      	ldr	r3, [pc, #260]	@ (800dea4 <__multiply+0x13c>)
 800dda0:	4841      	ldr	r0, [pc, #260]	@ (800dea8 <__multiply+0x140>)
 800dda2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dda6:	f000 fc49 	bl	800e63c <__assert_func>
 800ddaa:	f100 0414 	add.w	r4, r0, #20
 800ddae:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ddb2:	4623      	mov	r3, r4
 800ddb4:	2200      	movs	r2, #0
 800ddb6:	4573      	cmp	r3, lr
 800ddb8:	d320      	bcc.n	800ddfc <__multiply+0x94>
 800ddba:	f107 0814 	add.w	r8, r7, #20
 800ddbe:	f109 0114 	add.w	r1, r9, #20
 800ddc2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ddc6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ddca:	9302      	str	r3, [sp, #8]
 800ddcc:	1beb      	subs	r3, r5, r7
 800ddce:	3b15      	subs	r3, #21
 800ddd0:	f023 0303 	bic.w	r3, r3, #3
 800ddd4:	3304      	adds	r3, #4
 800ddd6:	3715      	adds	r7, #21
 800ddd8:	42bd      	cmp	r5, r7
 800ddda:	bf38      	it	cc
 800dddc:	2304      	movcc	r3, #4
 800ddde:	9301      	str	r3, [sp, #4]
 800dde0:	9b02      	ldr	r3, [sp, #8]
 800dde2:	9103      	str	r1, [sp, #12]
 800dde4:	428b      	cmp	r3, r1
 800dde6:	d80c      	bhi.n	800de02 <__multiply+0x9a>
 800dde8:	2e00      	cmp	r6, #0
 800ddea:	dd03      	ble.n	800ddf4 <__multiply+0x8c>
 800ddec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d055      	beq.n	800dea0 <__multiply+0x138>
 800ddf4:	6106      	str	r6, [r0, #16]
 800ddf6:	b005      	add	sp, #20
 800ddf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddfc:	f843 2b04 	str.w	r2, [r3], #4
 800de00:	e7d9      	b.n	800ddb6 <__multiply+0x4e>
 800de02:	f8b1 a000 	ldrh.w	sl, [r1]
 800de06:	f1ba 0f00 	cmp.w	sl, #0
 800de0a:	d01f      	beq.n	800de4c <__multiply+0xe4>
 800de0c:	46c4      	mov	ip, r8
 800de0e:	46a1      	mov	r9, r4
 800de10:	2700      	movs	r7, #0
 800de12:	f85c 2b04 	ldr.w	r2, [ip], #4
 800de16:	f8d9 3000 	ldr.w	r3, [r9]
 800de1a:	fa1f fb82 	uxth.w	fp, r2
 800de1e:	b29b      	uxth	r3, r3
 800de20:	fb0a 330b 	mla	r3, sl, fp, r3
 800de24:	443b      	add	r3, r7
 800de26:	f8d9 7000 	ldr.w	r7, [r9]
 800de2a:	0c12      	lsrs	r2, r2, #16
 800de2c:	0c3f      	lsrs	r7, r7, #16
 800de2e:	fb0a 7202 	mla	r2, sl, r2, r7
 800de32:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800de36:	b29b      	uxth	r3, r3
 800de38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800de3c:	4565      	cmp	r5, ip
 800de3e:	f849 3b04 	str.w	r3, [r9], #4
 800de42:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800de46:	d8e4      	bhi.n	800de12 <__multiply+0xaa>
 800de48:	9b01      	ldr	r3, [sp, #4]
 800de4a:	50e7      	str	r7, [r4, r3]
 800de4c:	9b03      	ldr	r3, [sp, #12]
 800de4e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800de52:	3104      	adds	r1, #4
 800de54:	f1b9 0f00 	cmp.w	r9, #0
 800de58:	d020      	beq.n	800de9c <__multiply+0x134>
 800de5a:	6823      	ldr	r3, [r4, #0]
 800de5c:	4647      	mov	r7, r8
 800de5e:	46a4      	mov	ip, r4
 800de60:	f04f 0a00 	mov.w	sl, #0
 800de64:	f8b7 b000 	ldrh.w	fp, [r7]
 800de68:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800de6c:	fb09 220b 	mla	r2, r9, fp, r2
 800de70:	4452      	add	r2, sl
 800de72:	b29b      	uxth	r3, r3
 800de74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800de78:	f84c 3b04 	str.w	r3, [ip], #4
 800de7c:	f857 3b04 	ldr.w	r3, [r7], #4
 800de80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800de84:	f8bc 3000 	ldrh.w	r3, [ip]
 800de88:	fb09 330a 	mla	r3, r9, sl, r3
 800de8c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800de90:	42bd      	cmp	r5, r7
 800de92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800de96:	d8e5      	bhi.n	800de64 <__multiply+0xfc>
 800de98:	9a01      	ldr	r2, [sp, #4]
 800de9a:	50a3      	str	r3, [r4, r2]
 800de9c:	3404      	adds	r4, #4
 800de9e:	e79f      	b.n	800dde0 <__multiply+0x78>
 800dea0:	3e01      	subs	r6, #1
 800dea2:	e7a1      	b.n	800dde8 <__multiply+0x80>
 800dea4:	0801d154 	.word	0x0801d154
 800dea8:	0801d176 	.word	0x0801d176

0800deac <__pow5mult>:
 800deac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800deb0:	4615      	mov	r5, r2
 800deb2:	f012 0203 	ands.w	r2, r2, #3
 800deb6:	4607      	mov	r7, r0
 800deb8:	460e      	mov	r6, r1
 800deba:	d007      	beq.n	800decc <__pow5mult+0x20>
 800debc:	4c25      	ldr	r4, [pc, #148]	@ (800df54 <__pow5mult+0xa8>)
 800debe:	3a01      	subs	r2, #1
 800dec0:	2300      	movs	r3, #0
 800dec2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dec6:	f7ff fea7 	bl	800dc18 <__multadd>
 800deca:	4606      	mov	r6, r0
 800decc:	10ad      	asrs	r5, r5, #2
 800dece:	d03d      	beq.n	800df4c <__pow5mult+0xa0>
 800ded0:	69fc      	ldr	r4, [r7, #28]
 800ded2:	b97c      	cbnz	r4, 800def4 <__pow5mult+0x48>
 800ded4:	2010      	movs	r0, #16
 800ded6:	f7ff fcdb 	bl	800d890 <malloc>
 800deda:	4602      	mov	r2, r0
 800dedc:	61f8      	str	r0, [r7, #28]
 800dede:	b928      	cbnz	r0, 800deec <__pow5mult+0x40>
 800dee0:	4b1d      	ldr	r3, [pc, #116]	@ (800df58 <__pow5mult+0xac>)
 800dee2:	481e      	ldr	r0, [pc, #120]	@ (800df5c <__pow5mult+0xb0>)
 800dee4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dee8:	f000 fba8 	bl	800e63c <__assert_func>
 800deec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800def0:	6004      	str	r4, [r0, #0]
 800def2:	60c4      	str	r4, [r0, #12]
 800def4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800def8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800defc:	b94c      	cbnz	r4, 800df12 <__pow5mult+0x66>
 800defe:	f240 2171 	movw	r1, #625	@ 0x271
 800df02:	4638      	mov	r0, r7
 800df04:	f7ff ff1a 	bl	800dd3c <__i2b>
 800df08:	2300      	movs	r3, #0
 800df0a:	f8c8 0008 	str.w	r0, [r8, #8]
 800df0e:	4604      	mov	r4, r0
 800df10:	6003      	str	r3, [r0, #0]
 800df12:	f04f 0900 	mov.w	r9, #0
 800df16:	07eb      	lsls	r3, r5, #31
 800df18:	d50a      	bpl.n	800df30 <__pow5mult+0x84>
 800df1a:	4631      	mov	r1, r6
 800df1c:	4622      	mov	r2, r4
 800df1e:	4638      	mov	r0, r7
 800df20:	f7ff ff22 	bl	800dd68 <__multiply>
 800df24:	4631      	mov	r1, r6
 800df26:	4680      	mov	r8, r0
 800df28:	4638      	mov	r0, r7
 800df2a:	f7ff fe53 	bl	800dbd4 <_Bfree>
 800df2e:	4646      	mov	r6, r8
 800df30:	106d      	asrs	r5, r5, #1
 800df32:	d00b      	beq.n	800df4c <__pow5mult+0xa0>
 800df34:	6820      	ldr	r0, [r4, #0]
 800df36:	b938      	cbnz	r0, 800df48 <__pow5mult+0x9c>
 800df38:	4622      	mov	r2, r4
 800df3a:	4621      	mov	r1, r4
 800df3c:	4638      	mov	r0, r7
 800df3e:	f7ff ff13 	bl	800dd68 <__multiply>
 800df42:	6020      	str	r0, [r4, #0]
 800df44:	f8c0 9000 	str.w	r9, [r0]
 800df48:	4604      	mov	r4, r0
 800df4a:	e7e4      	b.n	800df16 <__pow5mult+0x6a>
 800df4c:	4630      	mov	r0, r6
 800df4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df52:	bf00      	nop
 800df54:	0801d218 	.word	0x0801d218
 800df58:	0801d0e5 	.word	0x0801d0e5
 800df5c:	0801d176 	.word	0x0801d176

0800df60 <__lshift>:
 800df60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df64:	460c      	mov	r4, r1
 800df66:	6849      	ldr	r1, [r1, #4]
 800df68:	6923      	ldr	r3, [r4, #16]
 800df6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800df6e:	68a3      	ldr	r3, [r4, #8]
 800df70:	4607      	mov	r7, r0
 800df72:	4691      	mov	r9, r2
 800df74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800df78:	f108 0601 	add.w	r6, r8, #1
 800df7c:	42b3      	cmp	r3, r6
 800df7e:	db0b      	blt.n	800df98 <__lshift+0x38>
 800df80:	4638      	mov	r0, r7
 800df82:	f7ff fde7 	bl	800db54 <_Balloc>
 800df86:	4605      	mov	r5, r0
 800df88:	b948      	cbnz	r0, 800df9e <__lshift+0x3e>
 800df8a:	4602      	mov	r2, r0
 800df8c:	4b28      	ldr	r3, [pc, #160]	@ (800e030 <__lshift+0xd0>)
 800df8e:	4829      	ldr	r0, [pc, #164]	@ (800e034 <__lshift+0xd4>)
 800df90:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800df94:	f000 fb52 	bl	800e63c <__assert_func>
 800df98:	3101      	adds	r1, #1
 800df9a:	005b      	lsls	r3, r3, #1
 800df9c:	e7ee      	b.n	800df7c <__lshift+0x1c>
 800df9e:	2300      	movs	r3, #0
 800dfa0:	f100 0114 	add.w	r1, r0, #20
 800dfa4:	f100 0210 	add.w	r2, r0, #16
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	4553      	cmp	r3, sl
 800dfac:	db33      	blt.n	800e016 <__lshift+0xb6>
 800dfae:	6920      	ldr	r0, [r4, #16]
 800dfb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dfb4:	f104 0314 	add.w	r3, r4, #20
 800dfb8:	f019 091f 	ands.w	r9, r9, #31
 800dfbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dfc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dfc4:	d02b      	beq.n	800e01e <__lshift+0xbe>
 800dfc6:	f1c9 0e20 	rsb	lr, r9, #32
 800dfca:	468a      	mov	sl, r1
 800dfcc:	2200      	movs	r2, #0
 800dfce:	6818      	ldr	r0, [r3, #0]
 800dfd0:	fa00 f009 	lsl.w	r0, r0, r9
 800dfd4:	4310      	orrs	r0, r2
 800dfd6:	f84a 0b04 	str.w	r0, [sl], #4
 800dfda:	f853 2b04 	ldr.w	r2, [r3], #4
 800dfde:	459c      	cmp	ip, r3
 800dfe0:	fa22 f20e 	lsr.w	r2, r2, lr
 800dfe4:	d8f3      	bhi.n	800dfce <__lshift+0x6e>
 800dfe6:	ebac 0304 	sub.w	r3, ip, r4
 800dfea:	3b15      	subs	r3, #21
 800dfec:	f023 0303 	bic.w	r3, r3, #3
 800dff0:	3304      	adds	r3, #4
 800dff2:	f104 0015 	add.w	r0, r4, #21
 800dff6:	4560      	cmp	r0, ip
 800dff8:	bf88      	it	hi
 800dffa:	2304      	movhi	r3, #4
 800dffc:	50ca      	str	r2, [r1, r3]
 800dffe:	b10a      	cbz	r2, 800e004 <__lshift+0xa4>
 800e000:	f108 0602 	add.w	r6, r8, #2
 800e004:	3e01      	subs	r6, #1
 800e006:	4638      	mov	r0, r7
 800e008:	612e      	str	r6, [r5, #16]
 800e00a:	4621      	mov	r1, r4
 800e00c:	f7ff fde2 	bl	800dbd4 <_Bfree>
 800e010:	4628      	mov	r0, r5
 800e012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e016:	f842 0f04 	str.w	r0, [r2, #4]!
 800e01a:	3301      	adds	r3, #1
 800e01c:	e7c5      	b.n	800dfaa <__lshift+0x4a>
 800e01e:	3904      	subs	r1, #4
 800e020:	f853 2b04 	ldr.w	r2, [r3], #4
 800e024:	f841 2f04 	str.w	r2, [r1, #4]!
 800e028:	459c      	cmp	ip, r3
 800e02a:	d8f9      	bhi.n	800e020 <__lshift+0xc0>
 800e02c:	e7ea      	b.n	800e004 <__lshift+0xa4>
 800e02e:	bf00      	nop
 800e030:	0801d154 	.word	0x0801d154
 800e034:	0801d176 	.word	0x0801d176

0800e038 <__mcmp>:
 800e038:	690a      	ldr	r2, [r1, #16]
 800e03a:	4603      	mov	r3, r0
 800e03c:	6900      	ldr	r0, [r0, #16]
 800e03e:	1a80      	subs	r0, r0, r2
 800e040:	b530      	push	{r4, r5, lr}
 800e042:	d10e      	bne.n	800e062 <__mcmp+0x2a>
 800e044:	3314      	adds	r3, #20
 800e046:	3114      	adds	r1, #20
 800e048:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e04c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e050:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e054:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e058:	4295      	cmp	r5, r2
 800e05a:	d003      	beq.n	800e064 <__mcmp+0x2c>
 800e05c:	d205      	bcs.n	800e06a <__mcmp+0x32>
 800e05e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e062:	bd30      	pop	{r4, r5, pc}
 800e064:	42a3      	cmp	r3, r4
 800e066:	d3f3      	bcc.n	800e050 <__mcmp+0x18>
 800e068:	e7fb      	b.n	800e062 <__mcmp+0x2a>
 800e06a:	2001      	movs	r0, #1
 800e06c:	e7f9      	b.n	800e062 <__mcmp+0x2a>
	...

0800e070 <__mdiff>:
 800e070:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e074:	4689      	mov	r9, r1
 800e076:	4606      	mov	r6, r0
 800e078:	4611      	mov	r1, r2
 800e07a:	4648      	mov	r0, r9
 800e07c:	4614      	mov	r4, r2
 800e07e:	f7ff ffdb 	bl	800e038 <__mcmp>
 800e082:	1e05      	subs	r5, r0, #0
 800e084:	d112      	bne.n	800e0ac <__mdiff+0x3c>
 800e086:	4629      	mov	r1, r5
 800e088:	4630      	mov	r0, r6
 800e08a:	f7ff fd63 	bl	800db54 <_Balloc>
 800e08e:	4602      	mov	r2, r0
 800e090:	b928      	cbnz	r0, 800e09e <__mdiff+0x2e>
 800e092:	4b3f      	ldr	r3, [pc, #252]	@ (800e190 <__mdiff+0x120>)
 800e094:	f240 2137 	movw	r1, #567	@ 0x237
 800e098:	483e      	ldr	r0, [pc, #248]	@ (800e194 <__mdiff+0x124>)
 800e09a:	f000 facf 	bl	800e63c <__assert_func>
 800e09e:	2301      	movs	r3, #1
 800e0a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e0a4:	4610      	mov	r0, r2
 800e0a6:	b003      	add	sp, #12
 800e0a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0ac:	bfbc      	itt	lt
 800e0ae:	464b      	movlt	r3, r9
 800e0b0:	46a1      	movlt	r9, r4
 800e0b2:	4630      	mov	r0, r6
 800e0b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e0b8:	bfba      	itte	lt
 800e0ba:	461c      	movlt	r4, r3
 800e0bc:	2501      	movlt	r5, #1
 800e0be:	2500      	movge	r5, #0
 800e0c0:	f7ff fd48 	bl	800db54 <_Balloc>
 800e0c4:	4602      	mov	r2, r0
 800e0c6:	b918      	cbnz	r0, 800e0d0 <__mdiff+0x60>
 800e0c8:	4b31      	ldr	r3, [pc, #196]	@ (800e190 <__mdiff+0x120>)
 800e0ca:	f240 2145 	movw	r1, #581	@ 0x245
 800e0ce:	e7e3      	b.n	800e098 <__mdiff+0x28>
 800e0d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e0d4:	6926      	ldr	r6, [r4, #16]
 800e0d6:	60c5      	str	r5, [r0, #12]
 800e0d8:	f109 0310 	add.w	r3, r9, #16
 800e0dc:	f109 0514 	add.w	r5, r9, #20
 800e0e0:	f104 0e14 	add.w	lr, r4, #20
 800e0e4:	f100 0b14 	add.w	fp, r0, #20
 800e0e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e0ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e0f0:	9301      	str	r3, [sp, #4]
 800e0f2:	46d9      	mov	r9, fp
 800e0f4:	f04f 0c00 	mov.w	ip, #0
 800e0f8:	9b01      	ldr	r3, [sp, #4]
 800e0fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e0fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e102:	9301      	str	r3, [sp, #4]
 800e104:	fa1f f38a 	uxth.w	r3, sl
 800e108:	4619      	mov	r1, r3
 800e10a:	b283      	uxth	r3, r0
 800e10c:	1acb      	subs	r3, r1, r3
 800e10e:	0c00      	lsrs	r0, r0, #16
 800e110:	4463      	add	r3, ip
 800e112:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e116:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e11a:	b29b      	uxth	r3, r3
 800e11c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e120:	4576      	cmp	r6, lr
 800e122:	f849 3b04 	str.w	r3, [r9], #4
 800e126:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e12a:	d8e5      	bhi.n	800e0f8 <__mdiff+0x88>
 800e12c:	1b33      	subs	r3, r6, r4
 800e12e:	3b15      	subs	r3, #21
 800e130:	f023 0303 	bic.w	r3, r3, #3
 800e134:	3415      	adds	r4, #21
 800e136:	3304      	adds	r3, #4
 800e138:	42a6      	cmp	r6, r4
 800e13a:	bf38      	it	cc
 800e13c:	2304      	movcc	r3, #4
 800e13e:	441d      	add	r5, r3
 800e140:	445b      	add	r3, fp
 800e142:	461e      	mov	r6, r3
 800e144:	462c      	mov	r4, r5
 800e146:	4544      	cmp	r4, r8
 800e148:	d30e      	bcc.n	800e168 <__mdiff+0xf8>
 800e14a:	f108 0103 	add.w	r1, r8, #3
 800e14e:	1b49      	subs	r1, r1, r5
 800e150:	f021 0103 	bic.w	r1, r1, #3
 800e154:	3d03      	subs	r5, #3
 800e156:	45a8      	cmp	r8, r5
 800e158:	bf38      	it	cc
 800e15a:	2100      	movcc	r1, #0
 800e15c:	440b      	add	r3, r1
 800e15e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e162:	b191      	cbz	r1, 800e18a <__mdiff+0x11a>
 800e164:	6117      	str	r7, [r2, #16]
 800e166:	e79d      	b.n	800e0a4 <__mdiff+0x34>
 800e168:	f854 1b04 	ldr.w	r1, [r4], #4
 800e16c:	46e6      	mov	lr, ip
 800e16e:	0c08      	lsrs	r0, r1, #16
 800e170:	fa1c fc81 	uxtah	ip, ip, r1
 800e174:	4471      	add	r1, lr
 800e176:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e17a:	b289      	uxth	r1, r1
 800e17c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e180:	f846 1b04 	str.w	r1, [r6], #4
 800e184:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e188:	e7dd      	b.n	800e146 <__mdiff+0xd6>
 800e18a:	3f01      	subs	r7, #1
 800e18c:	e7e7      	b.n	800e15e <__mdiff+0xee>
 800e18e:	bf00      	nop
 800e190:	0801d154 	.word	0x0801d154
 800e194:	0801d176 	.word	0x0801d176

0800e198 <__d2b>:
 800e198:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e19c:	460f      	mov	r7, r1
 800e19e:	2101      	movs	r1, #1
 800e1a0:	ec59 8b10 	vmov	r8, r9, d0
 800e1a4:	4616      	mov	r6, r2
 800e1a6:	f7ff fcd5 	bl	800db54 <_Balloc>
 800e1aa:	4604      	mov	r4, r0
 800e1ac:	b930      	cbnz	r0, 800e1bc <__d2b+0x24>
 800e1ae:	4602      	mov	r2, r0
 800e1b0:	4b23      	ldr	r3, [pc, #140]	@ (800e240 <__d2b+0xa8>)
 800e1b2:	4824      	ldr	r0, [pc, #144]	@ (800e244 <__d2b+0xac>)
 800e1b4:	f240 310f 	movw	r1, #783	@ 0x30f
 800e1b8:	f000 fa40 	bl	800e63c <__assert_func>
 800e1bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e1c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e1c4:	b10d      	cbz	r5, 800e1ca <__d2b+0x32>
 800e1c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e1ca:	9301      	str	r3, [sp, #4]
 800e1cc:	f1b8 0300 	subs.w	r3, r8, #0
 800e1d0:	d023      	beq.n	800e21a <__d2b+0x82>
 800e1d2:	4668      	mov	r0, sp
 800e1d4:	9300      	str	r3, [sp, #0]
 800e1d6:	f7ff fd84 	bl	800dce2 <__lo0bits>
 800e1da:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e1de:	b1d0      	cbz	r0, 800e216 <__d2b+0x7e>
 800e1e0:	f1c0 0320 	rsb	r3, r0, #32
 800e1e4:	fa02 f303 	lsl.w	r3, r2, r3
 800e1e8:	430b      	orrs	r3, r1
 800e1ea:	40c2      	lsrs	r2, r0
 800e1ec:	6163      	str	r3, [r4, #20]
 800e1ee:	9201      	str	r2, [sp, #4]
 800e1f0:	9b01      	ldr	r3, [sp, #4]
 800e1f2:	61a3      	str	r3, [r4, #24]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	bf0c      	ite	eq
 800e1f8:	2201      	moveq	r2, #1
 800e1fa:	2202      	movne	r2, #2
 800e1fc:	6122      	str	r2, [r4, #16]
 800e1fe:	b1a5      	cbz	r5, 800e22a <__d2b+0x92>
 800e200:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e204:	4405      	add	r5, r0
 800e206:	603d      	str	r5, [r7, #0]
 800e208:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e20c:	6030      	str	r0, [r6, #0]
 800e20e:	4620      	mov	r0, r4
 800e210:	b003      	add	sp, #12
 800e212:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e216:	6161      	str	r1, [r4, #20]
 800e218:	e7ea      	b.n	800e1f0 <__d2b+0x58>
 800e21a:	a801      	add	r0, sp, #4
 800e21c:	f7ff fd61 	bl	800dce2 <__lo0bits>
 800e220:	9b01      	ldr	r3, [sp, #4]
 800e222:	6163      	str	r3, [r4, #20]
 800e224:	3020      	adds	r0, #32
 800e226:	2201      	movs	r2, #1
 800e228:	e7e8      	b.n	800e1fc <__d2b+0x64>
 800e22a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e22e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e232:	6038      	str	r0, [r7, #0]
 800e234:	6918      	ldr	r0, [r3, #16]
 800e236:	f7ff fd35 	bl	800dca4 <__hi0bits>
 800e23a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e23e:	e7e5      	b.n	800e20c <__d2b+0x74>
 800e240:	0801d154 	.word	0x0801d154
 800e244:	0801d176 	.word	0x0801d176

0800e248 <__sread>:
 800e248:	b510      	push	{r4, lr}
 800e24a:	460c      	mov	r4, r1
 800e24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e250:	f000 f99e 	bl	800e590 <_read_r>
 800e254:	2800      	cmp	r0, #0
 800e256:	bfab      	itete	ge
 800e258:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e25a:	89a3      	ldrhlt	r3, [r4, #12]
 800e25c:	181b      	addge	r3, r3, r0
 800e25e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e262:	bfac      	ite	ge
 800e264:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e266:	81a3      	strhlt	r3, [r4, #12]
 800e268:	bd10      	pop	{r4, pc}

0800e26a <__swrite>:
 800e26a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e26e:	461f      	mov	r7, r3
 800e270:	898b      	ldrh	r3, [r1, #12]
 800e272:	05db      	lsls	r3, r3, #23
 800e274:	4605      	mov	r5, r0
 800e276:	460c      	mov	r4, r1
 800e278:	4616      	mov	r6, r2
 800e27a:	d505      	bpl.n	800e288 <__swrite+0x1e>
 800e27c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e280:	2302      	movs	r3, #2
 800e282:	2200      	movs	r2, #0
 800e284:	f000 f972 	bl	800e56c <_lseek_r>
 800e288:	89a3      	ldrh	r3, [r4, #12]
 800e28a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e28e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e292:	81a3      	strh	r3, [r4, #12]
 800e294:	4632      	mov	r2, r6
 800e296:	463b      	mov	r3, r7
 800e298:	4628      	mov	r0, r5
 800e29a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e29e:	f000 b999 	b.w	800e5d4 <_write_r>

0800e2a2 <__sseek>:
 800e2a2:	b510      	push	{r4, lr}
 800e2a4:	460c      	mov	r4, r1
 800e2a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2aa:	f000 f95f 	bl	800e56c <_lseek_r>
 800e2ae:	1c43      	adds	r3, r0, #1
 800e2b0:	89a3      	ldrh	r3, [r4, #12]
 800e2b2:	bf15      	itete	ne
 800e2b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e2b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e2ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e2be:	81a3      	strheq	r3, [r4, #12]
 800e2c0:	bf18      	it	ne
 800e2c2:	81a3      	strhne	r3, [r4, #12]
 800e2c4:	bd10      	pop	{r4, pc}

0800e2c6 <__sclose>:
 800e2c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2ca:	f000 b995 	b.w	800e5f8 <_close_r>

0800e2ce <_realloc_r>:
 800e2ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2d2:	4607      	mov	r7, r0
 800e2d4:	4614      	mov	r4, r2
 800e2d6:	460d      	mov	r5, r1
 800e2d8:	b921      	cbnz	r1, 800e2e4 <_realloc_r+0x16>
 800e2da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2de:	4611      	mov	r1, r2
 800e2e0:	f7ff bb00 	b.w	800d8e4 <_malloc_r>
 800e2e4:	b92a      	cbnz	r2, 800e2f2 <_realloc_r+0x24>
 800e2e6:	f000 f9db 	bl	800e6a0 <_free_r>
 800e2ea:	4625      	mov	r5, r4
 800e2ec:	4628      	mov	r0, r5
 800e2ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2f2:	f000 fa31 	bl	800e758 <_malloc_usable_size_r>
 800e2f6:	4284      	cmp	r4, r0
 800e2f8:	4606      	mov	r6, r0
 800e2fa:	d802      	bhi.n	800e302 <_realloc_r+0x34>
 800e2fc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e300:	d8f4      	bhi.n	800e2ec <_realloc_r+0x1e>
 800e302:	4621      	mov	r1, r4
 800e304:	4638      	mov	r0, r7
 800e306:	f7ff faed 	bl	800d8e4 <_malloc_r>
 800e30a:	4680      	mov	r8, r0
 800e30c:	b908      	cbnz	r0, 800e312 <_realloc_r+0x44>
 800e30e:	4645      	mov	r5, r8
 800e310:	e7ec      	b.n	800e2ec <_realloc_r+0x1e>
 800e312:	42b4      	cmp	r4, r6
 800e314:	4622      	mov	r2, r4
 800e316:	4629      	mov	r1, r5
 800e318:	bf28      	it	cs
 800e31a:	4632      	movcs	r2, r6
 800e31c:	f7fe fafa 	bl	800c914 <memcpy>
 800e320:	4629      	mov	r1, r5
 800e322:	4638      	mov	r0, r7
 800e324:	f000 f9bc 	bl	800e6a0 <_free_r>
 800e328:	e7f1      	b.n	800e30e <_realloc_r+0x40>

0800e32a <__swbuf_r>:
 800e32a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e32c:	460e      	mov	r6, r1
 800e32e:	4614      	mov	r4, r2
 800e330:	4605      	mov	r5, r0
 800e332:	b118      	cbz	r0, 800e33c <__swbuf_r+0x12>
 800e334:	6a03      	ldr	r3, [r0, #32]
 800e336:	b90b      	cbnz	r3, 800e33c <__swbuf_r+0x12>
 800e338:	f7fe fa1e 	bl	800c778 <__sinit>
 800e33c:	69a3      	ldr	r3, [r4, #24]
 800e33e:	60a3      	str	r3, [r4, #8]
 800e340:	89a3      	ldrh	r3, [r4, #12]
 800e342:	071a      	lsls	r2, r3, #28
 800e344:	d501      	bpl.n	800e34a <__swbuf_r+0x20>
 800e346:	6923      	ldr	r3, [r4, #16]
 800e348:	b943      	cbnz	r3, 800e35c <__swbuf_r+0x32>
 800e34a:	4621      	mov	r1, r4
 800e34c:	4628      	mov	r0, r5
 800e34e:	f000 f82b 	bl	800e3a8 <__swsetup_r>
 800e352:	b118      	cbz	r0, 800e35c <__swbuf_r+0x32>
 800e354:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e358:	4638      	mov	r0, r7
 800e35a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e35c:	6823      	ldr	r3, [r4, #0]
 800e35e:	6922      	ldr	r2, [r4, #16]
 800e360:	1a98      	subs	r0, r3, r2
 800e362:	6963      	ldr	r3, [r4, #20]
 800e364:	b2f6      	uxtb	r6, r6
 800e366:	4283      	cmp	r3, r0
 800e368:	4637      	mov	r7, r6
 800e36a:	dc05      	bgt.n	800e378 <__swbuf_r+0x4e>
 800e36c:	4621      	mov	r1, r4
 800e36e:	4628      	mov	r0, r5
 800e370:	f7ff fbbc 	bl	800daec <_fflush_r>
 800e374:	2800      	cmp	r0, #0
 800e376:	d1ed      	bne.n	800e354 <__swbuf_r+0x2a>
 800e378:	68a3      	ldr	r3, [r4, #8]
 800e37a:	3b01      	subs	r3, #1
 800e37c:	60a3      	str	r3, [r4, #8]
 800e37e:	6823      	ldr	r3, [r4, #0]
 800e380:	1c5a      	adds	r2, r3, #1
 800e382:	6022      	str	r2, [r4, #0]
 800e384:	701e      	strb	r6, [r3, #0]
 800e386:	6962      	ldr	r2, [r4, #20]
 800e388:	1c43      	adds	r3, r0, #1
 800e38a:	429a      	cmp	r2, r3
 800e38c:	d004      	beq.n	800e398 <__swbuf_r+0x6e>
 800e38e:	89a3      	ldrh	r3, [r4, #12]
 800e390:	07db      	lsls	r3, r3, #31
 800e392:	d5e1      	bpl.n	800e358 <__swbuf_r+0x2e>
 800e394:	2e0a      	cmp	r6, #10
 800e396:	d1df      	bne.n	800e358 <__swbuf_r+0x2e>
 800e398:	4621      	mov	r1, r4
 800e39a:	4628      	mov	r0, r5
 800e39c:	f7ff fba6 	bl	800daec <_fflush_r>
 800e3a0:	2800      	cmp	r0, #0
 800e3a2:	d0d9      	beq.n	800e358 <__swbuf_r+0x2e>
 800e3a4:	e7d6      	b.n	800e354 <__swbuf_r+0x2a>
	...

0800e3a8 <__swsetup_r>:
 800e3a8:	b538      	push	{r3, r4, r5, lr}
 800e3aa:	4b29      	ldr	r3, [pc, #164]	@ (800e450 <__swsetup_r+0xa8>)
 800e3ac:	4605      	mov	r5, r0
 800e3ae:	6818      	ldr	r0, [r3, #0]
 800e3b0:	460c      	mov	r4, r1
 800e3b2:	b118      	cbz	r0, 800e3bc <__swsetup_r+0x14>
 800e3b4:	6a03      	ldr	r3, [r0, #32]
 800e3b6:	b90b      	cbnz	r3, 800e3bc <__swsetup_r+0x14>
 800e3b8:	f7fe f9de 	bl	800c778 <__sinit>
 800e3bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3c0:	0719      	lsls	r1, r3, #28
 800e3c2:	d422      	bmi.n	800e40a <__swsetup_r+0x62>
 800e3c4:	06da      	lsls	r2, r3, #27
 800e3c6:	d407      	bmi.n	800e3d8 <__swsetup_r+0x30>
 800e3c8:	2209      	movs	r2, #9
 800e3ca:	602a      	str	r2, [r5, #0]
 800e3cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e3d0:	81a3      	strh	r3, [r4, #12]
 800e3d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e3d6:	e033      	b.n	800e440 <__swsetup_r+0x98>
 800e3d8:	0758      	lsls	r0, r3, #29
 800e3da:	d512      	bpl.n	800e402 <__swsetup_r+0x5a>
 800e3dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e3de:	b141      	cbz	r1, 800e3f2 <__swsetup_r+0x4a>
 800e3e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e3e4:	4299      	cmp	r1, r3
 800e3e6:	d002      	beq.n	800e3ee <__swsetup_r+0x46>
 800e3e8:	4628      	mov	r0, r5
 800e3ea:	f000 f959 	bl	800e6a0 <_free_r>
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e3f2:	89a3      	ldrh	r3, [r4, #12]
 800e3f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e3f8:	81a3      	strh	r3, [r4, #12]
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	6063      	str	r3, [r4, #4]
 800e3fe:	6923      	ldr	r3, [r4, #16]
 800e400:	6023      	str	r3, [r4, #0]
 800e402:	89a3      	ldrh	r3, [r4, #12]
 800e404:	f043 0308 	orr.w	r3, r3, #8
 800e408:	81a3      	strh	r3, [r4, #12]
 800e40a:	6923      	ldr	r3, [r4, #16]
 800e40c:	b94b      	cbnz	r3, 800e422 <__swsetup_r+0x7a>
 800e40e:	89a3      	ldrh	r3, [r4, #12]
 800e410:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e414:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e418:	d003      	beq.n	800e422 <__swsetup_r+0x7a>
 800e41a:	4621      	mov	r1, r4
 800e41c:	4628      	mov	r0, r5
 800e41e:	f000 f83f 	bl	800e4a0 <__smakebuf_r>
 800e422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e426:	f013 0201 	ands.w	r2, r3, #1
 800e42a:	d00a      	beq.n	800e442 <__swsetup_r+0x9a>
 800e42c:	2200      	movs	r2, #0
 800e42e:	60a2      	str	r2, [r4, #8]
 800e430:	6962      	ldr	r2, [r4, #20]
 800e432:	4252      	negs	r2, r2
 800e434:	61a2      	str	r2, [r4, #24]
 800e436:	6922      	ldr	r2, [r4, #16]
 800e438:	b942      	cbnz	r2, 800e44c <__swsetup_r+0xa4>
 800e43a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e43e:	d1c5      	bne.n	800e3cc <__swsetup_r+0x24>
 800e440:	bd38      	pop	{r3, r4, r5, pc}
 800e442:	0799      	lsls	r1, r3, #30
 800e444:	bf58      	it	pl
 800e446:	6962      	ldrpl	r2, [r4, #20]
 800e448:	60a2      	str	r2, [r4, #8]
 800e44a:	e7f4      	b.n	800e436 <__swsetup_r+0x8e>
 800e44c:	2000      	movs	r0, #0
 800e44e:	e7f7      	b.n	800e440 <__swsetup_r+0x98>
 800e450:	20000140 	.word	0x20000140

0800e454 <__swhatbuf_r>:
 800e454:	b570      	push	{r4, r5, r6, lr}
 800e456:	460c      	mov	r4, r1
 800e458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e45c:	2900      	cmp	r1, #0
 800e45e:	b096      	sub	sp, #88	@ 0x58
 800e460:	4615      	mov	r5, r2
 800e462:	461e      	mov	r6, r3
 800e464:	da0d      	bge.n	800e482 <__swhatbuf_r+0x2e>
 800e466:	89a3      	ldrh	r3, [r4, #12]
 800e468:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e46c:	f04f 0100 	mov.w	r1, #0
 800e470:	bf14      	ite	ne
 800e472:	2340      	movne	r3, #64	@ 0x40
 800e474:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e478:	2000      	movs	r0, #0
 800e47a:	6031      	str	r1, [r6, #0]
 800e47c:	602b      	str	r3, [r5, #0]
 800e47e:	b016      	add	sp, #88	@ 0x58
 800e480:	bd70      	pop	{r4, r5, r6, pc}
 800e482:	466a      	mov	r2, sp
 800e484:	f000 f8c8 	bl	800e618 <_fstat_r>
 800e488:	2800      	cmp	r0, #0
 800e48a:	dbec      	blt.n	800e466 <__swhatbuf_r+0x12>
 800e48c:	9901      	ldr	r1, [sp, #4]
 800e48e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e492:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e496:	4259      	negs	r1, r3
 800e498:	4159      	adcs	r1, r3
 800e49a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e49e:	e7eb      	b.n	800e478 <__swhatbuf_r+0x24>

0800e4a0 <__smakebuf_r>:
 800e4a0:	898b      	ldrh	r3, [r1, #12]
 800e4a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e4a4:	079d      	lsls	r5, r3, #30
 800e4a6:	4606      	mov	r6, r0
 800e4a8:	460c      	mov	r4, r1
 800e4aa:	d507      	bpl.n	800e4bc <__smakebuf_r+0x1c>
 800e4ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e4b0:	6023      	str	r3, [r4, #0]
 800e4b2:	6123      	str	r3, [r4, #16]
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	6163      	str	r3, [r4, #20]
 800e4b8:	b003      	add	sp, #12
 800e4ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4bc:	ab01      	add	r3, sp, #4
 800e4be:	466a      	mov	r2, sp
 800e4c0:	f7ff ffc8 	bl	800e454 <__swhatbuf_r>
 800e4c4:	9f00      	ldr	r7, [sp, #0]
 800e4c6:	4605      	mov	r5, r0
 800e4c8:	4639      	mov	r1, r7
 800e4ca:	4630      	mov	r0, r6
 800e4cc:	f7ff fa0a 	bl	800d8e4 <_malloc_r>
 800e4d0:	b948      	cbnz	r0, 800e4e6 <__smakebuf_r+0x46>
 800e4d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4d6:	059a      	lsls	r2, r3, #22
 800e4d8:	d4ee      	bmi.n	800e4b8 <__smakebuf_r+0x18>
 800e4da:	f023 0303 	bic.w	r3, r3, #3
 800e4de:	f043 0302 	orr.w	r3, r3, #2
 800e4e2:	81a3      	strh	r3, [r4, #12]
 800e4e4:	e7e2      	b.n	800e4ac <__smakebuf_r+0xc>
 800e4e6:	89a3      	ldrh	r3, [r4, #12]
 800e4e8:	6020      	str	r0, [r4, #0]
 800e4ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4ee:	81a3      	strh	r3, [r4, #12]
 800e4f0:	9b01      	ldr	r3, [sp, #4]
 800e4f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e4f6:	b15b      	cbz	r3, 800e510 <__smakebuf_r+0x70>
 800e4f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e4fc:	4630      	mov	r0, r6
 800e4fe:	f000 f825 	bl	800e54c <_isatty_r>
 800e502:	b128      	cbz	r0, 800e510 <__smakebuf_r+0x70>
 800e504:	89a3      	ldrh	r3, [r4, #12]
 800e506:	f023 0303 	bic.w	r3, r3, #3
 800e50a:	f043 0301 	orr.w	r3, r3, #1
 800e50e:	81a3      	strh	r3, [r4, #12]
 800e510:	89a3      	ldrh	r3, [r4, #12]
 800e512:	431d      	orrs	r5, r3
 800e514:	81a5      	strh	r5, [r4, #12]
 800e516:	e7cf      	b.n	800e4b8 <__smakebuf_r+0x18>

0800e518 <memmove>:
 800e518:	4288      	cmp	r0, r1
 800e51a:	b510      	push	{r4, lr}
 800e51c:	eb01 0402 	add.w	r4, r1, r2
 800e520:	d902      	bls.n	800e528 <memmove+0x10>
 800e522:	4284      	cmp	r4, r0
 800e524:	4623      	mov	r3, r4
 800e526:	d807      	bhi.n	800e538 <memmove+0x20>
 800e528:	1e43      	subs	r3, r0, #1
 800e52a:	42a1      	cmp	r1, r4
 800e52c:	d008      	beq.n	800e540 <memmove+0x28>
 800e52e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e532:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e536:	e7f8      	b.n	800e52a <memmove+0x12>
 800e538:	4402      	add	r2, r0
 800e53a:	4601      	mov	r1, r0
 800e53c:	428a      	cmp	r2, r1
 800e53e:	d100      	bne.n	800e542 <memmove+0x2a>
 800e540:	bd10      	pop	{r4, pc}
 800e542:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e546:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e54a:	e7f7      	b.n	800e53c <memmove+0x24>

0800e54c <_isatty_r>:
 800e54c:	b538      	push	{r3, r4, r5, lr}
 800e54e:	4d06      	ldr	r5, [pc, #24]	@ (800e568 <_isatty_r+0x1c>)
 800e550:	2300      	movs	r3, #0
 800e552:	4604      	mov	r4, r0
 800e554:	4608      	mov	r0, r1
 800e556:	602b      	str	r3, [r5, #0]
 800e558:	f7f3 ffa6 	bl	80024a8 <_isatty>
 800e55c:	1c43      	adds	r3, r0, #1
 800e55e:	d102      	bne.n	800e566 <_isatty_r+0x1a>
 800e560:	682b      	ldr	r3, [r5, #0]
 800e562:	b103      	cbz	r3, 800e566 <_isatty_r+0x1a>
 800e564:	6023      	str	r3, [r4, #0]
 800e566:	bd38      	pop	{r3, r4, r5, pc}
 800e568:	20001a88 	.word	0x20001a88

0800e56c <_lseek_r>:
 800e56c:	b538      	push	{r3, r4, r5, lr}
 800e56e:	4d07      	ldr	r5, [pc, #28]	@ (800e58c <_lseek_r+0x20>)
 800e570:	4604      	mov	r4, r0
 800e572:	4608      	mov	r0, r1
 800e574:	4611      	mov	r1, r2
 800e576:	2200      	movs	r2, #0
 800e578:	602a      	str	r2, [r5, #0]
 800e57a:	461a      	mov	r2, r3
 800e57c:	f7f3 ff9f 	bl	80024be <_lseek>
 800e580:	1c43      	adds	r3, r0, #1
 800e582:	d102      	bne.n	800e58a <_lseek_r+0x1e>
 800e584:	682b      	ldr	r3, [r5, #0]
 800e586:	b103      	cbz	r3, 800e58a <_lseek_r+0x1e>
 800e588:	6023      	str	r3, [r4, #0]
 800e58a:	bd38      	pop	{r3, r4, r5, pc}
 800e58c:	20001a88 	.word	0x20001a88

0800e590 <_read_r>:
 800e590:	b538      	push	{r3, r4, r5, lr}
 800e592:	4d07      	ldr	r5, [pc, #28]	@ (800e5b0 <_read_r+0x20>)
 800e594:	4604      	mov	r4, r0
 800e596:	4608      	mov	r0, r1
 800e598:	4611      	mov	r1, r2
 800e59a:	2200      	movs	r2, #0
 800e59c:	602a      	str	r2, [r5, #0]
 800e59e:	461a      	mov	r2, r3
 800e5a0:	f7f3 ff2d 	bl	80023fe <_read>
 800e5a4:	1c43      	adds	r3, r0, #1
 800e5a6:	d102      	bne.n	800e5ae <_read_r+0x1e>
 800e5a8:	682b      	ldr	r3, [r5, #0]
 800e5aa:	b103      	cbz	r3, 800e5ae <_read_r+0x1e>
 800e5ac:	6023      	str	r3, [r4, #0]
 800e5ae:	bd38      	pop	{r3, r4, r5, pc}
 800e5b0:	20001a88 	.word	0x20001a88

0800e5b4 <_sbrk_r>:
 800e5b4:	b538      	push	{r3, r4, r5, lr}
 800e5b6:	4d06      	ldr	r5, [pc, #24]	@ (800e5d0 <_sbrk_r+0x1c>)
 800e5b8:	2300      	movs	r3, #0
 800e5ba:	4604      	mov	r4, r0
 800e5bc:	4608      	mov	r0, r1
 800e5be:	602b      	str	r3, [r5, #0]
 800e5c0:	f7f3 ff8a 	bl	80024d8 <_sbrk>
 800e5c4:	1c43      	adds	r3, r0, #1
 800e5c6:	d102      	bne.n	800e5ce <_sbrk_r+0x1a>
 800e5c8:	682b      	ldr	r3, [r5, #0]
 800e5ca:	b103      	cbz	r3, 800e5ce <_sbrk_r+0x1a>
 800e5cc:	6023      	str	r3, [r4, #0]
 800e5ce:	bd38      	pop	{r3, r4, r5, pc}
 800e5d0:	20001a88 	.word	0x20001a88

0800e5d4 <_write_r>:
 800e5d4:	b538      	push	{r3, r4, r5, lr}
 800e5d6:	4d07      	ldr	r5, [pc, #28]	@ (800e5f4 <_write_r+0x20>)
 800e5d8:	4604      	mov	r4, r0
 800e5da:	4608      	mov	r0, r1
 800e5dc:	4611      	mov	r1, r2
 800e5de:	2200      	movs	r2, #0
 800e5e0:	602a      	str	r2, [r5, #0]
 800e5e2:	461a      	mov	r2, r3
 800e5e4:	f7f3 ff28 	bl	8002438 <_write>
 800e5e8:	1c43      	adds	r3, r0, #1
 800e5ea:	d102      	bne.n	800e5f2 <_write_r+0x1e>
 800e5ec:	682b      	ldr	r3, [r5, #0]
 800e5ee:	b103      	cbz	r3, 800e5f2 <_write_r+0x1e>
 800e5f0:	6023      	str	r3, [r4, #0]
 800e5f2:	bd38      	pop	{r3, r4, r5, pc}
 800e5f4:	20001a88 	.word	0x20001a88

0800e5f8 <_close_r>:
 800e5f8:	b538      	push	{r3, r4, r5, lr}
 800e5fa:	4d06      	ldr	r5, [pc, #24]	@ (800e614 <_close_r+0x1c>)
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	4604      	mov	r4, r0
 800e600:	4608      	mov	r0, r1
 800e602:	602b      	str	r3, [r5, #0]
 800e604:	f7f3 ff34 	bl	8002470 <_close>
 800e608:	1c43      	adds	r3, r0, #1
 800e60a:	d102      	bne.n	800e612 <_close_r+0x1a>
 800e60c:	682b      	ldr	r3, [r5, #0]
 800e60e:	b103      	cbz	r3, 800e612 <_close_r+0x1a>
 800e610:	6023      	str	r3, [r4, #0]
 800e612:	bd38      	pop	{r3, r4, r5, pc}
 800e614:	20001a88 	.word	0x20001a88

0800e618 <_fstat_r>:
 800e618:	b538      	push	{r3, r4, r5, lr}
 800e61a:	4d07      	ldr	r5, [pc, #28]	@ (800e638 <_fstat_r+0x20>)
 800e61c:	2300      	movs	r3, #0
 800e61e:	4604      	mov	r4, r0
 800e620:	4608      	mov	r0, r1
 800e622:	4611      	mov	r1, r2
 800e624:	602b      	str	r3, [r5, #0]
 800e626:	f7f3 ff2f 	bl	8002488 <_fstat>
 800e62a:	1c43      	adds	r3, r0, #1
 800e62c:	d102      	bne.n	800e634 <_fstat_r+0x1c>
 800e62e:	682b      	ldr	r3, [r5, #0]
 800e630:	b103      	cbz	r3, 800e634 <_fstat_r+0x1c>
 800e632:	6023      	str	r3, [r4, #0]
 800e634:	bd38      	pop	{r3, r4, r5, pc}
 800e636:	bf00      	nop
 800e638:	20001a88 	.word	0x20001a88

0800e63c <__assert_func>:
 800e63c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e63e:	4614      	mov	r4, r2
 800e640:	461a      	mov	r2, r3
 800e642:	4b09      	ldr	r3, [pc, #36]	@ (800e668 <__assert_func+0x2c>)
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	4605      	mov	r5, r0
 800e648:	68d8      	ldr	r0, [r3, #12]
 800e64a:	b14c      	cbz	r4, 800e660 <__assert_func+0x24>
 800e64c:	4b07      	ldr	r3, [pc, #28]	@ (800e66c <__assert_func+0x30>)
 800e64e:	9100      	str	r1, [sp, #0]
 800e650:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e654:	4906      	ldr	r1, [pc, #24]	@ (800e670 <__assert_func+0x34>)
 800e656:	462b      	mov	r3, r5
 800e658:	f000 f886 	bl	800e768 <fiprintf>
 800e65c:	f000 f8a3 	bl	800e7a6 <abort>
 800e660:	4b04      	ldr	r3, [pc, #16]	@ (800e674 <__assert_func+0x38>)
 800e662:	461c      	mov	r4, r3
 800e664:	e7f3      	b.n	800e64e <__assert_func+0x12>
 800e666:	bf00      	nop
 800e668:	20000140 	.word	0x20000140
 800e66c:	0801d1d9 	.word	0x0801d1d9
 800e670:	0801d1e6 	.word	0x0801d1e6
 800e674:	0801d214 	.word	0x0801d214

0800e678 <_calloc_r>:
 800e678:	b570      	push	{r4, r5, r6, lr}
 800e67a:	fba1 5402 	umull	r5, r4, r1, r2
 800e67e:	b934      	cbnz	r4, 800e68e <_calloc_r+0x16>
 800e680:	4629      	mov	r1, r5
 800e682:	f7ff f92f 	bl	800d8e4 <_malloc_r>
 800e686:	4606      	mov	r6, r0
 800e688:	b928      	cbnz	r0, 800e696 <_calloc_r+0x1e>
 800e68a:	4630      	mov	r0, r6
 800e68c:	bd70      	pop	{r4, r5, r6, pc}
 800e68e:	220c      	movs	r2, #12
 800e690:	6002      	str	r2, [r0, #0]
 800e692:	2600      	movs	r6, #0
 800e694:	e7f9      	b.n	800e68a <_calloc_r+0x12>
 800e696:	462a      	mov	r2, r5
 800e698:	4621      	mov	r1, r4
 800e69a:	f7fe f901 	bl	800c8a0 <memset>
 800e69e:	e7f4      	b.n	800e68a <_calloc_r+0x12>

0800e6a0 <_free_r>:
 800e6a0:	b538      	push	{r3, r4, r5, lr}
 800e6a2:	4605      	mov	r5, r0
 800e6a4:	2900      	cmp	r1, #0
 800e6a6:	d041      	beq.n	800e72c <_free_r+0x8c>
 800e6a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6ac:	1f0c      	subs	r4, r1, #4
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	bfb8      	it	lt
 800e6b2:	18e4      	addlt	r4, r4, r3
 800e6b4:	f7ff fa42 	bl	800db3c <__malloc_lock>
 800e6b8:	4a1d      	ldr	r2, [pc, #116]	@ (800e730 <_free_r+0x90>)
 800e6ba:	6813      	ldr	r3, [r2, #0]
 800e6bc:	b933      	cbnz	r3, 800e6cc <_free_r+0x2c>
 800e6be:	6063      	str	r3, [r4, #4]
 800e6c0:	6014      	str	r4, [r2, #0]
 800e6c2:	4628      	mov	r0, r5
 800e6c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e6c8:	f7ff ba3e 	b.w	800db48 <__malloc_unlock>
 800e6cc:	42a3      	cmp	r3, r4
 800e6ce:	d908      	bls.n	800e6e2 <_free_r+0x42>
 800e6d0:	6820      	ldr	r0, [r4, #0]
 800e6d2:	1821      	adds	r1, r4, r0
 800e6d4:	428b      	cmp	r3, r1
 800e6d6:	bf01      	itttt	eq
 800e6d8:	6819      	ldreq	r1, [r3, #0]
 800e6da:	685b      	ldreq	r3, [r3, #4]
 800e6dc:	1809      	addeq	r1, r1, r0
 800e6de:	6021      	streq	r1, [r4, #0]
 800e6e0:	e7ed      	b.n	800e6be <_free_r+0x1e>
 800e6e2:	461a      	mov	r2, r3
 800e6e4:	685b      	ldr	r3, [r3, #4]
 800e6e6:	b10b      	cbz	r3, 800e6ec <_free_r+0x4c>
 800e6e8:	42a3      	cmp	r3, r4
 800e6ea:	d9fa      	bls.n	800e6e2 <_free_r+0x42>
 800e6ec:	6811      	ldr	r1, [r2, #0]
 800e6ee:	1850      	adds	r0, r2, r1
 800e6f0:	42a0      	cmp	r0, r4
 800e6f2:	d10b      	bne.n	800e70c <_free_r+0x6c>
 800e6f4:	6820      	ldr	r0, [r4, #0]
 800e6f6:	4401      	add	r1, r0
 800e6f8:	1850      	adds	r0, r2, r1
 800e6fa:	4283      	cmp	r3, r0
 800e6fc:	6011      	str	r1, [r2, #0]
 800e6fe:	d1e0      	bne.n	800e6c2 <_free_r+0x22>
 800e700:	6818      	ldr	r0, [r3, #0]
 800e702:	685b      	ldr	r3, [r3, #4]
 800e704:	6053      	str	r3, [r2, #4]
 800e706:	4408      	add	r0, r1
 800e708:	6010      	str	r0, [r2, #0]
 800e70a:	e7da      	b.n	800e6c2 <_free_r+0x22>
 800e70c:	d902      	bls.n	800e714 <_free_r+0x74>
 800e70e:	230c      	movs	r3, #12
 800e710:	602b      	str	r3, [r5, #0]
 800e712:	e7d6      	b.n	800e6c2 <_free_r+0x22>
 800e714:	6820      	ldr	r0, [r4, #0]
 800e716:	1821      	adds	r1, r4, r0
 800e718:	428b      	cmp	r3, r1
 800e71a:	bf04      	itt	eq
 800e71c:	6819      	ldreq	r1, [r3, #0]
 800e71e:	685b      	ldreq	r3, [r3, #4]
 800e720:	6063      	str	r3, [r4, #4]
 800e722:	bf04      	itt	eq
 800e724:	1809      	addeq	r1, r1, r0
 800e726:	6021      	streq	r1, [r4, #0]
 800e728:	6054      	str	r4, [r2, #4]
 800e72a:	e7ca      	b.n	800e6c2 <_free_r+0x22>
 800e72c:	bd38      	pop	{r3, r4, r5, pc}
 800e72e:	bf00      	nop
 800e730:	20001a84 	.word	0x20001a84

0800e734 <__ascii_mbtowc>:
 800e734:	b082      	sub	sp, #8
 800e736:	b901      	cbnz	r1, 800e73a <__ascii_mbtowc+0x6>
 800e738:	a901      	add	r1, sp, #4
 800e73a:	b142      	cbz	r2, 800e74e <__ascii_mbtowc+0x1a>
 800e73c:	b14b      	cbz	r3, 800e752 <__ascii_mbtowc+0x1e>
 800e73e:	7813      	ldrb	r3, [r2, #0]
 800e740:	600b      	str	r3, [r1, #0]
 800e742:	7812      	ldrb	r2, [r2, #0]
 800e744:	1e10      	subs	r0, r2, #0
 800e746:	bf18      	it	ne
 800e748:	2001      	movne	r0, #1
 800e74a:	b002      	add	sp, #8
 800e74c:	4770      	bx	lr
 800e74e:	4610      	mov	r0, r2
 800e750:	e7fb      	b.n	800e74a <__ascii_mbtowc+0x16>
 800e752:	f06f 0001 	mvn.w	r0, #1
 800e756:	e7f8      	b.n	800e74a <__ascii_mbtowc+0x16>

0800e758 <_malloc_usable_size_r>:
 800e758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e75c:	1f18      	subs	r0, r3, #4
 800e75e:	2b00      	cmp	r3, #0
 800e760:	bfbc      	itt	lt
 800e762:	580b      	ldrlt	r3, [r1, r0]
 800e764:	18c0      	addlt	r0, r0, r3
 800e766:	4770      	bx	lr

0800e768 <fiprintf>:
 800e768:	b40e      	push	{r1, r2, r3}
 800e76a:	b503      	push	{r0, r1, lr}
 800e76c:	4601      	mov	r1, r0
 800e76e:	ab03      	add	r3, sp, #12
 800e770:	4805      	ldr	r0, [pc, #20]	@ (800e788 <fiprintf+0x20>)
 800e772:	f853 2b04 	ldr.w	r2, [r3], #4
 800e776:	6800      	ldr	r0, [r0, #0]
 800e778:	9301      	str	r3, [sp, #4]
 800e77a:	f000 f845 	bl	800e808 <_vfiprintf_r>
 800e77e:	b002      	add	sp, #8
 800e780:	f85d eb04 	ldr.w	lr, [sp], #4
 800e784:	b003      	add	sp, #12
 800e786:	4770      	bx	lr
 800e788:	20000140 	.word	0x20000140

0800e78c <__ascii_wctomb>:
 800e78c:	4603      	mov	r3, r0
 800e78e:	4608      	mov	r0, r1
 800e790:	b141      	cbz	r1, 800e7a4 <__ascii_wctomb+0x18>
 800e792:	2aff      	cmp	r2, #255	@ 0xff
 800e794:	d904      	bls.n	800e7a0 <__ascii_wctomb+0x14>
 800e796:	228a      	movs	r2, #138	@ 0x8a
 800e798:	601a      	str	r2, [r3, #0]
 800e79a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e79e:	4770      	bx	lr
 800e7a0:	700a      	strb	r2, [r1, #0]
 800e7a2:	2001      	movs	r0, #1
 800e7a4:	4770      	bx	lr

0800e7a6 <abort>:
 800e7a6:	b508      	push	{r3, lr}
 800e7a8:	2006      	movs	r0, #6
 800e7aa:	f000 f96d 	bl	800ea88 <raise>
 800e7ae:	2001      	movs	r0, #1
 800e7b0:	f7f3 fe1a 	bl	80023e8 <_exit>

0800e7b4 <__sfputc_r>:
 800e7b4:	6893      	ldr	r3, [r2, #8]
 800e7b6:	3b01      	subs	r3, #1
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	b410      	push	{r4}
 800e7bc:	6093      	str	r3, [r2, #8]
 800e7be:	da08      	bge.n	800e7d2 <__sfputc_r+0x1e>
 800e7c0:	6994      	ldr	r4, [r2, #24]
 800e7c2:	42a3      	cmp	r3, r4
 800e7c4:	db01      	blt.n	800e7ca <__sfputc_r+0x16>
 800e7c6:	290a      	cmp	r1, #10
 800e7c8:	d103      	bne.n	800e7d2 <__sfputc_r+0x1e>
 800e7ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e7ce:	f7ff bdac 	b.w	800e32a <__swbuf_r>
 800e7d2:	6813      	ldr	r3, [r2, #0]
 800e7d4:	1c58      	adds	r0, r3, #1
 800e7d6:	6010      	str	r0, [r2, #0]
 800e7d8:	7019      	strb	r1, [r3, #0]
 800e7da:	4608      	mov	r0, r1
 800e7dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e7e0:	4770      	bx	lr

0800e7e2 <__sfputs_r>:
 800e7e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7e4:	4606      	mov	r6, r0
 800e7e6:	460f      	mov	r7, r1
 800e7e8:	4614      	mov	r4, r2
 800e7ea:	18d5      	adds	r5, r2, r3
 800e7ec:	42ac      	cmp	r4, r5
 800e7ee:	d101      	bne.n	800e7f4 <__sfputs_r+0x12>
 800e7f0:	2000      	movs	r0, #0
 800e7f2:	e007      	b.n	800e804 <__sfputs_r+0x22>
 800e7f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7f8:	463a      	mov	r2, r7
 800e7fa:	4630      	mov	r0, r6
 800e7fc:	f7ff ffda 	bl	800e7b4 <__sfputc_r>
 800e800:	1c43      	adds	r3, r0, #1
 800e802:	d1f3      	bne.n	800e7ec <__sfputs_r+0xa>
 800e804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e808 <_vfiprintf_r>:
 800e808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e80c:	460d      	mov	r5, r1
 800e80e:	b09d      	sub	sp, #116	@ 0x74
 800e810:	4614      	mov	r4, r2
 800e812:	4698      	mov	r8, r3
 800e814:	4606      	mov	r6, r0
 800e816:	b118      	cbz	r0, 800e820 <_vfiprintf_r+0x18>
 800e818:	6a03      	ldr	r3, [r0, #32]
 800e81a:	b90b      	cbnz	r3, 800e820 <_vfiprintf_r+0x18>
 800e81c:	f7fd ffac 	bl	800c778 <__sinit>
 800e820:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e822:	07d9      	lsls	r1, r3, #31
 800e824:	d405      	bmi.n	800e832 <_vfiprintf_r+0x2a>
 800e826:	89ab      	ldrh	r3, [r5, #12]
 800e828:	059a      	lsls	r2, r3, #22
 800e82a:	d402      	bmi.n	800e832 <_vfiprintf_r+0x2a>
 800e82c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e82e:	f7fe f86a 	bl	800c906 <__retarget_lock_acquire_recursive>
 800e832:	89ab      	ldrh	r3, [r5, #12]
 800e834:	071b      	lsls	r3, r3, #28
 800e836:	d501      	bpl.n	800e83c <_vfiprintf_r+0x34>
 800e838:	692b      	ldr	r3, [r5, #16]
 800e83a:	b99b      	cbnz	r3, 800e864 <_vfiprintf_r+0x5c>
 800e83c:	4629      	mov	r1, r5
 800e83e:	4630      	mov	r0, r6
 800e840:	f7ff fdb2 	bl	800e3a8 <__swsetup_r>
 800e844:	b170      	cbz	r0, 800e864 <_vfiprintf_r+0x5c>
 800e846:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e848:	07dc      	lsls	r4, r3, #31
 800e84a:	d504      	bpl.n	800e856 <_vfiprintf_r+0x4e>
 800e84c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e850:	b01d      	add	sp, #116	@ 0x74
 800e852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e856:	89ab      	ldrh	r3, [r5, #12]
 800e858:	0598      	lsls	r0, r3, #22
 800e85a:	d4f7      	bmi.n	800e84c <_vfiprintf_r+0x44>
 800e85c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e85e:	f7fe f853 	bl	800c908 <__retarget_lock_release_recursive>
 800e862:	e7f3      	b.n	800e84c <_vfiprintf_r+0x44>
 800e864:	2300      	movs	r3, #0
 800e866:	9309      	str	r3, [sp, #36]	@ 0x24
 800e868:	2320      	movs	r3, #32
 800e86a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e86e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e872:	2330      	movs	r3, #48	@ 0x30
 800e874:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ea24 <_vfiprintf_r+0x21c>
 800e878:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e87c:	f04f 0901 	mov.w	r9, #1
 800e880:	4623      	mov	r3, r4
 800e882:	469a      	mov	sl, r3
 800e884:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e888:	b10a      	cbz	r2, 800e88e <_vfiprintf_r+0x86>
 800e88a:	2a25      	cmp	r2, #37	@ 0x25
 800e88c:	d1f9      	bne.n	800e882 <_vfiprintf_r+0x7a>
 800e88e:	ebba 0b04 	subs.w	fp, sl, r4
 800e892:	d00b      	beq.n	800e8ac <_vfiprintf_r+0xa4>
 800e894:	465b      	mov	r3, fp
 800e896:	4622      	mov	r2, r4
 800e898:	4629      	mov	r1, r5
 800e89a:	4630      	mov	r0, r6
 800e89c:	f7ff ffa1 	bl	800e7e2 <__sfputs_r>
 800e8a0:	3001      	adds	r0, #1
 800e8a2:	f000 80a7 	beq.w	800e9f4 <_vfiprintf_r+0x1ec>
 800e8a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e8a8:	445a      	add	r2, fp
 800e8aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800e8ac:	f89a 3000 	ldrb.w	r3, [sl]
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	f000 809f 	beq.w	800e9f4 <_vfiprintf_r+0x1ec>
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e8bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8c0:	f10a 0a01 	add.w	sl, sl, #1
 800e8c4:	9304      	str	r3, [sp, #16]
 800e8c6:	9307      	str	r3, [sp, #28]
 800e8c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e8cc:	931a      	str	r3, [sp, #104]	@ 0x68
 800e8ce:	4654      	mov	r4, sl
 800e8d0:	2205      	movs	r2, #5
 800e8d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8d6:	4853      	ldr	r0, [pc, #332]	@ (800ea24 <_vfiprintf_r+0x21c>)
 800e8d8:	f7f1 fca2 	bl	8000220 <memchr>
 800e8dc:	9a04      	ldr	r2, [sp, #16]
 800e8de:	b9d8      	cbnz	r0, 800e918 <_vfiprintf_r+0x110>
 800e8e0:	06d1      	lsls	r1, r2, #27
 800e8e2:	bf44      	itt	mi
 800e8e4:	2320      	movmi	r3, #32
 800e8e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8ea:	0713      	lsls	r3, r2, #28
 800e8ec:	bf44      	itt	mi
 800e8ee:	232b      	movmi	r3, #43	@ 0x2b
 800e8f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8f4:	f89a 3000 	ldrb.w	r3, [sl]
 800e8f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8fa:	d015      	beq.n	800e928 <_vfiprintf_r+0x120>
 800e8fc:	9a07      	ldr	r2, [sp, #28]
 800e8fe:	4654      	mov	r4, sl
 800e900:	2000      	movs	r0, #0
 800e902:	f04f 0c0a 	mov.w	ip, #10
 800e906:	4621      	mov	r1, r4
 800e908:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e90c:	3b30      	subs	r3, #48	@ 0x30
 800e90e:	2b09      	cmp	r3, #9
 800e910:	d94b      	bls.n	800e9aa <_vfiprintf_r+0x1a2>
 800e912:	b1b0      	cbz	r0, 800e942 <_vfiprintf_r+0x13a>
 800e914:	9207      	str	r2, [sp, #28]
 800e916:	e014      	b.n	800e942 <_vfiprintf_r+0x13a>
 800e918:	eba0 0308 	sub.w	r3, r0, r8
 800e91c:	fa09 f303 	lsl.w	r3, r9, r3
 800e920:	4313      	orrs	r3, r2
 800e922:	9304      	str	r3, [sp, #16]
 800e924:	46a2      	mov	sl, r4
 800e926:	e7d2      	b.n	800e8ce <_vfiprintf_r+0xc6>
 800e928:	9b03      	ldr	r3, [sp, #12]
 800e92a:	1d19      	adds	r1, r3, #4
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	9103      	str	r1, [sp, #12]
 800e930:	2b00      	cmp	r3, #0
 800e932:	bfbb      	ittet	lt
 800e934:	425b      	neglt	r3, r3
 800e936:	f042 0202 	orrlt.w	r2, r2, #2
 800e93a:	9307      	strge	r3, [sp, #28]
 800e93c:	9307      	strlt	r3, [sp, #28]
 800e93e:	bfb8      	it	lt
 800e940:	9204      	strlt	r2, [sp, #16]
 800e942:	7823      	ldrb	r3, [r4, #0]
 800e944:	2b2e      	cmp	r3, #46	@ 0x2e
 800e946:	d10a      	bne.n	800e95e <_vfiprintf_r+0x156>
 800e948:	7863      	ldrb	r3, [r4, #1]
 800e94a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e94c:	d132      	bne.n	800e9b4 <_vfiprintf_r+0x1ac>
 800e94e:	9b03      	ldr	r3, [sp, #12]
 800e950:	1d1a      	adds	r2, r3, #4
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	9203      	str	r2, [sp, #12]
 800e956:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e95a:	3402      	adds	r4, #2
 800e95c:	9305      	str	r3, [sp, #20]
 800e95e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ea34 <_vfiprintf_r+0x22c>
 800e962:	7821      	ldrb	r1, [r4, #0]
 800e964:	2203      	movs	r2, #3
 800e966:	4650      	mov	r0, sl
 800e968:	f7f1 fc5a 	bl	8000220 <memchr>
 800e96c:	b138      	cbz	r0, 800e97e <_vfiprintf_r+0x176>
 800e96e:	9b04      	ldr	r3, [sp, #16]
 800e970:	eba0 000a 	sub.w	r0, r0, sl
 800e974:	2240      	movs	r2, #64	@ 0x40
 800e976:	4082      	lsls	r2, r0
 800e978:	4313      	orrs	r3, r2
 800e97a:	3401      	adds	r4, #1
 800e97c:	9304      	str	r3, [sp, #16]
 800e97e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e982:	4829      	ldr	r0, [pc, #164]	@ (800ea28 <_vfiprintf_r+0x220>)
 800e984:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e988:	2206      	movs	r2, #6
 800e98a:	f7f1 fc49 	bl	8000220 <memchr>
 800e98e:	2800      	cmp	r0, #0
 800e990:	d03f      	beq.n	800ea12 <_vfiprintf_r+0x20a>
 800e992:	4b26      	ldr	r3, [pc, #152]	@ (800ea2c <_vfiprintf_r+0x224>)
 800e994:	bb1b      	cbnz	r3, 800e9de <_vfiprintf_r+0x1d6>
 800e996:	9b03      	ldr	r3, [sp, #12]
 800e998:	3307      	adds	r3, #7
 800e99a:	f023 0307 	bic.w	r3, r3, #7
 800e99e:	3308      	adds	r3, #8
 800e9a0:	9303      	str	r3, [sp, #12]
 800e9a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9a4:	443b      	add	r3, r7
 800e9a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9a8:	e76a      	b.n	800e880 <_vfiprintf_r+0x78>
 800e9aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800e9ae:	460c      	mov	r4, r1
 800e9b0:	2001      	movs	r0, #1
 800e9b2:	e7a8      	b.n	800e906 <_vfiprintf_r+0xfe>
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	3401      	adds	r4, #1
 800e9b8:	9305      	str	r3, [sp, #20]
 800e9ba:	4619      	mov	r1, r3
 800e9bc:	f04f 0c0a 	mov.w	ip, #10
 800e9c0:	4620      	mov	r0, r4
 800e9c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e9c6:	3a30      	subs	r2, #48	@ 0x30
 800e9c8:	2a09      	cmp	r2, #9
 800e9ca:	d903      	bls.n	800e9d4 <_vfiprintf_r+0x1cc>
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d0c6      	beq.n	800e95e <_vfiprintf_r+0x156>
 800e9d0:	9105      	str	r1, [sp, #20]
 800e9d2:	e7c4      	b.n	800e95e <_vfiprintf_r+0x156>
 800e9d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800e9d8:	4604      	mov	r4, r0
 800e9da:	2301      	movs	r3, #1
 800e9dc:	e7f0      	b.n	800e9c0 <_vfiprintf_r+0x1b8>
 800e9de:	ab03      	add	r3, sp, #12
 800e9e0:	9300      	str	r3, [sp, #0]
 800e9e2:	462a      	mov	r2, r5
 800e9e4:	4b12      	ldr	r3, [pc, #72]	@ (800ea30 <_vfiprintf_r+0x228>)
 800e9e6:	a904      	add	r1, sp, #16
 800e9e8:	4630      	mov	r0, r6
 800e9ea:	f7fd fa4d 	bl	800be88 <_printf_float>
 800e9ee:	4607      	mov	r7, r0
 800e9f0:	1c78      	adds	r0, r7, #1
 800e9f2:	d1d6      	bne.n	800e9a2 <_vfiprintf_r+0x19a>
 800e9f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e9f6:	07d9      	lsls	r1, r3, #31
 800e9f8:	d405      	bmi.n	800ea06 <_vfiprintf_r+0x1fe>
 800e9fa:	89ab      	ldrh	r3, [r5, #12]
 800e9fc:	059a      	lsls	r2, r3, #22
 800e9fe:	d402      	bmi.n	800ea06 <_vfiprintf_r+0x1fe>
 800ea00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ea02:	f7fd ff81 	bl	800c908 <__retarget_lock_release_recursive>
 800ea06:	89ab      	ldrh	r3, [r5, #12]
 800ea08:	065b      	lsls	r3, r3, #25
 800ea0a:	f53f af1f 	bmi.w	800e84c <_vfiprintf_r+0x44>
 800ea0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ea10:	e71e      	b.n	800e850 <_vfiprintf_r+0x48>
 800ea12:	ab03      	add	r3, sp, #12
 800ea14:	9300      	str	r3, [sp, #0]
 800ea16:	462a      	mov	r2, r5
 800ea18:	4b05      	ldr	r3, [pc, #20]	@ (800ea30 <_vfiprintf_r+0x228>)
 800ea1a:	a904      	add	r1, sp, #16
 800ea1c:	4630      	mov	r0, r6
 800ea1e:	f7fd fccb 	bl	800c3b8 <_printf_i>
 800ea22:	e7e4      	b.n	800e9ee <_vfiprintf_r+0x1e6>
 800ea24:	0801d165 	.word	0x0801d165
 800ea28:	0801d16f 	.word	0x0801d16f
 800ea2c:	0800be89 	.word	0x0800be89
 800ea30:	0800e7e3 	.word	0x0800e7e3
 800ea34:	0801d16b 	.word	0x0801d16b

0800ea38 <_raise_r>:
 800ea38:	291f      	cmp	r1, #31
 800ea3a:	b538      	push	{r3, r4, r5, lr}
 800ea3c:	4605      	mov	r5, r0
 800ea3e:	460c      	mov	r4, r1
 800ea40:	d904      	bls.n	800ea4c <_raise_r+0x14>
 800ea42:	2316      	movs	r3, #22
 800ea44:	6003      	str	r3, [r0, #0]
 800ea46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ea4a:	bd38      	pop	{r3, r4, r5, pc}
 800ea4c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ea4e:	b112      	cbz	r2, 800ea56 <_raise_r+0x1e>
 800ea50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ea54:	b94b      	cbnz	r3, 800ea6a <_raise_r+0x32>
 800ea56:	4628      	mov	r0, r5
 800ea58:	f000 f830 	bl	800eabc <_getpid_r>
 800ea5c:	4622      	mov	r2, r4
 800ea5e:	4601      	mov	r1, r0
 800ea60:	4628      	mov	r0, r5
 800ea62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea66:	f000 b817 	b.w	800ea98 <_kill_r>
 800ea6a:	2b01      	cmp	r3, #1
 800ea6c:	d00a      	beq.n	800ea84 <_raise_r+0x4c>
 800ea6e:	1c59      	adds	r1, r3, #1
 800ea70:	d103      	bne.n	800ea7a <_raise_r+0x42>
 800ea72:	2316      	movs	r3, #22
 800ea74:	6003      	str	r3, [r0, #0]
 800ea76:	2001      	movs	r0, #1
 800ea78:	e7e7      	b.n	800ea4a <_raise_r+0x12>
 800ea7a:	2100      	movs	r1, #0
 800ea7c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ea80:	4620      	mov	r0, r4
 800ea82:	4798      	blx	r3
 800ea84:	2000      	movs	r0, #0
 800ea86:	e7e0      	b.n	800ea4a <_raise_r+0x12>

0800ea88 <raise>:
 800ea88:	4b02      	ldr	r3, [pc, #8]	@ (800ea94 <raise+0xc>)
 800ea8a:	4601      	mov	r1, r0
 800ea8c:	6818      	ldr	r0, [r3, #0]
 800ea8e:	f7ff bfd3 	b.w	800ea38 <_raise_r>
 800ea92:	bf00      	nop
 800ea94:	20000140 	.word	0x20000140

0800ea98 <_kill_r>:
 800ea98:	b538      	push	{r3, r4, r5, lr}
 800ea9a:	4d07      	ldr	r5, [pc, #28]	@ (800eab8 <_kill_r+0x20>)
 800ea9c:	2300      	movs	r3, #0
 800ea9e:	4604      	mov	r4, r0
 800eaa0:	4608      	mov	r0, r1
 800eaa2:	4611      	mov	r1, r2
 800eaa4:	602b      	str	r3, [r5, #0]
 800eaa6:	f7f3 fc8f 	bl	80023c8 <_kill>
 800eaaa:	1c43      	adds	r3, r0, #1
 800eaac:	d102      	bne.n	800eab4 <_kill_r+0x1c>
 800eaae:	682b      	ldr	r3, [r5, #0]
 800eab0:	b103      	cbz	r3, 800eab4 <_kill_r+0x1c>
 800eab2:	6023      	str	r3, [r4, #0]
 800eab4:	bd38      	pop	{r3, r4, r5, pc}
 800eab6:	bf00      	nop
 800eab8:	20001a88 	.word	0x20001a88

0800eabc <_getpid_r>:
 800eabc:	f7f3 bc7c 	b.w	80023b8 <_getpid>

0800eac0 <_init>:
 800eac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eac2:	bf00      	nop
 800eac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eac6:	bc08      	pop	{r3}
 800eac8:	469e      	mov	lr, r3
 800eaca:	4770      	bx	lr

0800eacc <_fini>:
 800eacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eace:	bf00      	nop
 800ead0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ead2:	bc08      	pop	{r3}
 800ead4:	469e      	mov	lr, r3
 800ead6:	4770      	bx	lr
