Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul 28 17:57:49 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.873        0.000                      0                  839        0.007        0.000                      0                  839        2.000        0.000                       0                   489  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
USER_SMA_CLOCK_P            {0.000 2.500}        5.000           200.000         
  divider_even_inst/clk_x1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_SMA_CLOCK_P                  0.942        0.000                      0                  703        0.137        0.000                      0                  703        2.000        0.000                       0                   422  
  divider_even_inst/clk_x1       46.866        0.000                      0                  124        0.150        0.000                      0                  124       24.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
divider_even_inst/clk_x1  USER_SMA_CLOCK_P                0.873        0.000                      0                    4        0.368        0.000                      0                    4  
USER_SMA_CLOCK_P          divider_even_inst/clk_x1        2.282        0.000                      0                    9        0.007        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_SMA_CLOCK_P
  To Clock:  USER_SMA_CLOCK_P

Setup :            0  Failing Endpoints,  Worst Slack        0.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/LED_OUTPUT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.120ns (28.830%)  route 2.765ns (71.170%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 9.096 - 5.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.472     4.267    control_inst/debounce_module[5].debounce_inst/clk_x10_i_BUFG
    SLICE_X12Y169        FDRE                                         r  control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y169        FDRE (Prop_fdre_C_Q)         0.398     4.665 f  control_inst/debounce_module[5].debounce_inst/key_sec_reg/Q
                         net (fo=12, routed)          0.853     5.518    control_inst/debounce_module[5].debounce_inst/sel0[0]
    SLICE_X9Y170         LUT2 (Prop_lut2_I0_O)        0.245     5.763 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_13/O
                         net (fo=3, routed)           0.465     6.228    control_inst/debounce_module[7].debounce_inst/b_falling_delay_value_reg[0]_1
    SLICE_X6Y169         LUT6 (Prop_lut6_I3_O)        0.267     6.495 r  control_inst/debounce_module[7].debounce_inst/g_falling_delay_value[3]_i_4/O
                         net (fo=3, routed)           0.371     6.866    control_inst/debounce_module[5].debounce_inst/LED_OUTPUT_reg[0]
    SLICE_X6Y169         LUT6 (Prop_lut6_I1_O)        0.105     6.971 r  control_inst/debounce_module[5].debounce_inst/LED_OUTPUT[3]_i_6/O
                         net (fo=1, routed)           0.532     7.504    control_inst/debounce_module[1].debounce_inst/LED_OUTPUT_reg[0]_2
    SLICE_X6Y169         LUT5 (Prop_lut5_I4_O)        0.105     7.609 r  control_inst/debounce_module[1].debounce_inst/LED_OUTPUT[3]_i_1/O
                         net (fo=4, routed)           0.544     8.152    control_inst/debounce_module[1].debounce_inst_n_1
    SLICE_X3Y168         FDRE                                         r  control_inst/LED_OUTPUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.437     9.096    control_inst/clk_x10_i_BUFG
    SLICE_X3Y168         FDRE                                         r  control_inst/LED_OUTPUT_reg[2]/C
                         clock pessimism              0.202     9.297    
                         clock uncertainty           -0.035     9.262    
    SLICE_X3Y168         FDRE (Setup_fdre_C_CE)      -0.168     9.094    control_inst/LED_OUTPUT_reg[2]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/LED_OUTPUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.120ns (28.830%)  route 2.765ns (71.170%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 9.096 - 5.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.472     4.267    control_inst/debounce_module[5].debounce_inst/clk_x10_i_BUFG
    SLICE_X12Y169        FDRE                                         r  control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y169        FDRE (Prop_fdre_C_Q)         0.398     4.665 f  control_inst/debounce_module[5].debounce_inst/key_sec_reg/Q
                         net (fo=12, routed)          0.853     5.518    control_inst/debounce_module[5].debounce_inst/sel0[0]
    SLICE_X9Y170         LUT2 (Prop_lut2_I0_O)        0.245     5.763 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_13/O
                         net (fo=3, routed)           0.465     6.228    control_inst/debounce_module[7].debounce_inst/b_falling_delay_value_reg[0]_1
    SLICE_X6Y169         LUT6 (Prop_lut6_I3_O)        0.267     6.495 r  control_inst/debounce_module[7].debounce_inst/g_falling_delay_value[3]_i_4/O
                         net (fo=3, routed)           0.371     6.866    control_inst/debounce_module[5].debounce_inst/LED_OUTPUT_reg[0]
    SLICE_X6Y169         LUT6 (Prop_lut6_I1_O)        0.105     6.971 r  control_inst/debounce_module[5].debounce_inst/LED_OUTPUT[3]_i_6/O
                         net (fo=1, routed)           0.532     7.504    control_inst/debounce_module[1].debounce_inst/LED_OUTPUT_reg[0]_2
    SLICE_X6Y169         LUT5 (Prop_lut5_I4_O)        0.105     7.609 r  control_inst/debounce_module[1].debounce_inst/LED_OUTPUT[3]_i_1/O
                         net (fo=4, routed)           0.544     8.152    control_inst/debounce_module[1].debounce_inst_n_1
    SLICE_X3Y168         FDRE                                         r  control_inst/LED_OUTPUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.437     9.096    control_inst/clk_x10_i_BUFG
    SLICE_X3Y168         FDRE                                         r  control_inst/LED_OUTPUT_reg[3]/C
                         clock pessimism              0.202     9.297    
                         clock uncertainty           -0.035     9.262    
    SLICE_X3Y168         FDRE (Setup_fdre_C_CE)      -0.168     9.094    control_inst/LED_OUTPUT_reg[3]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/LED_OUTPUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.120ns (29.083%)  route 2.731ns (70.917%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 9.095 - 5.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.472     4.267    control_inst/debounce_module[5].debounce_inst/clk_x10_i_BUFG
    SLICE_X12Y169        FDRE                                         r  control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y169        FDRE (Prop_fdre_C_Q)         0.398     4.665 f  control_inst/debounce_module[5].debounce_inst/key_sec_reg/Q
                         net (fo=12, routed)          0.853     5.518    control_inst/debounce_module[5].debounce_inst/sel0[0]
    SLICE_X9Y170         LUT2 (Prop_lut2_I0_O)        0.245     5.763 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_13/O
                         net (fo=3, routed)           0.465     6.228    control_inst/debounce_module[7].debounce_inst/b_falling_delay_value_reg[0]_1
    SLICE_X6Y169         LUT6 (Prop_lut6_I3_O)        0.267     6.495 r  control_inst/debounce_module[7].debounce_inst/g_falling_delay_value[3]_i_4/O
                         net (fo=3, routed)           0.371     6.866    control_inst/debounce_module[5].debounce_inst/LED_OUTPUT_reg[0]
    SLICE_X6Y169         LUT6 (Prop_lut6_I1_O)        0.105     6.971 r  control_inst/debounce_module[5].debounce_inst/LED_OUTPUT[3]_i_6/O
                         net (fo=1, routed)           0.532     7.504    control_inst/debounce_module[1].debounce_inst/LED_OUTPUT_reg[0]_2
    SLICE_X6Y169         LUT5 (Prop_lut5_I4_O)        0.105     7.609 r  control_inst/debounce_module[1].debounce_inst/LED_OUTPUT[3]_i_1/O
                         net (fo=4, routed)           0.510     8.118    control_inst/debounce_module[1].debounce_inst_n_1
    SLICE_X3Y169         FDRE                                         r  control_inst/LED_OUTPUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.436     9.095    control_inst/clk_x10_i_BUFG
    SLICE_X3Y169         FDRE                                         r  control_inst/LED_OUTPUT_reg[0]/C
                         clock pessimism              0.202     9.296    
                         clock uncertainty           -0.035     9.261    
    SLICE_X3Y169         FDRE (Setup_fdre_C_CE)      -0.168     9.093    control_inst/LED_OUTPUT_reg[0]
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/LED_OUTPUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.120ns (29.083%)  route 2.731ns (70.917%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 9.095 - 5.000 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.472     4.267    control_inst/debounce_module[5].debounce_inst/clk_x10_i_BUFG
    SLICE_X12Y169        FDRE                                         r  control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y169        FDRE (Prop_fdre_C_Q)         0.398     4.665 f  control_inst/debounce_module[5].debounce_inst/key_sec_reg/Q
                         net (fo=12, routed)          0.853     5.518    control_inst/debounce_module[5].debounce_inst/sel0[0]
    SLICE_X9Y170         LUT2 (Prop_lut2_I0_O)        0.245     5.763 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_13/O
                         net (fo=3, routed)           0.465     6.228    control_inst/debounce_module[7].debounce_inst/b_falling_delay_value_reg[0]_1
    SLICE_X6Y169         LUT6 (Prop_lut6_I3_O)        0.267     6.495 r  control_inst/debounce_module[7].debounce_inst/g_falling_delay_value[3]_i_4/O
                         net (fo=3, routed)           0.371     6.866    control_inst/debounce_module[5].debounce_inst/LED_OUTPUT_reg[0]
    SLICE_X6Y169         LUT6 (Prop_lut6_I1_O)        0.105     6.971 r  control_inst/debounce_module[5].debounce_inst/LED_OUTPUT[3]_i_6/O
                         net (fo=1, routed)           0.532     7.504    control_inst/debounce_module[1].debounce_inst/LED_OUTPUT_reg[0]_2
    SLICE_X6Y169         LUT5 (Prop_lut5_I4_O)        0.105     7.609 r  control_inst/debounce_module[1].debounce_inst/LED_OUTPUT[3]_i_1/O
                         net (fo=4, routed)           0.510     8.118    control_inst/debounce_module[1].debounce_inst_n_1
    SLICE_X3Y169         FDRE                                         r  control_inst/LED_OUTPUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.436     9.095    control_inst/clk_x10_i_BUFG
    SLICE_X3Y169         FDRE                                         r  control_inst/LED_OUTPUT_reg[1]/C
                         clock pessimism              0.202     9.296    
                         clock uncertainty           -0.035     9.261    
    SLICE_X3Y169         FDRE (Setup_fdre_C_CE)      -0.168     9.093    control_inst/LED_OUTPUT_reg[1]
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.989ns (27.622%)  route 2.591ns (72.378%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 9.091 - 5.000 ) 
    Source Clock Delay      (SCD):    4.332ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.537     4.332    control_inst/clk_x10_i_BUFG
    SLICE_X5Y170         FDRE                                         r  control_inst/show_flag_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170         FDRE (Prop_fdre_C_Q)         0.379     4.711 r  control_inst/show_flag_reg[8]/Q
                         net (fo=14, routed)          0.940     5.651    control_inst/show_flag[8]
    SLICE_X4Y170         LUT6 (Prop_lut6_I1_O)        0.105     5.756 f  control_inst/r_falling_delay_value[3]_i_3/O
                         net (fo=5, routed)           0.544     6.301    control_inst/r_falling_delay_value[3]_i_3_n_0
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.125     6.426 f  control_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=2, routed)           0.219     6.644    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_6
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.275     6.919 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_4/O
                         net (fo=1, routed)           0.485     7.404    control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_4_n_0
    SLICE_X5Y170         LUT6 (Prop_lut6_I2_O)        0.105     7.509 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.403     7.913    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X4Y170         FDRE                                         r  control_inst/show_flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.432     9.091    control_inst/clk_x10_i_BUFG
    SLICE_X4Y170         FDRE                                         r  control_inst/show_flag_reg[1]/C
                         clock pessimism              0.218     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X4Y170         FDRE (Setup_fdre_C_CE)      -0.168     9.105    control_inst/show_flag_reg[1]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.989ns (27.622%)  route 2.591ns (72.378%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 9.091 - 5.000 ) 
    Source Clock Delay      (SCD):    4.332ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.537     4.332    control_inst/clk_x10_i_BUFG
    SLICE_X5Y170         FDRE                                         r  control_inst/show_flag_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170         FDRE (Prop_fdre_C_Q)         0.379     4.711 r  control_inst/show_flag_reg[8]/Q
                         net (fo=14, routed)          0.940     5.651    control_inst/show_flag[8]
    SLICE_X4Y170         LUT6 (Prop_lut6_I1_O)        0.105     5.756 f  control_inst/r_falling_delay_value[3]_i_3/O
                         net (fo=5, routed)           0.544     6.301    control_inst/r_falling_delay_value[3]_i_3_n_0
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.125     6.426 f  control_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=2, routed)           0.219     6.644    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_6
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.275     6.919 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_4/O
                         net (fo=1, routed)           0.485     7.404    control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_4_n_0
    SLICE_X5Y170         LUT6 (Prop_lut6_I2_O)        0.105     7.509 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.403     7.913    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X4Y170         FDRE                                         r  control_inst/show_flag_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.432     9.091    control_inst/clk_x10_i_BUFG
    SLICE_X4Y170         FDRE                                         r  control_inst/show_flag_reg[2]/C
                         clock pessimism              0.218     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X4Y170         FDRE (Setup_fdre_C_CE)      -0.168     9.105    control_inst/show_flag_reg[2]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.989ns (27.622%)  route 2.591ns (72.378%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 9.091 - 5.000 ) 
    Source Clock Delay      (SCD):    4.332ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.537     4.332    control_inst/clk_x10_i_BUFG
    SLICE_X5Y170         FDRE                                         r  control_inst/show_flag_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170         FDRE (Prop_fdre_C_Q)         0.379     4.711 r  control_inst/show_flag_reg[8]/Q
                         net (fo=14, routed)          0.940     5.651    control_inst/show_flag[8]
    SLICE_X4Y170         LUT6 (Prop_lut6_I1_O)        0.105     5.756 f  control_inst/r_falling_delay_value[3]_i_3/O
                         net (fo=5, routed)           0.544     6.301    control_inst/r_falling_delay_value[3]_i_3_n_0
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.125     6.426 f  control_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=2, routed)           0.219     6.644    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_6
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.275     6.919 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_4/O
                         net (fo=1, routed)           0.485     7.404    control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_4_n_0
    SLICE_X5Y170         LUT6 (Prop_lut6_I2_O)        0.105     7.509 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.403     7.913    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X4Y170         FDRE                                         r  control_inst/show_flag_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.432     9.091    control_inst/clk_x10_i_BUFG
    SLICE_X4Y170         FDRE                                         r  control_inst/show_flag_reg[3]/C
                         clock pessimism              0.218     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X4Y170         FDRE (Setup_fdre_C_CE)      -0.168     9.105    control_inst/show_flag_reg[3]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.989ns (27.622%)  route 2.591ns (72.378%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 9.091 - 5.000 ) 
    Source Clock Delay      (SCD):    4.332ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.537     4.332    control_inst/clk_x10_i_BUFG
    SLICE_X5Y170         FDRE                                         r  control_inst/show_flag_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170         FDRE (Prop_fdre_C_Q)         0.379     4.711 r  control_inst/show_flag_reg[8]/Q
                         net (fo=14, routed)          0.940     5.651    control_inst/show_flag[8]
    SLICE_X4Y170         LUT6 (Prop_lut6_I1_O)        0.105     5.756 f  control_inst/r_falling_delay_value[3]_i_3/O
                         net (fo=5, routed)           0.544     6.301    control_inst/r_falling_delay_value[3]_i_3_n_0
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.125     6.426 f  control_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=2, routed)           0.219     6.644    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_6
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.275     6.919 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_4/O
                         net (fo=1, routed)           0.485     7.404    control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_4_n_0
    SLICE_X5Y170         LUT6 (Prop_lut6_I2_O)        0.105     7.509 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.403     7.913    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X4Y170         FDRE                                         r  control_inst/show_flag_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.432     9.091    control_inst/clk_x10_i_BUFG
    SLICE_X4Y170         FDRE                                         r  control_inst/show_flag_reg[6]/C
                         clock pessimism              0.218     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X4Y170         FDRE (Setup_fdre_C_CE)      -0.168     9.105    control_inst/show_flag_reg[6]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.989ns (27.622%)  route 2.591ns (72.378%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 9.091 - 5.000 ) 
    Source Clock Delay      (SCD):    4.332ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.537     4.332    control_inst/clk_x10_i_BUFG
    SLICE_X5Y170         FDRE                                         r  control_inst/show_flag_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y170         FDRE (Prop_fdre_C_Q)         0.379     4.711 r  control_inst/show_flag_reg[8]/Q
                         net (fo=14, routed)          0.940     5.651    control_inst/show_flag[8]
    SLICE_X4Y170         LUT6 (Prop_lut6_I1_O)        0.105     5.756 f  control_inst/r_falling_delay_value[3]_i_3/O
                         net (fo=5, routed)           0.544     6.301    control_inst/r_falling_delay_value[3]_i_3_n_0
    SLICE_X5Y169         LUT4 (Prop_lut4_I0_O)        0.125     6.426 f  control_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=2, routed)           0.219     6.644    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_6
    SLICE_X5Y169         LUT5 (Prop_lut5_I0_O)        0.275     6.919 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_4/O
                         net (fo=1, routed)           0.485     7.404    control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_4_n_0
    SLICE_X5Y170         LUT6 (Prop_lut6_I2_O)        0.105     7.509 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.403     7.913    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X4Y170         FDRE                                         r  control_inst/show_flag_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.432     9.091    control_inst/clk_x10_i_BUFG
    SLICE_X4Y170         FDRE                                         r  control_inst/show_flag_reg[7]/C
                         clock pessimism              0.218     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X4Y170         FDRE (Setup_fdre_C_CE)      -0.168     9.105    control_inst/show_flag_reg[7]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 eq_delay_inst/eq_delay[0].counter_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eq_delay_inst/eq_delay[0].counter_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.989ns (26.638%)  route 2.724ns (73.363%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 9.096 - 5.000 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.541     4.336    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X1Y168         FDRE                                         r  eq_delay_inst/eq_delay[0].counter_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.379     4.715 r  eq_delay_inst/eq_delay[0].counter_reg_reg[0][0]/Q
                         net (fo=6, routed)           0.972     5.687    eq_delay_inst/eq_delay[0].counter_reg_reg[0][0]
    SLICE_X1Y168         LUT4 (Prop_lut4_I0_O)        0.105     5.792 r  eq_delay_inst/FSM_onehot_eq_delay[0].state_reg[0][4]_i_4/O
                         net (fo=1, routed)           0.313     6.106    eq_delay_inst/FSM_onehot_eq_delay[0].state_reg[0][4]_i_4_n_0
    SLICE_X1Y168         LUT6 (Prop_lut6_I0_O)        0.105     6.211 r  eq_delay_inst/FSM_onehot_eq_delay[0].state_reg[0][4]_i_2/O
                         net (fo=2, routed)           0.519     6.730    edge_det_inst/FSM_onehot_eq_delay[0].state_reg_reg[0][3]_1
    SLICE_X0Y168         LUT4 (Prop_lut4_I3_O)        0.125     6.855 r  edge_det_inst/FSM_onehot_eq_delay[0].state_reg[0][3]_i_2/O
                         net (fo=5, routed)           0.633     7.488    eq_delay_inst/eq_delay[0].counter_reg_reg[0][0]_0
    SLICE_X1Y168         LUT5 (Prop_lut5_I2_O)        0.275     7.763 r  eq_delay_inst/eq_delay[0].counter_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.286     8.049    eq_delay_inst/eq_delay[0].counter_reg[0][0]_i_1_n_0
    SLICE_X1Y168         FDRE                                         r  eq_delay_inst/eq_delay[0].counter_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.437     9.096    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X1Y168         FDRE                                         r  eq_delay_inst/eq_delay[0].counter_reg_reg[0][0]/C
                         clock pessimism              0.241     9.336    
                         clock uncertainty           -0.035     9.301    
    SLICE_X1Y168         FDRE (Setup_fdre_C_D)       -0.047     9.254    eq_delay_inst/eq_delay[0].counter_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.254    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  1.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 reset_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_gen_inst/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.732%)  route 0.085ns (31.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.618     1.717    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X13Y166        FDRE                                         r  reset_gen_inst/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y166        FDRE (Prop_fdre_C_Q)         0.141     1.858 f  reset_gen_inst/counter_reg_reg[2]/Q
                         net (fo=5, routed)           0.085     1.943    reset_gen_inst/counter_reg[2]
    SLICE_X12Y166        LUT6 (Prop_lut6_I0_O)        0.045     1.988 r  reset_gen_inst/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.988    reset_gen_inst/state_next[1]
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.888     2.084    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.354     1.730    
    SLICE_X12Y166        FDRE (Hold_fdre_C_D)         0.121     1.851    reset_gen_inst/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reset_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_gen_inst/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.228%)  route 0.087ns (31.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.618     1.717    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X13Y166        FDRE                                         r  reset_gen_inst/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y166        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  reset_gen_inst/counter_reg_reg[2]/Q
                         net (fo=5, routed)           0.087     1.945    reset_gen_inst/counter_reg[2]
    SLICE_X12Y166        LUT6 (Prop_lut6_I0_O)        0.045     1.990 r  reset_gen_inst/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.990    reset_gen_inst/state_next[0]
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.888     2.084    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.354     1.730    
    SLICE_X12Y166        FDRE (Hold_fdre_C_D)         0.120     1.850    reset_gen_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[1].data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[1].data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.923%)  route 0.061ns (27.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.647     1.746    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X2Y163         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.164     1.910 r  init_delay_inst_eq/delay_circuit[1].data_sync_reg2/Q
                         net (fo=2, routed)           0.061     1.971    init_delay_inst_eq/data_sync2_1
    SLICE_X3Y163         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.920     2.116    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X3Y163         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg3/C
                         clock pessimism             -0.357     1.759    
    SLICE_X3Y163         FDRE (Hold_fdre_C_D)         0.046     1.805    init_delay_inst_eq/delay_circuit[1].data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[0].data_sync_reg7/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[0].data_sync_reg8/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.268%)  route 0.124ns (46.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.648     1.747    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X0Y162         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.141     1.888 r  init_delay_inst_eq/delay_circuit[0].data_sync_reg7/Q
                         net (fo=2, routed)           0.124     2.012    init_delay_inst_eq/data_sync7_0
    SLICE_X0Y163         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg8/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.920     2.116    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X0Y163         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg8/C
                         clock pessimism             -0.355     1.761    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.072     1.833    init_delay_inst_eq/delay_circuit[0].data_sync_reg8
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 init_delay_inst_ref/delay_circuit[2].data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[2].data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.646     1.745    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X4Y164         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y164         FDRE (Prop_fdre_C_Q)         0.141     1.886 r  init_delay_inst_ref/delay_circuit[2].data_sync_reg1/Q
                         net (fo=2, routed)           0.118     2.004    init_delay_inst_ref/data_sync1_2
    SLICE_X4Y164         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.919     2.115    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X4Y164         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg2/C
                         clock pessimism             -0.370     1.745    
    SLICE_X4Y164         FDRE (Hold_fdre_C_D)         0.075     1.820    init_delay_inst_ref/delay_circuit[2].data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[0].data_sync_reg8/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[0].data_sync_reg9/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.647     1.746    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X0Y163         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.141     1.887 r  init_delay_inst_eq/delay_circuit[0].data_sync_reg8/Q
                         net (fo=2, routed)           0.118     2.005    init_delay_inst_eq/data_sync8_0
    SLICE_X0Y163         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg9/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.920     2.116    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X0Y163         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg9/C
                         clock pessimism             -0.370     1.746    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.075     1.821    init_delay_inst_eq/delay_circuit[0].data_sync_reg9
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[5].debounce_inst/key_rst_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[5].debounce_inst/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.507%)  route 0.149ns (44.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.615     1.714    control_inst/debounce_module[5].debounce_inst/clk_x10_i_BUFG
    SLICE_X13Y169        FDRE                                         r  control_inst/debounce_module[5].debounce_inst/key_rst_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y169        FDRE (Prop_fdre_C_Q)         0.141     1.855 f  control_inst/debounce_module[5].debounce_inst/key_rst_pre_reg/Q
                         net (fo=1, routed)           0.149     2.004    control_inst/debounce_module[5].debounce_inst/key_rst_pre
    SLICE_X12Y169        LUT4 (Prop_lut4_I0_O)        0.045     2.049 r  control_inst/debounce_module[5].debounce_inst/counter_on_i_1__4/O
                         net (fo=1, routed)           0.000     2.049    control_inst/debounce_module[5].debounce_inst/counter_on_i_1__4_n_0
    SLICE_X12Y169        FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.885     2.081    control_inst/debounce_module[5].debounce_inst/clk_x10_i_BUFG
    SLICE_X12Y169        FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_on_reg/C
                         clock pessimism             -0.354     1.727    
    SLICE_X12Y169        FDRE (Hold_fdre_C_D)         0.121     1.848    control_inst/debounce_module[5].debounce_inst/counter_on_reg
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 init_delay_inst_ref/delay_circuit[1].data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[1].data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.071%)  route 0.113ns (46.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.647     1.746    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X3Y163         FDRE                                         r  init_delay_inst_ref/delay_circuit[1].data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDRE (Prop_fdre_C_Q)         0.128     1.874 r  init_delay_inst_ref/delay_circuit[1].data_sync_reg2/Q
                         net (fo=2, routed)           0.113     1.987    init_delay_inst_ref/data_sync2_1
    SLICE_X1Y163         FDRE                                         r  init_delay_inst_ref/delay_circuit[1].data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.920     2.116    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X1Y163         FDRE                                         r  init_delay_inst_ref/delay_circuit[1].data_sync_reg3/C
                         clock pessimism             -0.355     1.761    
    SLICE_X1Y163         FDRE (Hold_fdre_C_D)         0.023     1.784    init_delay_inst_ref/delay_circuit[1].data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 init_delay_inst_ref/delay_circuit[2].data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[2].data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.052%)  route 0.111ns (43.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.646     1.745    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X5Y164         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y164         FDRE (Prop_fdre_C_Q)         0.141     1.886 r  init_delay_inst_ref/delay_circuit[2].data_sync_reg3/Q
                         net (fo=2, routed)           0.111     1.996    init_delay_inst_ref/data_sync3_2
    SLICE_X5Y164         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.919     2.115    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X5Y164         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg4/C
                         clock pessimism             -0.370     1.745    
    SLICE_X5Y164         FDRE (Hold_fdre_C_D)         0.047     1.792    init_delay_inst_ref/delay_circuit[2].data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[1].data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[1].data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.052%)  route 0.111ns (43.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.647     1.746    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X3Y163         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y163         FDRE (Prop_fdre_C_Q)         0.141     1.887 r  init_delay_inst_eq/delay_circuit[1].data_sync_reg3/Q
                         net (fo=2, routed)           0.111     1.997    init_delay_inst_eq/data_sync3_1
    SLICE_X3Y163         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.920     2.116    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X3Y163         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg4/C
                         clock pessimism             -0.370     1.746    
    SLICE_X3Y163         FDRE (Hold_fdre_C_D)         0.047     1.793    init_delay_inst_eq/delay_circuit[1].data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_SMA_CLOCK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { USER_SMA_CLOCK_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  clk_x10_i_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X4Y166    control_inst/g_rising_delay_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X4Y166    control_inst/g_rising_delay_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y164    control_inst/g_whole_delay_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y164    control_inst/g_whole_delay_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y164    control_inst/g_whole_delay_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y164    control_inst/g_whole_delay_value_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         5.000       4.000      SLICE_X7Y164    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X7Y166    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X7Y165    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X6Y167    control_inst/r_rising_delay_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X6Y167    control_inst/r_rising_delay_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X6Y167    control_inst/r_rising_delay_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X6Y167    control_inst/r_rising_delay_value_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y170    control_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y172    control_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y171    control_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y171    control_inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y172    control_inst/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y172    control_inst/counter_reg[14]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X7Y164    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X7Y165    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y170   control_inst/debounce_module[5].debounce_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y166    eq_delay_inst/eq_delay[1].counter_reg_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y166    eq_delay_inst/eq_delay[1].counter_reg_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y166    eq_delay_inst/eq_delay[1].counter_reg_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y166    eq_delay_inst/eq_delay[1].counter_reg_reg[1][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X4Y164    init_delay_inst_ref/delay_circuit[1].data_sync_reg8/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X4Y164    init_delay_inst_ref/delay_circuit[1].data_sync_reg9/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X4Y164    init_delay_inst_ref/delay_circuit[2].data_sync_reg0/C



---------------------------------------------------------------------------------------------------
From Clock:  divider_even_inst/clk_x1
  To Clock:  divider_even_inst/clk_x1

Setup :            0  Failing Endpoints,  Worst Slack       46.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.866ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.799ns (25.734%)  route 2.306ns (74.266%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 56.585 - 50.000 ) 
    Source Clock Delay      (SCD):    7.122ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.474     7.122    debounce_inst_2/CLK
    SLICE_X19Y169        FDRE                                         r  debounce_inst_2/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y169        FDRE (Prop_fdre_C_Q)         0.379     7.501 f  debounce_inst_2/counter_reg[11]/Q
                         net (fo=2, routed)           0.815     8.316    debounce_inst_2/counter_reg_n_0_[11]
    SLICE_X19Y169        LUT4 (Prop_lut4_I1_O)        0.105     8.421 r  debounce_inst_2/counter[18]_i_5__0/O
                         net (fo=2, routed)           0.641     9.062    debounce_inst_2/counter[18]_i_5__0_n_0
    SLICE_X17Y169        LUT5 (Prop_lut5_I4_O)        0.105     9.167 r  debounce_inst_2/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.507     9.675    debounce_inst_2/counter[0]_i_3__0_n_0
    SLICE_X17Y168        LUT6 (Prop_lut6_I5_O)        0.105     9.780 r  debounce_inst_2/counter[0]_i_2__0/O
                         net (fo=1, routed)           0.343    10.122    debounce_inst_2/counter[0]_i_2__0_n_0
    SLICE_X17Y168        LUT2 (Prop_lut2_I0_O)        0.105    10.227 r  debounce_inst_2/counter[0]_i_1__10/O
                         net (fo=1, routed)           0.000    10.227    debounce_inst_2/counter[0]
    SLICE_X17Y168        FDRE                                         r  debounce_inst_2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.368    56.585    debounce_inst_2/CLK
    SLICE_X17Y168        FDRE                                         r  debounce_inst_2/counter_reg[0]/C
                         clock pessimism              0.514    57.098    
                         clock uncertainty           -0.035    57.063    
    SLICE_X17Y168        FDRE (Setup_fdre_C_D)        0.030    57.093    debounce_inst_2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         57.093    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                 46.866    

Slack (MET) :             46.924ns  (required time - arrival time)
  Source:                 debounce_inst_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.726ns (55.635%)  route 1.376ns (44.364%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns = ( 56.587 - 50.000 ) 
    Source Clock Delay      (SCD):    7.128ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.480     7.128    debounce_inst_1/CLK
    SLICE_X15Y164        FDRE                                         r  debounce_inst_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDRE (Prop_fdre_C_Q)         0.348     7.476 r  debounce_inst_1/counter_reg[5]/Q
                         net (fo=3, routed)           0.576     8.052    debounce_inst_1/counter_reg_n_0_[5]
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.663     8.715 r  debounce_inst_1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.715    debounce_inst_1/counter0_carry__0_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.815 r  debounce_inst_1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.815    debounce_inst_1/counter0_carry__1_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.915 r  debounce_inst_1/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.915    debounce_inst_1/counter0_carry__2_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.172 r  debounce_inst_1/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.801     9.973    debounce_inst_1/counter0_carry__3_n_6
    SLICE_X16Y165        LUT2 (Prop_lut2_I1_O)        0.258    10.231 r  debounce_inst_1/counter[18]_i_2/O
                         net (fo=1, routed)           0.000    10.231    debounce_inst_1/counter[18]
    SLICE_X16Y165        FDRE                                         r  debounce_inst_1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.370    56.587    debounce_inst_1/CLK
    SLICE_X16Y165        FDRE                                         r  debounce_inst_1/counter_reg[18]/C
                         clock pessimism              0.498    57.084    
                         clock uncertainty           -0.035    57.049    
    SLICE_X16Y165        FDRE (Setup_fdre_C_D)        0.106    57.155    debounce_inst_1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         57.155    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 46.924    

Slack (MET) :             46.980ns  (required time - arrival time)
  Source:                 debounce_inst_1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.853ns (28.643%)  route 2.125ns (71.357%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 56.590 - 50.000 ) 
    Source Clock Delay      (SCD):    7.126ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.478     7.126    debounce_inst_1/CLK
    SLICE_X16Y165        FDRE                                         r  debounce_inst_1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.433     7.559 f  debounce_inst_1/counter_reg[11]/Q
                         net (fo=2, routed)           0.664     8.224    debounce_inst_1/counter_reg_n_0_[11]
    SLICE_X16Y165        LUT4 (Prop_lut4_I1_O)        0.105     8.329 r  debounce_inst_1/counter[18]_i_5/O
                         net (fo=2, routed)           0.695     9.024    debounce_inst_1/counter[18]_i_5_n_0
    SLICE_X15Y164        LUT5 (Prop_lut5_I4_O)        0.105     9.129 r  debounce_inst_1/counter[0]_i_3/O
                         net (fo=1, routed)           0.653     9.782    debounce_inst_1/counter[0]_i_3_n_0
    SLICE_X15Y163        LUT6 (Prop_lut6_I5_O)        0.105     9.887 r  debounce_inst_1/counter[0]_i_2/O
                         net (fo=1, routed)           0.113     9.999    debounce_inst_1/counter[0]_i_2_n_0
    SLICE_X15Y163        LUT2 (Prop_lut2_I0_O)        0.105    10.104 r  debounce_inst_1/counter[0]_i_1__9/O
                         net (fo=1, routed)           0.000    10.104    debounce_inst_1/counter[0]
    SLICE_X15Y163        FDRE                                         r  debounce_inst_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.373    56.590    debounce_inst_1/CLK
    SLICE_X15Y163        FDRE                                         r  debounce_inst_1/counter_reg[0]/C
                         clock pessimism              0.498    57.087    
                         clock uncertainty           -0.035    57.052    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)        0.032    57.084    debounce_inst_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         57.084    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                 46.980    

Slack (MET) :             47.068ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 1.627ns (55.588%)  route 1.300ns (44.412%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 56.585 - 50.000 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.475     7.123    debounce_inst_2/CLK
    SLICE_X19Y168        FDRE                                         r  debounce_inst_2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.348     7.471 r  debounce_inst_2/counter_reg[5]/Q
                         net (fo=3, routed)           0.522     7.994    debounce_inst_2/counter_reg_n_0_[5]
    SLICE_X18Y168        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.663     8.657 r  debounce_inst_2/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.657    debounce_inst_2/counter0_carry__0_n_0
    SLICE_X18Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.757 r  debounce_inst_2/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.757    debounce_inst_2/counter0_carry__1_n_0
    SLICE_X18Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.857 r  debounce_inst_2/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.857    debounce_inst_2/counter0_carry__2_n_0
    SLICE_X18Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.035 r  debounce_inst_2/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.778     9.812    debounce_inst_2/counter0_carry__3_n_7
    SLICE_X19Y168        LUT2 (Prop_lut2_I1_O)        0.238    10.050 r  debounce_inst_2/counter[17]_i_1__10/O
                         net (fo=1, routed)           0.000    10.050    debounce_inst_2/counter[17]
    SLICE_X19Y168        FDRE                                         r  debounce_inst_2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.368    56.585    debounce_inst_2/CLK
    SLICE_X19Y168        FDRE                                         r  debounce_inst_2/counter_reg[17]/C
                         clock pessimism              0.539    57.123    
                         clock uncertainty           -0.035    57.088    
    SLICE_X19Y168        FDRE (Setup_fdre_C_D)        0.030    57.118    debounce_inst_2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         57.118    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 47.068    

Slack (MET) :             47.068ns  (required time - arrival time)
  Source:                 debounce_inst_1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.748ns (25.907%)  route 2.139ns (74.093%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 56.590 - 50.000 ) 
    Source Clock Delay      (SCD):    7.126ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.478     7.126    debounce_inst_1/CLK
    SLICE_X16Y165        FDRE                                         r  debounce_inst_1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.433     7.559 f  debounce_inst_1/counter_reg[11]/Q
                         net (fo=2, routed)           0.664     8.224    debounce_inst_1/counter_reg_n_0_[11]
    SLICE_X16Y165        LUT4 (Prop_lut4_I1_O)        0.105     8.329 r  debounce_inst_1/counter[18]_i_5/O
                         net (fo=2, routed)           0.692     9.021    debounce_inst_1/counter[18]_i_5_n_0
    SLICE_X15Y164        LUT5 (Prop_lut5_I1_O)        0.105     9.126 r  debounce_inst_1/counter[18]_i_3/O
                         net (fo=20, routed)          0.783     9.909    debounce_inst_1/counter[18]_i_3_n_0
    SLICE_X15Y163        LUT2 (Prop_lut2_I0_O)        0.105    10.014 r  debounce_inst_1/counter[1]_i_1__9/O
                         net (fo=1, routed)           0.000    10.014    debounce_inst_1/counter[1]
    SLICE_X15Y163        FDRE                                         r  debounce_inst_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.373    56.590    debounce_inst_1/CLK
    SLICE_X15Y163        FDRE                                         r  debounce_inst_1/counter_reg[1]/C
                         clock pessimism              0.498    57.087    
                         clock uncertainty           -0.035    57.052    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)        0.030    57.082    debounce_inst_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         57.082    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                 47.068    

Slack (MET) :             47.086ns  (required time - arrival time)
  Source:                 debounce_inst_1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.769ns (26.442%)  route 2.139ns (73.558%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 56.590 - 50.000 ) 
    Source Clock Delay      (SCD):    7.126ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.478     7.126    debounce_inst_1/CLK
    SLICE_X16Y165        FDRE                                         r  debounce_inst_1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.433     7.559 f  debounce_inst_1/counter_reg[11]/Q
                         net (fo=2, routed)           0.664     8.224    debounce_inst_1/counter_reg_n_0_[11]
    SLICE_X16Y165        LUT4 (Prop_lut4_I1_O)        0.105     8.329 r  debounce_inst_1/counter[18]_i_5/O
                         net (fo=2, routed)           0.692     9.021    debounce_inst_1/counter[18]_i_5_n_0
    SLICE_X15Y164        LUT5 (Prop_lut5_I1_O)        0.105     9.126 r  debounce_inst_1/counter[18]_i_3/O
                         net (fo=20, routed)          0.783     9.909    debounce_inst_1/counter[18]_i_3_n_0
    SLICE_X15Y163        LUT2 (Prop_lut2_I0_O)        0.126    10.035 r  debounce_inst_1/counter[4]_i_1__9/O
                         net (fo=1, routed)           0.000    10.035    debounce_inst_1/counter[4]
    SLICE_X15Y163        FDRE                                         r  debounce_inst_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.373    56.590    debounce_inst_1/CLK
    SLICE_X15Y163        FDRE                                         r  debounce_inst_1/counter_reg[4]/C
                         clock pessimism              0.498    57.087    
                         clock uncertainty           -0.035    57.052    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)        0.069    57.121    debounce_inst_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         57.121    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                 47.086    

Slack (MET) :             47.124ns  (required time - arrival time)
  Source:                 debounce_inst_1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 1.626ns (56.023%)  route 1.276ns (43.977%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns = ( 56.587 - 50.000 ) 
    Source Clock Delay      (SCD):    7.128ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.480     7.128    debounce_inst_1/CLK
    SLICE_X15Y164        FDRE                                         r  debounce_inst_1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDRE (Prop_fdre_C_Q)         0.348     7.476 r  debounce_inst_1/counter_reg[5]/Q
                         net (fo=3, routed)           0.576     8.052    debounce_inst_1/counter_reg_n_0_[5]
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.663     8.715 r  debounce_inst_1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.715    debounce_inst_1/counter0_carry__0_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.815 r  debounce_inst_1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.815    debounce_inst_1/counter0_carry__1_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.072 r  debounce_inst_1/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.701     9.773    debounce_inst_1/counter0_carry__2_n_6
    SLICE_X16Y165        LUT2 (Prop_lut2_I1_O)        0.258    10.031 r  debounce_inst_1/counter[14]_i_1__9/O
                         net (fo=1, routed)           0.000    10.031    debounce_inst_1/counter[14]
    SLICE_X16Y165        FDRE                                         r  debounce_inst_1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.370    56.587    debounce_inst_1/CLK
    SLICE_X16Y165        FDRE                                         r  debounce_inst_1/counter_reg[14]/C
                         clock pessimism              0.498    57.084    
                         clock uncertainty           -0.035    57.049    
    SLICE_X16Y165        FDRE (Setup_fdre_C_D)        0.106    57.155    debounce_inst_1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         57.155    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 47.124    

Slack (MET) :             47.145ns  (required time - arrival time)
  Source:                 debounce_inst_1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.748ns (26.634%)  route 2.060ns (73.366%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    7.126ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.478     7.126    debounce_inst_1/CLK
    SLICE_X16Y165        FDRE                                         r  debounce_inst_1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.433     7.559 f  debounce_inst_1/counter_reg[11]/Q
                         net (fo=2, routed)           0.664     8.224    debounce_inst_1/counter_reg_n_0_[11]
    SLICE_X16Y165        LUT4 (Prop_lut4_I1_O)        0.105     8.329 r  debounce_inst_1/counter[18]_i_5/O
                         net (fo=2, routed)           0.692     9.021    debounce_inst_1/counter[18]_i_5_n_0
    SLICE_X15Y164        LUT5 (Prop_lut5_I1_O)        0.105     9.126 r  debounce_inst_1/counter[18]_i_3/O
                         net (fo=20, routed)          0.704     9.830    debounce_inst_1/counter[18]_i_3_n_0
    SLICE_X15Y165        LUT2 (Prop_lut2_I0_O)        0.105     9.935 r  debounce_inst_1/counter[13]_i_1__9/O
                         net (fo=1, routed)           0.000     9.935    debounce_inst_1/counter[13]
    SLICE_X15Y165        FDRE                                         r  debounce_inst_1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    debounce_inst_1/CLK
    SLICE_X15Y165        FDRE                                         r  debounce_inst_1/counter_reg[13]/C
                         clock pessimism              0.498    57.085    
                         clock uncertainty           -0.035    57.050    
    SLICE_X15Y165        FDRE (Setup_fdre_C_D)        0.030    57.080    debounce_inst_1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         57.080    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 47.145    

Slack (MET) :             47.145ns  (required time - arrival time)
  Source:                 debounce_inst_1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.748ns (26.615%)  route 2.062ns (73.385%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    7.126ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.478     7.126    debounce_inst_1/CLK
    SLICE_X16Y165        FDRE                                         r  debounce_inst_1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.433     7.559 f  debounce_inst_1/counter_reg[11]/Q
                         net (fo=2, routed)           0.664     8.224    debounce_inst_1/counter_reg_n_0_[11]
    SLICE_X16Y165        LUT4 (Prop_lut4_I1_O)        0.105     8.329 r  debounce_inst_1/counter[18]_i_5/O
                         net (fo=2, routed)           0.692     9.021    debounce_inst_1/counter[18]_i_5_n_0
    SLICE_X15Y164        LUT5 (Prop_lut5_I1_O)        0.105     9.126 r  debounce_inst_1/counter[18]_i_3/O
                         net (fo=20, routed)          0.706     9.832    debounce_inst_1/counter[18]_i_3_n_0
    SLICE_X15Y165        LUT2 (Prop_lut2_I0_O)        0.105     9.937 r  debounce_inst_1/counter[17]_i_1__9/O
                         net (fo=1, routed)           0.000     9.937    debounce_inst_1/counter[17]
    SLICE_X15Y165        FDRE                                         r  debounce_inst_1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    debounce_inst_1/CLK
    SLICE_X15Y165        FDRE                                         r  debounce_inst_1/counter_reg[17]/C
                         clock pessimism              0.498    57.085    
                         clock uncertainty           -0.035    57.050    
    SLICE_X15Y165        FDRE (Setup_fdre_C_D)        0.032    57.082    debounce_inst_1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         57.082    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                 47.145    

Slack (MET) :             47.147ns  (required time - arrival time)
  Source:                 debounce_inst_1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.748ns (26.634%)  route 2.060ns (73.366%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    7.126ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.478     7.126    debounce_inst_1/CLK
    SLICE_X16Y165        FDRE                                         r  debounce_inst_1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.433     7.559 f  debounce_inst_1/counter_reg[11]/Q
                         net (fo=2, routed)           0.664     8.224    debounce_inst_1/counter_reg_n_0_[11]
    SLICE_X16Y165        LUT4 (Prop_lut4_I1_O)        0.105     8.329 r  debounce_inst_1/counter[18]_i_5/O
                         net (fo=2, routed)           0.692     9.021    debounce_inst_1/counter[18]_i_5_n_0
    SLICE_X15Y164        LUT5 (Prop_lut5_I1_O)        0.105     9.126 r  debounce_inst_1/counter[18]_i_3/O
                         net (fo=20, routed)          0.704     9.830    debounce_inst_1/counter[18]_i_3_n_0
    SLICE_X15Y165        LUT2 (Prop_lut2_I0_O)        0.105     9.935 r  debounce_inst_1/counter[16]_i_1__9/O
                         net (fo=1, routed)           0.000     9.935    debounce_inst_1/counter[16]
    SLICE_X15Y165        FDRE                                         r  debounce_inst_1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    debounce_inst_1/CLK
    SLICE_X15Y165        FDRE                                         r  debounce_inst_1/counter_reg[16]/C
                         clock pessimism              0.498    57.085    
                         clock uncertainty           -0.035    57.050    
    SLICE_X15Y165        FDRE (Setup_fdre_C_D)        0.032    57.082    debounce_inst_1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         57.082    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 47.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.710%)  route 0.097ns (34.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.620     2.994    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.141     3.135 f  data_gen_inst/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=9, routed)           0.097     3.232    data_gen_inst/counter_next
    SLICE_X10Y166        LUT5 (Prop_lut5_I2_O)        0.045     3.277 r  data_gen_inst/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.277    data_gen_inst/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X10Y166        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    data_gen_inst/CLK
    SLICE_X10Y166        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.714     3.007    
    SLICE_X10Y166        FDSE (Hold_fdse_C_D)         0.120     3.127    data_gen_inst/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.621     2.995    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDSE (Prop_fdse_C_Q)         0.141     3.136 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     3.244    data_gen_inst/PRBS_GENERATE/prbs_reg_reg_n_0_[3]
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.891     3.722    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
                         clock pessimism             -0.727     2.995    
    SLICE_X11Y165        FDSE (Hold_fdse_C_D)         0.072     3.067    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            encoder_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.628%)  route 0.133ns (41.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.620     2.994    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.141     3.135 r  data_gen_inst/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=16, routed)          0.133     3.268    data_gen_inst/PRBS_GENERATE/Q[2]
    SLICE_X10Y166        LUT5 (Prop_lut5_I1_O)        0.048     3.316 r  data_gen_inst/PRBS_GENERATE/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.316    encoder_inst/D[2]
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[2]/C
                         clock pessimism             -0.714     3.007    
    SLICE_X10Y166        FDRE (Hold_fdre_C_D)         0.131     3.138    encoder_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            encoder_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.240%)  route 0.133ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.620     2.994    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.141     3.135 r  data_gen_inst/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=16, routed)          0.133     3.268    data_gen_inst/PRBS_GENERATE/Q[2]
    SLICE_X10Y166        LUT5 (Prop_lut5_I1_O)        0.045     3.313 r  data_gen_inst/PRBS_GENERATE/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.313    encoder_inst/D[0]
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[0]/C
                         clock pessimism             -0.714     3.007    
    SLICE_X10Y166        FDRE (Hold_fdre_C_D)         0.121     3.128    encoder_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.229ns (73.346%)  route 0.083ns (26.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.621     2.995    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDSE (Prop_fdse_C_Q)         0.128     3.123 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/Q
                         net (fo=2, routed)           0.083     3.206    data_gen_inst/PRBS_GENERATE/prbs_reg_reg_n_0_[9]
    SLICE_X11Y165        LUT2 (Prop_lut2_I0_O)        0.101     3.307 r  data_gen_inst/PRBS_GENERATE/prbs_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.307    data_gen_inst/PRBS_GENERATE/p_4_in
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.891     3.722    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
                         clock pessimism             -0.727     2.995    
    SLICE_X11Y165        FDSE (Hold_fdse_C_D)         0.107     3.102    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.226ns (75.258%)  route 0.074ns (24.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.620     2.994    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.128     3.122 f  data_gen_inst/counter_reg_reg[2]/Q
                         net (fo=4, routed)           0.074     3.196    data_gen_inst/counter_reg[2]
    SLICE_X11Y166        LUT6 (Prop_lut6_I1_O)        0.098     3.294 r  data_gen_inst/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.294    data_gen_inst/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.727     2.994    
    SLICE_X11Y166        FDRE (Hold_fdre_C_D)         0.092     3.086    data_gen_inst/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.226ns (73.087%)  route 0.083ns (26.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.621     2.995    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDSE (Prop_fdse_C_Q)         0.128     3.123 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/Q
                         net (fo=2, routed)           0.083     3.206    data_gen_inst/PRBS_GENERATE/prbs_reg_reg_n_0_[9]
    SLICE_X11Y165        LUT2 (Prop_lut2_I1_O)        0.098     3.304 r  data_gen_inst/PRBS_GENERATE/DATA_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     3.304    data_gen_inst/PRBS_GENERATE/prbs_xor_b[0]
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.891     3.722    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
                         clock pessimism             -0.727     2.995    
    SLICE_X11Y165        FDSE (Hold_fdse_C_D)         0.091     3.086    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.721%)  route 0.114ns (35.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.620     2.994    data_gen_inst/CLK
    SLICE_X10Y166        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDSE (Prop_fdse_C_Q)         0.164     3.158 f  data_gen_inst/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.114     3.272    data_gen_inst/prbs_send_reset
    SLICE_X11Y166        LUT6 (Prop_lut6_I0_O)        0.045     3.317 r  data_gen_inst/FSM_onehot_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     3.317    data_gen_inst/FSM_onehot_state_reg[2]_i_2_n_0
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.714     3.007    
    SLICE_X11Y166        FDRE (Hold_fdre_C_D)         0.091     3.098    data_gen_inst/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.621     2.995    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDSE (Prop_fdse_C_Q)         0.128     3.123 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/Q
                         net (fo=1, routed)           0.116     3.239    data_gen_inst/PRBS_GENERATE/p_0_in1_in[1]
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.891     3.722    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X11Y165        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]/C
                         clock pessimism             -0.727     2.995    
    SLICE_X11Y165        FDSE (Hold_fdse_C_D)         0.023     3.018    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            encoder_inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.950%)  route 0.179ns (49.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.620     2.994    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.141     3.135 r  data_gen_inst/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=9, routed)           0.179     3.314    data_gen_inst/PRBS_GENERATE/Q[1]
    SLICE_X10Y166        LUT4 (Prop_lut4_I1_O)        0.045     3.359 r  data_gen_inst/PRBS_GENERATE/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.359    encoder_inst/D[1]
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[1]/C
                         clock pessimism             -0.714     3.007    
    SLICE_X10Y166        FDRE (Hold_fdre_C_D)         0.121     3.128    encoder_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         divider_even_inst/clk_x1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { divider_even_inst/clk_div_even_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         50.000      48.408     BUFGCTRL_X0Y0  clk_x1_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X13Y165  debounce_inst_1/counter_on_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X15Y163  debounce_inst_1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X16Y164  debounce_inst_1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X16Y165  debounce_inst_1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X16Y165  debounce_inst_1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X15Y165  debounce_inst_1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X15Y168  debounce_inst_2/counter_on_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X17Y168  debounce_inst_2/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X17Y169  debounce_inst_2/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X15Y168  debounce_inst_2/counter_on_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X17Y168  debounce_inst_2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X19Y168  debounce_inst_2/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X19Y168  debounce_inst_2/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X19Y168  debounce_inst_2/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X19Y168  debounce_inst_2/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X19Y168  debounce_inst_2/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X19Y168  debounce_inst_2/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X15Y168  debounce_inst_2/key_rst_pre_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X15Y168  debounce_inst_2/key_rst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X16Y165  debounce_inst_1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X16Y165  debounce_inst_1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X16Y165  debounce_inst_1/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X16Y165  debounce_inst_1/counter_reg[18]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         25.000      24.500     SLICE_X10Y166  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X11Y166  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X11Y166  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X11Y166  data_gen_inst/counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X11Y166  data_gen_inst/counter_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X10Y166  encoder_inst/data_out_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  divider_even_inst/clk_x1
  To Clock:  USER_SMA_CLOCK_P

Setup :            0  Failing Endpoints,  Worst Slack        0.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 encoder_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[0].data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.433ns (39.343%)  route 0.668ns (60.657%))
  Logic Levels:           0  
  Clock Path Skew:        -2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 9.028 - 5.000 ) 
    Source Clock Delay      (SCD):    7.126ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.478     7.126    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDRE (Prop_fdre_C_Q)         0.433     7.559 r  encoder_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.668     8.227    edge_det_inst/Q[0]
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.369     9.028    edge_det_inst/clk_x10_i_BUFG
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/C
                         clock pessimism              0.137     9.164    
                         clock uncertainty           -0.035     9.129    
    SLICE_X8Y166         FDRE (Setup_fdre_C_D)       -0.029     9.100    edge_det_inst/edge_det[0].data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 encoder_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[2].data_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.398ns (44.225%)  route 0.502ns (55.775%))
  Logic Levels:           0  
  Clock Path Skew:        -2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 9.028 - 5.000 ) 
    Source Clock Delay      (SCD):    7.126ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.478     7.126    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDRE (Prop_fdre_C_Q)         0.398     7.524 r  encoder_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           0.502     8.026    edge_det_inst/Q[2]
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.369     9.028    edge_det_inst/clk_x10_i_BUFG
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/C
                         clock pessimism              0.137     9.164    
                         clock uncertainty           -0.035     9.129    
    SLICE_X8Y166         FDRE (Setup_fdre_C_D)       -0.173     8.956    edge_det_inst/edge_det[2].data_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 encoder_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[1].data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.433ns (44.367%)  route 0.543ns (55.633%))
  Logic Levels:           0  
  Clock Path Skew:        -2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 9.028 - 5.000 ) 
    Source Clock Delay      (SCD):    7.126ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.478     7.126    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDRE (Prop_fdre_C_Q)         0.433     7.559 r  encoder_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.543     8.102    edge_det_inst/Q[1]
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.369     9.028    edge_det_inst/clk_x10_i_BUFG
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/C
                         clock pessimism              0.137     9.164    
                         clock uncertainty           -0.035     9.129    
    SLICE_X8Y166         FDRE (Setup_fdre_C_D)       -0.042     9.087    edge_det_inst/edge_det[1].data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 divider_even_inst/clk_div_even_reg/Q
                            (clock source 'divider_even_inst/clk_x1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            divider_even_inst/clk_div_even_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@30.000ns - divider_even_inst/clk_x1 fall@25.000ns)
  Data Path Delay:        1.125ns  (logic 0.105ns (9.331%)  route 1.020ns (90.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 33.931 - 30.000 ) 
    Source Clock Delay      (SCD):    4.558ns = ( 29.558 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 fall edge)
                                                     25.000    25.000 f  
    J23                                               0.000    25.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    25.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    25.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    27.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    27.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384    29.179    divider_even_inst/clk_x10_i_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379    29.558 f  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.020    30.578    divider_even_inst/clk_x1
    SLICE_X82Y146        LUT5 (Prop_lut5_I4_O)        0.105    30.683 r  divider_even_inst/clk_div_even_i_1/O
                         net (fo=1, routed)           0.000    30.683    divider_even_inst/clk_div_even_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                     30.000    30.000 r  
    J23                                               0.000    30.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    30.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    30.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    32.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    32.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    33.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/C
                         clock pessimism              0.137    34.068    
                         clock uncertainty           -0.035    34.033    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)        0.030    34.063    divider_even_inst/clk_div_even_reg
  -------------------------------------------------------------------
                         required time                         34.063    
                         arrival time                         -30.683    
  -------------------------------------------------------------------
                         slack                                  3.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 divider_even_inst/clk_div_even_reg/Q
                            (clock source 'divider_even_inst/clk_x1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            divider_even_inst/clk_div_even_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@25.000ns - divider_even_inst/clk_x1 fall@25.000ns)
  Data Path Delay:        0.588ns  (logic 0.045ns (7.650%)  route 0.543ns (92.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 27.033 - 25.000 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 26.807 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 fall edge)
                                                     25.000    25.000 f  
    J23                                               0.000    25.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    25.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382    25.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690    26.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    26.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567    26.666    divider_even_inst/clk_x10_i_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    26.807 f  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.543    27.350    divider_even_inst/clk_x1
    SLICE_X82Y146        LUT5 (Prop_lut5_I4_O)        0.045    27.395 r  divider_even_inst/clk_div_even_i_1/O
                         net (fo=1, routed)           0.000    27.395    divider_even_inst/clk_div_even_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                     25.000    25.000 r  
    J23                                               0.000    25.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    25.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417    25.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750    26.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    26.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837    27.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/C
                         clock pessimism             -0.098    26.936    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.091    27.027    divider_even_inst/clk_div_even_reg
  -------------------------------------------------------------------
                         required time                        -27.027    
                         arrival time                          27.395    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 encoder_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[1].data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.382%)  route 0.223ns (57.618%))
  Logic Levels:           0  
  Clock Path Skew:        -1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.620     2.994    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDRE (Prop_fdre_C_Q)         0.164     3.158 r  encoder_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.223     3.381    edge_det_inst/Q[1]
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.888     2.084    edge_det_inst/clk_x10_i_BUFG
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/C
                         clock pessimism             -0.098     1.987    
    SLICE_X8Y166         FDRE (Hold_fdre_C_D)         0.089     2.076    edge_det_inst/edge_det[1].data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 encoder_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[2].data_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.585%)  route 0.184ns (55.415%))
  Logic Levels:           0  
  Clock Path Skew:        -1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.620     2.994    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDRE (Prop_fdre_C_Q)         0.148     3.142 r  encoder_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           0.184     3.326    edge_det_inst/Q[2]
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.888     2.084    edge_det_inst/clk_x10_i_BUFG
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/C
                         clock pessimism             -0.098     1.987    
    SLICE_X8Y166         FDRE (Hold_fdre_C_D)         0.030     2.017    edge_det_inst/edge_det[2].data_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           3.326    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.363ns  (arrival time - required time)
  Source:                 encoder_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[0].data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.888%)  route 0.281ns (63.112%))
  Logic Levels:           0  
  Clock Path Skew:        -1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.620     2.994    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDRE (Prop_fdre_C_Q)         0.164     3.158 r  encoder_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.281     3.438    edge_det_inst/Q[0]
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.888     2.084    edge_det_inst/clk_x10_i_BUFG
    SLICE_X8Y166         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/C
                         clock pessimism             -0.098     1.987    
    SLICE_X8Y166         FDRE (Hold_fdre_C_D)         0.089     2.076    edge_det_inst/edge_det[0].data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           3.438    
  -------------------------------------------------------------------
                         slack                                  1.363    





---------------------------------------------------------------------------------------------------
From Clock:  USER_SMA_CLOCK_P
  To Clock:  divider_even_inst/clk_x1

Setup :            0  Failing Endpoints,  Worst Slack        2.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.713ns  (logic 0.538ns (11.415%)  route 4.175ns (88.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    4.270ns = ( 49.270 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.475    49.270    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.433    49.703 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.126    50.830    reset_gen_inst/state_reg[1]
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.105    50.935 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           3.049    53.983    data_gen_inst/SS[0]
    SLICE_X10Y166        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    data_gen_inst/CLK
    SLICE_X10Y166        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.137    56.724    
                         clock uncertainty           -0.035    56.689    
    SLICE_X10Y166        FDSE (Setup_fdse_C_S)       -0.423    56.266    data_gen_inst/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         56.266    
                         arrival time                         -53.983    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.713ns  (logic 0.538ns (11.415%)  route 4.175ns (88.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    4.270ns = ( 49.270 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.475    49.270    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.433    49.703 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.126    50.830    reset_gen_inst/state_reg[1]
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.105    50.935 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           3.049    53.983    encoder_inst/SR[0]
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[0]/C
                         clock pessimism              0.137    56.724    
                         clock uncertainty           -0.035    56.689    
    SLICE_X10Y166        FDRE (Setup_fdre_C_R)       -0.423    56.266    encoder_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         56.266    
                         arrival time                         -53.983    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.713ns  (logic 0.538ns (11.415%)  route 4.175ns (88.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    4.270ns = ( 49.270 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.475    49.270    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.433    49.703 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.126    50.830    reset_gen_inst/state_reg[1]
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.105    50.935 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           3.049    53.983    encoder_inst/SR[0]
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[1]/C
                         clock pessimism              0.137    56.724    
                         clock uncertainty           -0.035    56.689    
    SLICE_X10Y166        FDRE (Setup_fdre_C_R)       -0.423    56.266    encoder_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         56.266    
                         arrival time                         -53.983    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.713ns  (logic 0.538ns (11.415%)  route 4.175ns (88.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    4.270ns = ( 49.270 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.475    49.270    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.433    49.703 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.126    50.830    reset_gen_inst/state_reg[1]
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.105    50.935 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           3.049    53.983    encoder_inst/SR[0]
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[2]/C
                         clock pessimism              0.137    56.724    
                         clock uncertainty           -0.035    56.689    
    SLICE_X10Y166        FDRE (Setup_fdre_C_R)       -0.423    56.266    encoder_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         56.266    
                         arrival time                         -53.983    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.713ns  (logic 0.538ns (11.415%)  route 4.175ns (88.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    4.270ns = ( 49.270 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.475    49.270    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.433    49.703 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.126    50.830    reset_gen_inst/state_reg[1]
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.105    50.935 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           3.049    53.983    data_gen_inst/SS[0]
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.137    56.724    
                         clock uncertainty           -0.035    56.689    
    SLICE_X11Y166        FDRE (Setup_fdre_C_R)       -0.352    56.337    data_gen_inst/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         56.337    
                         arrival time                         -53.983    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.713ns  (logic 0.538ns (11.415%)  route 4.175ns (88.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    4.270ns = ( 49.270 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.475    49.270    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.433    49.703 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.126    50.830    reset_gen_inst/state_reg[1]
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.105    50.935 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           3.049    53.983    data_gen_inst/SS[0]
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.137    56.724    
                         clock uncertainty           -0.035    56.689    
    SLICE_X11Y166        FDRE (Setup_fdre_C_R)       -0.352    56.337    data_gen_inst/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         56.337    
                         arrival time                         -53.983    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.713ns  (logic 0.538ns (11.415%)  route 4.175ns (88.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    4.270ns = ( 49.270 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.475    49.270    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.433    49.703 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.126    50.830    reset_gen_inst/state_reg[1]
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.105    50.935 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           3.049    53.983    data_gen_inst/SS[0]
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[0]/C
                         clock pessimism              0.137    56.724    
                         clock uncertainty           -0.035    56.689    
    SLICE_X11Y166        FDRE (Setup_fdre_C_R)       -0.352    56.337    data_gen_inst/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         56.337    
                         arrival time                         -53.983    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.713ns  (logic 0.538ns (11.415%)  route 4.175ns (88.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    4.270ns = ( 49.270 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.475    49.270    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.433    49.703 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.126    50.830    reset_gen_inst/state_reg[1]
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.105    50.935 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           3.049    53.983    data_gen_inst/SS[0]
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
                         clock pessimism              0.137    56.724    
                         clock uncertainty           -0.035    56.689    
    SLICE_X11Y166        FDRE (Setup_fdre_C_R)       -0.352    56.337    data_gen_inst/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         56.337    
                         arrival time                         -53.983    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.713ns  (logic 0.538ns (11.415%)  route 4.175ns (88.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    4.270ns = ( 49.270 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.475    49.270    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.433    49.703 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.126    50.830    reset_gen_inst/state_reg[1]
    SLICE_X12Y166        LUT2 (Prop_lut2_I1_O)        0.105    50.935 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           3.049    53.983    data_gen_inst/SS[0]
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
                         clock pessimism              0.137    56.724    
                         clock uncertainty           -0.035    56.689    
    SLICE_X11Y166        FDRE (Setup_fdre_C_R)       -0.352    56.337    data_gen_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         56.337    
                         arrival time                         -53.983    
  -------------------------------------------------------------------
                         slack                                  2.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.209ns (10.870%)  route 1.714ns (89.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.618     1.717    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.286     2.167    reset_gen_inst/state_reg[0]
    SLICE_X12Y166        LUT2 (Prop_lut2_I0_O)        0.045     2.212 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.428     3.640    data_gen_inst/SS[0]
    SLICE_X10Y166        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    data_gen_inst/CLK
    SLICE_X10Y166        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.098     3.623    
    SLICE_X10Y166        FDSE (Hold_fdse_C_S)         0.009     3.632    data_gen_inst/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.632    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.209ns (10.870%)  route 1.714ns (89.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.618     1.717    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.286     2.167    reset_gen_inst/state_reg[0]
    SLICE_X12Y166        LUT2 (Prop_lut2_I0_O)        0.045     2.212 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.428     3.640    encoder_inst/SR[0]
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[0]/C
                         clock pessimism             -0.098     3.623    
    SLICE_X10Y166        FDRE (Hold_fdre_C_R)         0.009     3.632    encoder_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.632    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.209ns (10.870%)  route 1.714ns (89.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.618     1.717    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.286     2.167    reset_gen_inst/state_reg[0]
    SLICE_X12Y166        LUT2 (Prop_lut2_I0_O)        0.045     2.212 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.428     3.640    encoder_inst/SR[0]
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[1]/C
                         clock pessimism             -0.098     3.623    
    SLICE_X10Y166        FDRE (Hold_fdre_C_R)         0.009     3.632    encoder_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.632    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.209ns (10.870%)  route 1.714ns (89.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.618     1.717    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.286     2.167    reset_gen_inst/state_reg[0]
    SLICE_X12Y166        LUT2 (Prop_lut2_I0_O)        0.045     2.212 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.428     3.640    encoder_inst/SR[0]
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    encoder_inst/CLK
    SLICE_X10Y166        FDRE                                         r  encoder_inst/data_out_reg[2]/C
                         clock pessimism             -0.098     3.623    
    SLICE_X10Y166        FDRE (Hold_fdre_C_R)         0.009     3.632    encoder_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.632    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.209ns (10.870%)  route 1.714ns (89.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.618     1.717    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.286     2.167    reset_gen_inst/state_reg[0]
    SLICE_X12Y166        LUT2 (Prop_lut2_I0_O)        0.045     2.212 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.428     3.640    data_gen_inst/SS[0]
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.098     3.623    
    SLICE_X11Y166        FDRE (Hold_fdre_C_R)        -0.018     3.605    data_gen_inst/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.209ns (10.870%)  route 1.714ns (89.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.618     1.717    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.286     2.167    reset_gen_inst/state_reg[0]
    SLICE_X12Y166        LUT2 (Prop_lut2_I0_O)        0.045     2.212 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.428     3.640    data_gen_inst/SS[0]
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.098     3.623    
    SLICE_X11Y166        FDRE (Hold_fdre_C_R)        -0.018     3.605    data_gen_inst/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.209ns (10.870%)  route 1.714ns (89.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.618     1.717    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.286     2.167    reset_gen_inst/state_reg[0]
    SLICE_X12Y166        LUT2 (Prop_lut2_I0_O)        0.045     2.212 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.428     3.640    data_gen_inst/SS[0]
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[0]/C
                         clock pessimism             -0.098     3.623    
    SLICE_X11Y166        FDRE (Hold_fdre_C_R)        -0.018     3.605    data_gen_inst/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.209ns (10.870%)  route 1.714ns (89.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.618     1.717    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.286     2.167    reset_gen_inst/state_reg[0]
    SLICE_X12Y166        LUT2 (Prop_lut2_I0_O)        0.045     2.212 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.428     3.640    data_gen_inst/SS[0]
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
                         clock pessimism             -0.098     3.623    
    SLICE_X11Y166        FDRE (Hold_fdre_C_R)        -0.018     3.605    data_gen_inst/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.209ns (10.870%)  route 1.714ns (89.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.618     1.717    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y166        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.286     2.167    reset_gen_inst/state_reg[0]
    SLICE_X12Y166        LUT2 (Prop_lut2_I0_O)        0.045     2.212 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.428     3.640    data_gen_inst/SS[0]
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.890     3.721    data_gen_inst/CLK
    SLICE_X11Y166        FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
                         clock pessimism             -0.098     3.623    
    SLICE_X11Y166        FDRE (Hold_fdre_C_R)        -0.018     3.605    data_gen_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.034    





