/home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/mux4x1.sv {1 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/mux4x1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux4x1

Top level modules:
	mux4x1

} {} {}} /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/tb_me.sv {1 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/tb_me.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_me

Top level modules:
	tb_me

} {} {}} /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/datapath_me.sv {2 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/datapath_me.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module datapath_me
** Warning: /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/datapath_me.sv(15): (vlog-13314) Defaulting port 'pixel_spr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/datapath_me.sv(16): (vlog-13314) Defaulting port 'pixel_cpr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	datapath_me

} {} {}} /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/pe_matrix.sv {2 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/pe_matrix.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pe_matrix
** Warning: /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/pe_matrix.sv(12): (vlog-13314) Defaulting port 'pixel_spr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/pe_matrix.sv(13): (vlog-13314) Defaulting port 'pixel_cpr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/pe_matrix.sv(14): (vlog-13314) Defaulting port 'pixel_spr_right_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	pe_matrix

} {} {}} /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/me.sv {2 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/me.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module me
** Warning: /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/me.sv(10): (vlog-13314) Defaulting port 'pixel_spr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/me.sv(11): (vlog-13314) Defaulting port 'pixel_cpr_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	me

} {} {}} /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/pe.sv {1 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/pe.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pe

Top level modules:
	pe

} {} {}} /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/comparator.sv {1 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/comparator.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module comparator

Top level modules:
	comparator

} {} {}} /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/pe_col.sv {2 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/pe_col.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pe_col
** Warning: /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/pe_col.sv(13): (vlog-13314) Defaulting port 'pixel_spr_right_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	pe_col

} {} {}} /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/controller_me.sv {1 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/controller_me.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module controller_me

Top level modules:
	controller_me

} {} {}} /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/mux2x1.sv {1 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/mux2x1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2x1

Top level modules:
	mux2x1

} {} {}} /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/register.sv {1 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/register.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register

Top level modules:
	register

} {} {}} /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/sum.sv {1 {vlog -work work -sv -stats=none /home/salman/work/h.264-encoder-2/h264encoder-main/h264/inter_prediction/sum.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sum

Top level modules:
	sum

} {} {}}
