<?xml version="1.0" encoding="UTF-8"?>
<device name="i82559" desc="model of Intel® 82559 Fast Ethernet controller" documentation="Intel® 82559 Fast Ethernet Controller." limitations="&lt;ul&gt;&lt;li&gt;Unimplemented CardBus interface&lt;/li&gt;&gt;&lt;li&gt;Unimplemented TCO SMB interface&lt;/li&gt;&lt;li&gt;Unimplemented FLASH/Modem accessing interface&lt;/li&gt;&lt;li&gt;Unimplemented the feature of Wake on LAN&lt;/li&gt;&lt;li&gt;Unimplemented 802.3 PHY&lt;/li&gt;&lt;/ul&gt;" bitorder="le">
  <bank name="csr" documentation="Control/Status Registers" byte_order="little-endian" function="1">
    <register name="early_rx_int" desc="Early Receive Interrupt" limitations="Not implemented." offset="24" size="1">
    </register>
    <register name="eeprom_control" desc="EEPROM Control Register" offset="14" size="2">
      <field name="eecs" msb="1" lsb="1" />
      <field name="eedi" msb="2" lsb="2" />
      <field name="eedo" msb="3" lsb="3" />
      <field name="eesk" msb="0" lsb="0" />
    </register>
    <register name="flash_control" desc="Flash Control Register" limitations="Not implemented." offset="12" size="2">
    </register>
    <register name="flow_control" desc="Flow Control Register" offset="25" size="2">
      <field name="fc_full" msb="10" lsb="10" />
      <field name="fc_paused" msb="11" lsb="11" />
      <field name="fc_paused_low" msb="12" lsb="12" />
      <field name="fc_threshold" msb="2" lsb="0" />
      <field name="xoff" msb="9" lsb="9" />
      <field name="xon" msb="8" lsb="8" />
    </register>
    <register name="force_event" desc="Force Event Register" offset="60" size="4">
    </register>
    <register name="func_event" desc="Function Event Register" offset="48" size="4">
    </register>
    <register name="func_event_mask" desc="Function Event Mask Register" offset="52" size="4">
    </register>
    <register name="func_present_state" desc="Function Present State Register" offset="56" size="4">
    </register>
    <register name="general_control" desc="General Control" limitations="Not implemented." offset="28" size="1">
    </register>
    <register name="general_status" desc="General Status" offset="29" size="1">
      <field name="mode" msb="2" lsb="2" />
      <field name="speed" msb="1" lsb="1" />
      <field name="status" msb="0" lsb="0" />
    </register>
    <register name="mdi_control" desc="MDI Control Register" offset="16" size="4">
      <field name="data" msb="15" lsb="0" />
      <field name="ie" msb="29" lsb="29" />
      <field name="opcode" msb="27" lsb="26" />
      <field name="phy_addr" msb="25" lsb="21" />
      <field name="phy_reg" msb="20" lsb="16" />
      <field name="ready" msb="28" lsb="28" />
    </register>
    <register name="pmdr" desc="PMDR" offset="27" size="1">
      <field name="force_tco" msb="2" lsb="2" />
      <field name="interesting_packet" msb="5" lsb="5" />
      <field name="link_status_change" msb="7" lsb="7" />
      <field name="magic_packet" msb="6" lsb="6" />
      <field name="pme_status" msb="0" lsb="0" />
      <field name="tco_ready" msb="3" lsb="3" />
      <field name="tco_request" msb="1" lsb="1" />
    </register>
    <register name="port" desc="PORT" offset="8" size="4">
      <field name="addr" msb="31" lsb="4" />
      <field name="op" msb="3" lsb="0" />
    </register>
    <register name="rx_dma_byte_count" desc="RX DMA Byte Count" offset="20" size="4">
    </register>
    <register name="scb_command" desc="SCB Command Word" offset="2" size="2">
      <field name="cnam" msb="13" lsb="13" />
      <field name="cuc" msb="7" lsb="4" />
      <field name="cxm" msb="15" lsb="15" />
      <field name="erm" msb="11" lsb="11" />
      <field name="fcpm" msb="10" lsb="10" />
      <field name="frm" msb="14" lsb="14" />
      <field name="m" msb="8" lsb="8" />
      <field name="rnrm" msb="12" lsb="12" />
      <field name="ruc" msb="2" lsb="0" />
      <field name="si" msb="9" lsb="9" />
    </register>
    <register name="scb_gp" desc="SCB General Pointer" offset="4" size="4">
    </register>
    <register name="scb_status" desc="SCB Status Word" offset="0" size="2">
      <field name="cna" msb="13" lsb="13" />
      <field name="cus" msb="7" lsb="6" />
      <field name="cx" msb="15" lsb="15" />
      <field name="fcp" msb="8" lsb="8" />
      <field name="fr" msb="14" lsb="14" />
      <field name="mdi" msb="11" lsb="11" />
      <field name="rnr" msb="12" lsb="12" />
      <field name="rus" msb="5" lsb="2" />
      <field name="swi" msb="10" lsb="10" />
    </register>
  </bank>
  <bank name="pci_config" documentation="The PCI configuration space." byte_order="little-endian" function="255">
    <register name="bar2" offset="24" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="bar3" offset="28" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="bar4" offset="32" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="bar5" offset="36" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="bist" documentation="Build-in Self Test" offset="15" size="1">
    </register>
    <register name="cache_line_size" documentation="CacheLine Size" offset="12" size="1">
    </register>
    <register name="capabilities_ptr" documentation="Capabilities Pointer" offset="52" size="1">
    </register>
    <register name="cardbus_cis_ptr" documentation="Cardbus CIS Pointer" offset="40" size="4">
    </register>
    <register name="class_code" documentation="Class Code" offset="9" size="3">
    </register>
    <register name="command" documentation="Command Register" offset="4" size="2">
      <field name="fb" desc="Fast Back-to-Back Transactions Enable" msb="9" lsb="9" />
      <field name="id" desc="Interrupt Disable" msb="10" lsb="10" />
      <field name="io" desc="I/O Space Enable" msb="0" lsb="0" />
      <field name="m" desc="Bus Master Enable" msb="2" lsb="2" />
      <field name="mem" desc="Memory Space Enable" msb="1" lsb="1" />
      <field name="mwi" desc="Memory Write and Invalidate" msb="4" lsb="4" />
      <field name="pe" desc="Parity Error Response" msb="6" lsb="6" />
      <field name="sc" desc="Special Cycle Enable" msb="3" lsb="3" />
      <field name="se" desc="SERR# Enable" msb="8" lsb="8" />
      <field name="vga" desc="VGA Palette Snoop" msb="5" lsb="5" />
      <field name="wc" desc="IDSEL Steppin/Wait Cycle Control" msb="7" lsb="7" />
    </register>
    <register name="csr_io_bar" offset="20" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="2" />
      <field name="p" desc="Reserved" msb="1" lsb="1" />
      <field name="s" documentation="I/O Space Indicator" msb="0" lsb="0" />
    </register>
    <register name="csr_mem_bar" offset="16" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="4" />
      <field name="p" documentation="Prefetchable" msb="3" lsb="3" />
      <field name="s" documentation="Memory Space Indicator" msb="0" lsb="0" />
      <field name="type" documentation="Type (00: anywhere in 32-bit space; 10: anywhere in 64-bit space)" msb="2" lsb="1" />
    </register>
    <register name="device_id" documentation="Device ID" offset="2" size="2">
    </register>
    <register name="expansion_rom_base" desc="Expansion ROM base address" offset="48" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="1" />
      <field name="e" documentation="Address decode enable" msb="0" lsb="0" />
    </register>
    <register name="header_type" documentation="Header Type" offset="14" size="1">
      <field name="mf" desc="Multi-Function Device" msb="7" lsb="7" />
      <field name="type" desc="Header Layout" msb="6" lsb="0" />
    </register>
    <register name="interrupt_line" documentation="Interrupt Line" offset="60" size="1">
    </register>
    <register name="interrupt_pin" documentation="Interrupt Pin" offset="61" size="1">
    </register>
    <register name="latency_timer" documentation="Latency Timer" offset="13" size="1">
    </register>
    <register name="max_lat" documentation="MAX_LAT" offset="63" size="1">
    </register>
    <register name="min_gnt" documentation="MIN_GNT" offset="62" size="1">
    </register>
    <register name="revision_id" documentation="Revision ID" offset="8" size="1">
    </register>
    <register name="status" documentation="Status Register" offset="6" size="2">
      <field name="c" desc="Capabilities List" msb="4" lsb="4" />
      <field name="dpe" desc="Detected Parity Error" msb="15" lsb="15" />
      <field name="ds" desc="DEVSEL timing" msb="10" lsb="9" />
      <field name="fbb" desc="Fast Back-to-Back Transactions Capable" msb="7" lsb="7" />
      <field name="ins" desc="Interrupt Status" msb="3" lsb="3" />
      <field name="ir" desc="Immediate Readiness" msb="0" lsb="0" />
      <field name="mhz" desc="66 MHz Capable" msb="5" lsb="5" />
      <field name="pe" desc="Master Data Parity Error" msb="8" lsb="8" />
      <field name="rma" desc="Received Master Abort" msb="13" lsb="13" />
      <field name="rta" desc="Received Target Abort" msb="12" lsb="12" />
      <field name="ssa" desc="Signaled System Abort" msb="14" lsb="14" />
      <field name="sta" desc="Signaled Target Abort" msb="11" lsb="11" />
    </register>
    <register name="subsystem_id" documentation="Subsystem ID" offset="46" size="2">
    </register>
    <register name="subsystem_vendor_id" documentation="Subsystem Vendor ID" offset="44" size="2">
    </register>
    <register name="vendor_id" documentation="Vendor ID" offset="0" size="2">
    </register>
  </bank>
</device>
