// Seed: 3200296422
module module_0 (
    output supply0 module_0
    , id_6,
    output supply0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output tri1 id_4
);
  assign id_1 = 1'd0;
  assign module_1.id_12 = 0;
  wire id_7 = id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input tri id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    input uwire id_8,
    input wand id_9,
    input wand id_10,
    input tri id_11,
    output tri1 id_12,
    output supply0 id_13,
    input tri1 id_14
);
  logic id_16 = 1;
  wire id_17, id_18;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_13,
      id_12,
      id_13
  );
endmodule
