Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mux_dead_ref
Version: T-2022.03-SP2
Date   : Mon May 12 03:08:15 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.12
  Critical Path Slack:          -0.02
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -0.14
  No. of Violating Paths:        8.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 25
  Buf/Inv Cell Count:               0
  Buf Cell Count:                   0
  Inv Cell Count:                   0
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        25
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       31.920000
  Noncombinational Area:     0.000000
  Buf/Inv Area:              0.000000
  Total Buffer Area:             0.00
  Total Inverter Area:           0.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                31.920000
  Design Area:              31.920000


  Design Rules
  -----------------------------------
  Total Number of Nets:            41
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.23
  Logic Optimization:                  0.12
  Mapping Optimization:                0.12
  -----------------------------------------
  Overall Compile Time:                0.86
  Overall Compile Wall Clock Time:     1.09

  --------------------------------------------------------------------

  Design  WNS: 0.02  TNS: 0.14  Number of Violating Paths: 8


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
