$date
	Sun Aug 09 12:08:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y4_2 $end
$var wire 1 " y2_3 $end
$var wire 1 # y2_2 $end
$var wire 1 $ y2_1 $end
$var wire 1 % y1_4 $end
$var wire 1 & y1_3 $end
$var wire 1 ' y1_2 $end
$var wire 1 ( y1_1 $end
$var reg 1 ) a1_1 $end
$var reg 1 * a1_2 $end
$var reg 1 + a1_3 $end
$var reg 1 , a2_1 $end
$var reg 1 - a2_2 $end
$var reg 1 . a2_3 $end
$var reg 1 / a3_1 $end
$var reg 1 0 a3_2 $end
$var reg 1 1 a3_3 $end
$var reg 1 2 a3_4 $end
$var reg 1 3 a4_1 $end
$var reg 1 4 a4_2 $end
$var reg 1 5 a4_3 $end
$var reg 1 6 a4_4 $end
$var reg 1 7 b1_1 $end
$var reg 1 8 b1_2 $end
$var reg 1 9 b1_3 $end
$var reg 1 : b1_4 $end
$var reg 1 ; b2_1 $end
$var reg 1 < b2_2 $end
$var reg 1 = b2_3 $end
$var reg 1 > b3_1 $end
$var reg 1 ? b3_2 $end
$var reg 1 @ b3_3 $end
$var reg 1 A b3_4 $end
$var reg 1 B b4_1 $end
$var reg 1 C b4_2 $end
$var reg 1 D b4_3 $end
$scope module Ecua1 $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 9 c $end
$var wire 1 : d $end
$var wire 1 E w1 $end
$var wire 1 F w2 $end
$var wire 1 G w3 $end
$var wire 1 H w4 $end
$var wire 1 $ y $end
$upscope $end
$scope module Ecua2 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = c $end
$var wire 1 # y $end
$upscope $end
$scope module Ecua3 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 @ c $end
$var wire 1 A d $end
$var wire 1 I w1 $end
$var wire 1 J w2 $end
$var wire 1 " y $end
$upscope $end
$scope module Ecua4 $end
$var wire 1 B a $end
$var wire 1 C b $end
$var wire 1 D c $end
$var wire 1 ! y $end
$upscope $end
$scope module Tabla1 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + c $end
$var wire 1 K notA $end
$var wire 1 L notB $end
$var wire 1 M notC $end
$var wire 1 N w1 $end
$var wire 1 O w2 $end
$var wire 1 P w3 $end
$var wire 1 ( y $end
$upscope $end
$scope module Tabla2 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 . c $end
$var wire 1 ' y $end
$upscope $end
$scope module Tabla3 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 1 c $end
$var wire 1 2 d $end
$var wire 1 Q notA $end
$var wire 1 R notB $end
$var wire 1 S notC $end
$var wire 1 T notD $end
$var wire 1 U w1 $end
$var wire 1 V w2 $end
$var wire 1 W w3 $end
$var wire 1 X w4 $end
$var wire 1 Y w5 $end
$var wire 1 Z w6 $end
$var wire 1 [ w7 $end
$var wire 1 \ w8 $end
$var wire 1 & y $end
$upscope $end
$scope module Tabla4 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 c $end
$var wire 1 6 d $end
$var wire 1 ] notC $end
$var wire 1 ^ notD $end
$var wire 1 _ w1 $end
$var wire 1 ` w2 $end
$var wire 1 a w3 $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
0P
0O
1N
1M
1L
1K
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
0.
0-
0,
0+
0*
0)
1(
1'
x&
x%
x$
x#
x"
x!
$end
#1
0(
0N
0M
1.
1+
#2
1(
1N
0'
1M
0L
0.
1-
0+
1*
#3
0(
0N
0M
1.
1+
#4
1(
1O
1'
1M
1L
0K
0.
0-
1,
0+
0*
1)
#5
0M
1P
1.
1+
#6
0(
0O
0'
1M
0P
0L
0.
1-
0+
1*
#7
1&
1(
0%
1U
0M
1P
1^
1]
0_
0`
0a
1T
1S
0Y
1R
0W
0[
1Q
0V
0X
0Z
0\
1.
1+
06
05
04
03
02
01
00
0/
#8
0&
0U
0^
0T
16
12
#9
1^
0]
1T
0S
06
15
02
11
#10
1&
0^
0T
1Y
16
12
#11
0&
1^
1]
1T
1S
0Y
0R
06
05
14
02
01
10
#12
1&
0^
0T
1W
16
12
#13
1&
1[
1^
0]
1T
0W
0S
06
15
02
11
#14
0&
0[
0^
0T
16
12
#15
1%
1a
1^
1]
1T
1S
1R
0Q
06
05
04
13
02
01
00
1/
#16
0%
1&
0a
0^
0T
1X
16
12
#17
1&
1%
1\
1^
0]
1_
1T
0X
0S
06
15
02
11
#18
0&
0\
0^
0T
16
12
#19
1&
1a
1V
1^
1]
0_
1`
1T
1S
0R
06
05
14
02
01
10
#20
0&
0a
0V
0^
0T
16
12
#21
1^
0]
1_
1T
0S
06
15
02
11
#22
1&
0^
0T
1Z
16
12
#23
0"
1$
1H
0I
0J
0E
0F
0G
0A
0@
0?
0>
0:
09
08
07
#24
1"
0$
0H
1I
1A
1:
#25
0"
0I
0A
1@
0:
19
#26
1A
1:
#27
1"
0A
0@
1?
0:
09
18
#28
1I
1A
1:
#29
0I
0A
1@
0:
19
#30
1A
1:
#31
1$
0"
1G
1H
1E
1F
0A
0@
0?
1>
0:
09
08
17
#32
1"
0G
0H
1I
1J
1A
1:
#33
0"
1G
0E
0I
0J
0A
1@
0:
19
#34
1"
0G
1J
1A
1:
#35
1G
1E
0F
0J
0A
0@
1?
0:
09
18
#36
0G
1I
1J
1A
1:
#37
1G
0E
0I
0J
0A
1@
0:
19
#38
0$
0G
1J
1A
1:
#39
1!
1#
0D
0C
0B
0=
0<
0;
#40
0!
1D
1=
#41
1!
0#
0D
1C
0=
1<
#42
1#
1D
1=
#43
0!
0D
0C
1B
0=
0<
1;
#44
1D
1=
#45
1!
0#
0D
1C
0=
1<
#46
1#
1D
1=
#47
