Analysis & Synthesis report for Datapath
Sun Apr 30 12:12:02 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "ALU:alu3"
 10. Port Connectivity Checks: "ALU:alu2"
 11. Port Connectivity Checks: "ALU:alu1"
 12. Port Connectivity Checks: "register_1bit:zflag"
 13. Port Connectivity Checks: "register_1bit:cflag"
 14. Port Connectivity Checks: "Mux_4to1_16bit:muxAluB"
 15. Port Connectivity Checks: "Mux_4to1_16bit:muxpc"
 16. Port Connectivity Checks: "Mux_4to1_16bit:muxAluA"
 17. Port Connectivity Checks: "RegisterFile:RF"
 18. Port Connectivity Checks: "DataMemory:DMem"
 19. Port Connectivity Checks: "PipelineRegister:MEMWB"
 20. Port Connectivity Checks: "PipelineRegister:EXMEM"
 21. Port Connectivity Checks: "PipelineRegister:RREX"
 22. Port Connectivity Checks: "PipelineRegister:IDRR"
 23. Port Connectivity Checks: "PipelineRegister:IFID"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 30 12:12:02 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Datapath                                    ;
; Top-level Entity Name              ; Datapath                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; Datapath           ; Datapath           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                             ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                      ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------+---------+
; signExtender.vhd                 ; yes             ; User VHDL File  ; /home/kartik/RISC_Pipelined/signExtender.vhd      ;         ;
; RegisterFile.vhd                 ; yes             ; User VHDL File  ; /home/kartik/RISC_Pipelined/RegisterFile.vhd      ;         ;
; register_1bit.vhd                ; yes             ; User VHDL File  ; /home/kartik/RISC_Pipelined/register_1bit.vhd     ;         ;
; PipelineRegister.vhd             ; yes             ; User VHDL File  ; /home/kartik/RISC_Pipelined/PipelineRegister.vhd  ;         ;
; Mux_4to1_16bit.vhd               ; yes             ; User VHDL File  ; /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd    ;         ;
; InstructionMemory.vhd            ; yes             ; User VHDL File  ; /home/kartik/RISC_Pipelined/InstructionMemory.vhd ;         ;
; Datapath.vhd                     ; yes             ; User VHDL File  ; /home/kartik/RISC_Pipelined/Datapath.vhd          ;         ;
; DataMemory.vhd                   ; yes             ; User VHDL File  ; /home/kartik/RISC_Pipelined/DataMemory.vhd        ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; /home/kartik/RISC_Pipelined/ALU.vhd               ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |Datapath                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 1    ; 0            ; 0          ; |Datapath           ; Datapath    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu3"                                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; control_sel ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_flag      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z_flag      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_flag      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu2"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; e_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu1"                                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; b[15..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; control_sel ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_flag      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z_flag      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e_flag      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_1bit:zflag"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_1bit:cflag"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Mux_4to1_16bit:muxAluB" ;
+----------+-------+----------+----------------------+
; Port     ; Type  ; Severity ; Details              ;
+----------+-------+----------+----------------------+
; c[15..1] ; Input ; Info     ; Stuck at GND         ;
; c[0]     ; Input ; Info     ; Stuck at VCC         ;
; d        ; Input ; Info     ; Stuck at GND         ;
+----------+-------+----------+----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Mux_4to1_16bit:muxpc" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; con_sel ; Input ; Info     ; Stuck at GND        ;
; d       ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Mux_4to1_16bit:muxAluA" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; d    ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; pc_we ; Input ; Info     ; Stuck at VCC     ;
+-------+-------+----------+------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:DMem"                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out_memory ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PipelineRegister:MEMWB"                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[68..48] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out[84..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[2..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PipelineRegister:EXMEM"                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[68..48]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out[68..48] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PipelineRegister:RREX"                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[100..85]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_in[68..48]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out[100..85] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[68..48]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PipelineRegister:IDRR"                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[100..85]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_in[68..16]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out[100..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[5..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PipelineRegister:IFID"                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[100..85]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_in[68..16]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out[100..85] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[68..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 1                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Apr 30 12:11:53 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file signExtender.vhd
    Info (12022): Found design unit 1: SignExtender-arch_SignExtender File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 10
    Info (12023): Found entity 1: SignExtender File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file RegisterFile.vhd
    Info (12022): Found design unit 1: RegisterFile-RegisterFile_arch File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 18
    Info (12023): Found entity 1: RegisterFile File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_16bit.vhd
    Info (12022): Found design unit 1: register_16bit-arch_register_16bit File: /home/kartik/RISC_Pipelined/register_16bit.vhd Line: 14
    Info (12023): Found entity 1: register_16bit File: /home/kartik/RISC_Pipelined/register_16bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_1bit.vhd
    Info (12022): Found design unit 1: register_1bit-arch_register_1bit File: /home/kartik/RISC_Pipelined/register_1bit.vhd Line: 16
    Info (12023): Found entity 1: register_1bit File: /home/kartik/RISC_Pipelined/register_1bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file PipelineRegister.vhd
    Info (12022): Found design unit 1: PipelineRegister-arch_PipelineRegister File: /home/kartik/RISC_Pipelined/PipelineRegister.vhd Line: 13
    Info (12023): Found entity 1: PipelineRegister File: /home/kartik/RISC_Pipelined/PipelineRegister.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Mux_4to1_16bit.vhd
    Info (12022): Found design unit 1: Mux_4to1_16bit-arch_Mux_4to1_16bit File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 14
    Info (12023): Found entity 1: Mux_4to1_16bit File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file InstructionMemory.vhd
    Info (12022): Found design unit 1: InstructionMemory-InstructionMemory_arch File: /home/kartik/RISC_Pipelined/InstructionMemory.vhd Line: 14
    Info (12023): Found entity 1: InstructionMemory File: /home/kartik/RISC_Pipelined/InstructionMemory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Datapath.vhd
    Info (12022): Found design unit 1: Datapath-arch_Datapath File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 10
    Info (12023): Found entity 1: Datapath File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file DataMemory.vhd
    Info (12022): Found design unit 1: DataMemory-DataMemory_arch File: /home/kartik/RISC_Pipelined/DataMemory.vhd Line: 16
    Info (12023): Found entity 1: DataMemory File: /home/kartik/RISC_Pipelined/DataMemory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ALU.vhd
    Info (12022): Found design unit 1: ALU-ALU_arch File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 17
    Info (12023): Found entity 1: ALU File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: testbench_tb-test_arch File: /home/kartik/RISC_Pipelined/testbench.vhd Line: 9
    Info (12023): Found entity 1: testbench_tb File: /home/kartik/RISC_Pipelined/testbench.vhd Line: 6
Info (12127): Elaborating entity "Datapath" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(88): used implicit default value for signal "DataAdd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 88
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(88): used implicit default value for signal "DataIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhd(88): object "DataOut" assigned a value but never read File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhd(91): object "Cflagout" assigned a value but never read File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 91
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal "C_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhd(91): object "Zflagout" assigned a value but never read File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 91
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal "Z_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 91
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal "DMem_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 91
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal "RF_WE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 91
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(92): used implicit default value for signal "muxAluA_con" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 92
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(92): used implicit default value for signal "muxAluB_con" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 92
Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(92): used implicit default value for signal "alu2con" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 92
Warning (10492): VHDL Process Statement warning at Datapath.vhd(129): signal "IFID_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 129
Warning (10492): VHDL Process Statement warning at Datapath.vhd(130): signal "IFID_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 130
Warning (10492): VHDL Process Statement warning at Datapath.vhd(133): signal "IDRR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 133
Warning (10492): VHDL Process Statement warning at Datapath.vhd(134): signal "IDRR_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 134
Warning (10492): VHDL Process Statement warning at Datapath.vhd(137): signal "IDRR_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 137
Warning (10492): VHDL Process Statement warning at Datapath.vhd(138): signal "IDRR_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 138
Warning (10492): VHDL Process Statement warning at Datapath.vhd(139): signal "RF_D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 139
Warning (10492): VHDL Process Statement warning at Datapath.vhd(140): signal "RF_D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 140
Warning (10492): VHDL Process Statement warning at Datapath.vhd(143): signal "RREX_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 143
Warning (10492): VHDL Process Statement warning at Datapath.vhd(144): signal "RREX_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 144
Warning (10492): VHDL Process Statement warning at Datapath.vhd(145): signal "RREX_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 145
Warning (10492): VHDL Process Statement warning at Datapath.vhd(146): signal "RREX_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 146
Warning (10492): VHDL Process Statement warning at Datapath.vhd(147): signal "alu2out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 147
Warning (10492): VHDL Process Statement warning at Datapath.vhd(153): signal "EXMEM_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 153
Warning (10492): VHDL Process Statement warning at Datapath.vhd(154): signal "EXMEM_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 154
Warning (10492): VHDL Process Statement warning at Datapath.vhd(155): signal "EXMEM_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 155
Warning (10492): VHDL Process Statement warning at Datapath.vhd(156): signal "EXMEM_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 156
Warning (10492): VHDL Process Statement warning at Datapath.vhd(157): signal "EXMEM_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 157
Warning (10492): VHDL Process Statement warning at Datapath.vhd(159): signal "MEMWB_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 159
Warning (10492): VHDL Process Statement warning at Datapath.vhd(160): signal "MEMWB_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 160
Warning (10873): Using initial value X (don't care) for net "IFID_in[100..85]" at Datapath.vhd(90) File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 90
Warning (10873): Using initial value X (don't care) for net "IFID_in[68..16]" at Datapath.vhd(90) File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 90
Warning (10873): Using initial value X (don't care) for net "IDRR_in[100..85]" at Datapath.vhd(90) File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 90
Warning (10873): Using initial value X (don't care) for net "IDRR_in[68..16]" at Datapath.vhd(90) File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 90
Warning (10873): Using initial value X (don't care) for net "RREX_in[100..85]" at Datapath.vhd(90) File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 90
Warning (10873): Using initial value X (don't care) for net "RREX_in[68..48]" at Datapath.vhd(90) File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 90
Warning (10873): Using initial value X (don't care) for net "EXMEM_in[68..48]" at Datapath.vhd(90) File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 90
Warning (10873): Using initial value X (don't care) for net "MEMWB_in[68..48]" at Datapath.vhd(90) File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 90
Info (12128): Elaborating entity "PipelineRegister" for hierarchy "PipelineRegister:IFID" File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 94
Warning (10036): Verilog HDL or VHDL warning at PipelineRegister.vhd(14): object "data" assigned a value but never read File: /home/kartik/RISC_Pipelined/PipelineRegister.vhd Line: 14
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:IMem" File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 103
Warning (10492): VHDL Process Statement warning at InstructionMemory.vhd(20): signal "Instructions" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/InstructionMemory.vhd Line: 20
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:DMem" File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 104
Warning (10492): VHDL Process Statement warning at DataMemory.vhd(22): signal "Memory_write_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/DataMemory.vhd Line: 22
Warning (10492): VHDL Process Statement warning at DataMemory.vhd(23): signal "data_in_memory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/DataMemory.vhd Line: 23
Warning (10492): VHDL Process Statement warning at DataMemory.vhd(24): signal "Memory_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/DataMemory.vhd Line: 24
Warning (10492): VHDL Process Statement warning at DataMemory.vhd(25): signal "Memory_write_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/DataMemory.vhd Line: 25
Warning (10492): VHDL Process Statement warning at DataMemory.vhd(26): signal "Memory_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/DataMemory.vhd Line: 26
Warning (10631): VHDL Process Statement warning at DataMemory.vhd(20): inferring latch(es) for signal or variable "data_out_memory", which holds its previous value in one or more paths through the process File: /home/kartik/RISC_Pipelined/DataMemory.vhd Line: 20
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RF" File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 105
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(50): signal "regzero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 50
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(52): signal "RF_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 52
Warning (10631): VHDL Process Statement warning at RegisterFile.vhd(47): inferring latch(es) for signal or variable "data_out1", which holds its previous value in one or more paths through the process File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Warning (10492): VHDL Process Statement warning at RegisterFile.vhd(59): signal "regzero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 59
Warning (10631): VHDL Process Statement warning at RegisterFile.vhd(56): inferring latch(es) for signal or variable "data_out2", which holds its previous value in one or more paths through the process File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[0]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[1]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[2]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[3]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[4]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[5]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[6]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[7]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[8]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[9]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[10]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[11]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[12]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[13]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[14]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out2[15]" at RegisterFile.vhd(56) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 56
Info (10041): Inferred latch for "data_out1[0]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[1]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[2]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[3]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[4]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[5]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[6]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[7]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[8]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[9]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[10]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[11]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[12]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[13]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[14]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (10041): Inferred latch for "data_out1[15]" at RegisterFile.vhd(47) File: /home/kartik/RISC_Pipelined/RegisterFile.vhd Line: 47
Info (12128): Elaborating entity "Mux_4to1_16bit" for hierarchy "Mux_4to1_16bit:muxAluA" File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 106
Warning (10631): VHDL Process Statement warning at Mux_4to1_16bit.vhd(16): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[0]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[1]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[2]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[3]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[4]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[5]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[6]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[7]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[8]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[9]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[10]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[11]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[12]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[13]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[14]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (10041): Inferred latch for "output[15]" at Mux_4to1_16bit.vhd(16) File: /home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd Line: 16
Info (12128): Elaborating entity "register_1bit" for hierarchy "register_1bit:cflag" File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 109
Warning (10492): VHDL Process Statement warning at register_1bit.vhd(21): signal "reg_WE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/register_1bit.vhd Line: 21
Warning (10492): VHDL Process Statement warning at register_1bit.vhd(24): signal "reg_WE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/register_1bit.vhd Line: 24
Warning (10492): VHDL Process Statement warning at register_1bit.vhd(25): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/register_1bit.vhd Line: 25
Warning (10631): VHDL Process Statement warning at register_1bit.vhd(19): inferring latch(es) for signal or variable "data", which holds its previous value in one or more paths through the process File: /home/kartik/RISC_Pipelined/register_1bit.vhd Line: 19
Warning (10631): VHDL Process Statement warning at register_1bit.vhd(19): inferring latch(es) for signal or variable "data_out", which holds its previous value in one or more paths through the process File: /home/kartik/RISC_Pipelined/register_1bit.vhd Line: 19
Info (10041): Inferred latch for "data" at register_1bit.vhd(19) File: /home/kartik/RISC_Pipelined/register_1bit.vhd Line: 19
Info (12128): Elaborating entity "SignExtender" for hierarchy "SignExtender:se" File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 112
Warning (10492): VHDL Process Statement warning at signExtender.vhd(21): signal "OpCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 21
Warning (10492): VHDL Process Statement warning at signExtender.vhd(22): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 22
Warning (10492): VHDL Process Statement warning at signExtender.vhd(24): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 24
Warning (10492): VHDL Process Statement warning at signExtender.vhd(26): signal "OpCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 26
Warning (10492): VHDL Process Statement warning at signExtender.vhd(27): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 27
Warning (10492): VHDL Process Statement warning at signExtender.vhd(29): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 29
Warning (10492): VHDL Process Statement warning at signExtender.vhd(31): signal "OpCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 31
Warning (10492): VHDL Process Statement warning at signExtender.vhd(32): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 32
Warning (10631): VHDL Process Statement warning at signExtender.vhd(17): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[0]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[1]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[2]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[3]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[4]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[5]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[6]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[7]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[8]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[9]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[10]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[11]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[12]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[13]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[14]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (10041): Inferred latch for "output[15]" at signExtender.vhd(17) File: /home/kartik/RISC_Pipelined/signExtender.vhd Line: 17
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu1" File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 113
Warning (10492): VHDL Process Statement warning at ALU.vhd(82): signal "control_sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 82
Warning (10492): VHDL Process Statement warning at ALU.vhd(114): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 114
Warning (10492): VHDL Process Statement warning at ALU.vhd(115): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 115
Warning (10492): VHDL Process Statement warning at ALU.vhd(116): signal "E" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 116
Warning (10631): VHDL Process Statement warning at ALU.vhd(76): inferring latch(es) for signal or variable "ALU_out", which holds its previous value in one or more paths through the process File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Warning (10631): VHDL Process Statement warning at ALU.vhd(76): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Warning (10631): VHDL Process Statement warning at ALU.vhd(76): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Warning (10631): VHDL Process Statement warning at ALU.vhd(76): inferring latch(es) for signal or variable "E", which holds its previous value in one or more paths through the process File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "E" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "Z" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "C" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[0]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[1]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[2]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[3]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[4]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[5]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[6]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[7]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[8]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[9]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[10]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[11]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[12]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[13]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[14]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (10041): Inferred latch for "ALU_out[15]" at ALU.vhd(76) File: /home/kartik/RISC_Pipelined/ALU.vhd Line: 76
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: /home/kartik/RISC_Pipelined/Datapath.vhd Line: 6
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 431 megabytes
    Info: Processing ended: Sun Apr 30 12:12:02 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


