module ring_counter(out, clk);
output reg [3:0] out = 4'b1000;
input clk;

always @(posedge clk)begin
    out [3:0] <= {out[0], out[3:1]}; 
end
endmodule

module stimulus;
reg CLK;
wire [3:0] OUT;

ring_counter c(OUT, CLK);

initial CLK = 0;
always #5 CLK = ~CLK;

initial
$monitor($time, " COUNT:%b", OUT);

initial
#100 $finish;

endmodule;
