# This contains the CL specific constraints for synthesis at the CL level

set_property KEEP_HIERARCHY TRUE [get_cells SH_DDR/gen_sync_rst[0].SYNC_RST]
set_property KEEP_HIERARCHY TRUE [get_cells SH_DDR/gen_sync_rst[1].SYNC_RST]
set_property KEEP_HIERARCHY TRUE [get_cells SH_DDR/gen_sync_rst[2].SYNC_RST]
set_property KEEP_HIERARCHY TRUE [get_cells SH_DDR/gen_sync_rst[0].SYNC_STAT_RST]
set_property KEEP_HIERARCHY TRUE [get_cells SH_DDR/gen_sync_rst[1].SYNC_STAT_RST]
set_property KEEP_HIERARCHY TRUE [get_cells SH_DDR/gen_sync_rst[2].SYNC_STAT_RST]
