

================================================================
== Vitis HLS Report for 'GIN_compute_one_graph'
================================================================
* Date:           Mon Apr 12 19:27:11 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_397_1                   |        6|        6|         3|          1|          1|      5|       yes|
        |- VITIS_LOOP_403_3                   |      301|      301|         3|          1|          1|    300|       yes|
        |- VITIS_LOOP_408_4_VITIS_LOOP_409_5  |    51902|    51902|         4|          1|          1|  51900|       yes|
        |- VITIS_LOOP_414_6_VITIS_LOOP_415_7  |    19502|    19502|         4|          1|          1|  19500|       yes|
        |- VITIS_LOOP_481_1                   |        ?|        ?|         ?|          -|          -|      5|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 21 22 23 }
  Pipeline-2 : II = 1, D = 4, States = { 31 32 33 34 }
  Pipeline-3 : II = 1, D = 4, States = { 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 35 32 
32 --> 33 
33 --> 34 
34 --> 31 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 46 43 
43 --> 44 
44 --> 45 
45 --> 42 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 61 
60 --> 59 
61 --> 62 
62 --> 63 
63 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%eps_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %eps_fixed" [GIN_compute.cpp:424]   --->   Operation 64 'read' 'eps_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%graph_pred_linear_bias_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %graph_pred_linear_bias_fixed" [GIN_compute.cpp:424]   --->   Operation 65 'read' 'graph_pred_linear_bias_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%graph_pred_linear_weight_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %graph_pred_linear_weight_fixed" [GIN_compute.cpp:424]   --->   Operation 66 'read' 'graph_pred_linear_weight_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%gnn_edge_embedding_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_edge_embedding_fixed" [GIN_compute.cpp:424]   --->   Operation 67 'read' 'gnn_edge_embedding_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%gnn_node_embedding_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_node_embedding_fixed" [GIN_compute.cpp:424]   --->   Operation 68 'read' 'gnn_node_embedding_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%gnn_node_mlp_2_bias_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_node_mlp_2_bias_fixed" [GIN_compute.cpp:424]   --->   Operation 69 'read' 'gnn_node_mlp_2_bias_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%gnn_node_mlp_2_weights_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_node_mlp_2_weights_fixed" [GIN_compute.cpp:424]   --->   Operation 70 'read' 'gnn_node_mlp_2_weights_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%gnn_node_mlp_1_bias_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_node_mlp_1_bias_fixed" [GIN_compute.cpp:424]   --->   Operation 71 'read' 'gnn_node_mlp_1_bias_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%gnn_node_mlp_1_weights_fixed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %gnn_node_mlp_1_weights_fixed" [GIN_compute.cpp:424]   --->   Operation 72 'read' 'gnn_node_mlp_1_weights_fixed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%task_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %task_r" [GIN_compute.cpp:424]   --->   Operation 73 'read' 'task_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%graph_attr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %graph_attr" [GIN_compute.cpp:424]   --->   Operation 74 'read' 'graph_attr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%edge_attr_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %edge_attr_in" [GIN_compute.cpp:424]   --->   Operation 75 'read' 'edge_attr_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%edge_list_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %edge_list_in" [GIN_compute.cpp:424]   --->   Operation 76 'read' 'edge_list_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%node_feature_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %node_feature_in" [GIN_compute.cpp:424]   --->   Operation 77 'read' 'node_feature_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %eps_fixed_read, i32 2, i32 63" [GIN_compute.cpp:397]   --->   Operation 78 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln397 = sext i62 %trunc_ln" [GIN_compute.cpp:397]   --->   Operation 79 'sext' 'sext_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln397" [GIN_compute.cpp:397]   --->   Operation 80 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 81 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 82 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 83 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 84 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 87 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_30, i32 0, i32 0, void @empty_32, i32 0, i32 100000, void @empty_37, void @empty_7, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %node_feature_in, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %node_feature_in, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_list_in, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_23, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_list_in, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_attr_in, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_3, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edge_attr_in, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_attr, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_46, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_attr, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %task_r, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_20, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %task_r, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_weights_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_29, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_weights_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_bias_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_45, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_1_bias_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_weights_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_41, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_weights_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_bias_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_40, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_mlp_2_bias_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_embedding_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_39, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_node_embedding_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_edge_embedding_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_44, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gnn_edge_embedding_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_weight_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_16, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_weight_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_bias_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_9, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %graph_pred_linear_bias_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %eps_fixed, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_27, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %eps_fixed, void @empty_36, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_33, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln435 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:435]   --->   Operation 119 'specmemcore' 'specmemcore_ln435' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln453 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:453]   --->   Operation 120 'specmemcore' 'specmemcore_ln453' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln454 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:454]   --->   Operation 121 'specmemcore' 'specmemcore_ln454' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln457 = specmemcore void @_ssdm_op_SpecMemCore, i32 %graph_embedding_V, i64 666, i64 22, i64 18446744073709551615" [GIN_compute.cpp:457]   --->   Operation 122 'specmemcore' 'specmemcore_ln457' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln458 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_V, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:458]   --->   Operation 123 'specmemcore' 'specmemcore_ln458' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln459 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:459]   --->   Operation 124 'specmemcore' 'specmemcore_ln459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln460 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_table_V, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:460]   --->   Operation 125 'specmemcore' 'specmemcore_ln460' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln461 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_table_V, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:461]   --->   Operation 126 'specmemcore' 'specmemcore_ln461' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln462 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message_V, i64 666, i64 24, i64 18446744073709551615" [GIN_compute.cpp:462]   --->   Operation 127 'specmemcore' 'specmemcore_ln462' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:397]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 129 [1/1] (0.38ns)   --->   "%br_ln397 = br void" [GIN_compute.cpp:397]   --->   Operation 129 'br' 'br_ln397' <Predicate = true> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.57>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln397, void %.split16, i3 0, void" [GIN_compute.cpp:397]   --->   Operation 130 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.57ns)   --->   "%add_ln397 = add i3 %i, i3 1" [GIN_compute.cpp:397]   --->   Operation 131 'add' 'add_ln397' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.49ns)   --->   "%icmp_ln397 = icmp_eq  i3 %i, i3 5" [GIN_compute.cpp:397]   --->   Operation 133 'icmp' 'icmp_ln397' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%empty_260 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 134 'speclooptripcount' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln397 = br i1 %icmp_ln397, void %.split16, void" [GIN_compute.cpp:397]   --->   Operation 135 'br' 'br_ln397' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 136 [1/1] (7.30ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [GIN_compute.cpp:398]   --->   Operation 136 'read' 'mem_addr_read' <Predicate = (!icmp_ln397)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i" [GIN_compute.cpp:397]   --->   Operation 137 'zext' 'i_cast' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln397 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [GIN_compute.cpp:397]   --->   Operation 138 'specloopname' 'specloopname_ln397' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%mlp_eps_V_addr = getelementptr i32 %mlp_eps_V, i64 0, i64 %i_cast" [GIN_compute.cpp:398]   --->   Operation 139 'getelementptr' 'mlp_eps_V_addr' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.69ns)   --->   "%store_ln398 = store i32 %mem_addr_read, i3 %mlp_eps_V_addr" [GIN_compute.cpp:398]   --->   Operation 140 'store' 'store_ln398' <Predicate = (!icmp_ln397)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 141 'br' 'br_ln0' <Predicate = (!icmp_ln397)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_linear_bias_fixed_read, i32 2, i32 63" [GIN_compute.cpp:402]   --->   Operation 142 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln402 = sext i62 %trunc_ln1" [GIN_compute.cpp:402]   --->   Operation 143 'sext' 'sext_ln402' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%mem_addr_6 = getelementptr i32 %mem, i64 %sext_ln402" [GIN_compute.cpp:402]   --->   Operation 144 'getelementptr' 'mem_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [7/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 145 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_linear_weight_fixed_read, i32 2, i32 63" [GIN_compute.cpp:403]   --->   Operation 146 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln403 = sext i62 %trunc_ln2" [GIN_compute.cpp:403]   --->   Operation 147 'sext' 'sext_ln403' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%mem_addr_7 = getelementptr i32 %mem, i64 %sext_ln403" [GIN_compute.cpp:403]   --->   Operation 148 'getelementptr' 'mem_addr_7' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 149 [6/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 149 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 150 [7/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 150 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 151 [5/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 151 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 152 [6/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 152 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 153 [4/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 153 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 154 [5/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 154 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 155 [3/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 155 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 156 [4/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 156 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 157 [2/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 157 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 158 [3/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 158 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 159 [1/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_6, i32 1" [GIN_compute.cpp:402]   --->   Operation 159 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 160 [2/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 160 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 161 [1/1] (7.30ns)   --->   "%mem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_6" [GIN_compute.cpp:402]   --->   Operation 161 'read' 'mem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 162 [1/7] (7.30ns)   --->   "%empty_261 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 300" [GIN_compute.cpp:403]   --->   Operation 162 'readreq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 0.69>
ST_20 : Operation 163 [1/1] (0.69ns)   --->   "%store_ln402 = store i32 %mem_addr_6_read, i32 0" [GIN_compute.cpp:402]   --->   Operation 163 'store' 'store_ln402' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_20 : Operation 164 [1/1] (0.38ns)   --->   "%br_ln403 = br void" [GIN_compute.cpp:403]   --->   Operation 164 'br' 'br_ln403' <Predicate = true> <Delay = 0.38>

State 21 <SV = 18> <Delay = 0.71>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%dim_in = phi i9 %add_ln403, void %.split14, i9 0, void" [GIN_compute.cpp:403]   --->   Operation 165 'phi' 'dim_in' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.71ns)   --->   "%add_ln403 = add i9 %dim_in, i9 1" [GIN_compute.cpp:403]   --->   Operation 166 'add' 'add_ln403' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 167 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.59ns)   --->   "%icmp_ln403 = icmp_eq  i9 %dim_in, i9 300" [GIN_compute.cpp:403]   --->   Operation 168 'icmp' 'icmp_ln403' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%empty_262 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 169 'speclooptripcount' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln403 = br i1 %icmp_ln403, void %.split14, void" [GIN_compute.cpp:403]   --->   Operation 170 'br' 'br_ln403' <Predicate = true> <Delay = 0.00>

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 171 [1/1] (7.30ns)   --->   "%mem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_7" [GIN_compute.cpp:404]   --->   Operation 171 'read' 'mem_addr_7_read' <Predicate = (!icmp_ln403)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 1.19>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%dim_in_cast = zext i9 %dim_in" [GIN_compute.cpp:403]   --->   Operation 172 'zext' 'dim_in_cast' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_addr = getelementptr i32 %graph_pred_weights_V, i64 0, i64 %dim_in_cast" [GIN_compute.cpp:404]   --->   Operation 173 'getelementptr' 'graph_pred_weights_V_addr' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln403 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [GIN_compute.cpp:403]   --->   Operation 174 'specloopname' 'specloopname_ln403' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (1.19ns)   --->   "%store_ln404 = store i32 %mem_addr_7_read, i9 %graph_pred_weights_V_addr" [GIN_compute.cpp:404]   --->   Operation 175 'store' 'store_ln404' <Predicate = (!icmp_ln403)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 176 'br' 'br_ln0' <Predicate = (!icmp_ln403)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gnn_node_embedding_fixed_read, i32 2, i32 63" [GIN_compute.cpp:408]   --->   Operation 177 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln408 = sext i62 %trunc_ln3" [GIN_compute.cpp:408]   --->   Operation 178 'sext' 'sext_ln408' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%mem_addr_8 = getelementptr i32 %mem, i64 %sext_ln408" [GIN_compute.cpp:408]   --->   Operation 179 'getelementptr' 'mem_addr_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [7/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 180 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 181 [6/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 181 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 182 [5/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 182 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 183 [4/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 183 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 184 [3/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 184 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 185 [2/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 185 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 186 [1/7] (7.30ns)   --->   "%empty_263 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_8, i32 51900" [GIN_compute.cpp:408]   --->   Operation 186 'readreq' 'empty_263' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 187 [1/1] (0.38ns)   --->   "%br_ln408 = br void" [GIN_compute.cpp:408]   --->   Operation 187 'br' 'br_ln408' <Predicate = true> <Delay = 0.38>

State 31 <SV = 26> <Delay = 2.00>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 0, void, i16 %add_ln408_1, void %.split12" [GIN_compute.cpp:408]   --->   Operation 188 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%i_3 = phi i8 0, void, i8 %select_ln408_1, void %.split12" [GIN_compute.cpp:408]   --->   Operation 189 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void, i9 %add_ln409, void %.split12" [GIN_compute.cpp:409]   --->   Operation 190 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.78ns)   --->   "%add_ln408_1 = add i16 %indvar_flatten, i16 1" [GIN_compute.cpp:408]   --->   Operation 191 'add' 'add_ln408_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 192 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.67ns)   --->   "%icmp_ln408 = icmp_eq  i16 %indvar_flatten, i16 51900" [GIN_compute.cpp:408]   --->   Operation 193 'icmp' 'icmp_ln408' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln408 = br i1 %icmp_ln408, void %.split12, void" [GIN_compute.cpp:408]   --->   Operation 194 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (0.70ns)   --->   "%add_ln408 = add i8 %i_3, i8 1" [GIN_compute.cpp:408]   --->   Operation 195 'add' 'add_ln408' <Predicate = (!icmp_ln408)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 196 [1/1] (0.59ns)   --->   "%icmp_ln409 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:409]   --->   Operation 196 'icmp' 'icmp_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 197 [1/1] (0.30ns)   --->   "%select_ln408 = select i1 %icmp_ln409, i9 0, i9 %dim" [GIN_compute.cpp:408]   --->   Operation 197 'select' 'select_ln408' <Predicate = (!icmp_ln408)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 198 [1/1] (0.30ns)   --->   "%select_ln408_1 = select i1 %icmp_ln409, i8 %add_ln408, i8 %i_3" [GIN_compute.cpp:408]   --->   Operation 198 'select' 'select_ln408_1' <Predicate = (!icmp_ln408)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%select_ln408_1_cast = zext i8 %select_ln408_1" [GIN_compute.cpp:408]   --->   Operation 199 'zext' 'select_ln408_1_cast' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_31 : Operation 200 [3/3] (0.99ns) (grouped into DSP with root node add_ln410)   --->   "%mul_ln410 = mul i16 %select_ln408_1_cast, i16 300" [GIN_compute.cpp:408]   --->   Operation 200 'mul' 'mul_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 201 [1/1] (0.71ns)   --->   "%add_ln409 = add i9 %select_ln408, i9 1" [GIN_compute.cpp:409]   --->   Operation 201 'add' 'add_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 0.99>
ST_32 : Operation 202 [2/3] (0.99ns) (grouped into DSP with root node add_ln410)   --->   "%mul_ln410 = mul i16 %select_ln408_1_cast, i16 300" [GIN_compute.cpp:408]   --->   Operation 202 'mul' 'mul_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 28> <Delay = 7.30>
ST_33 : Operation 203 [1/3] (0.00ns) (grouped into DSP with root node add_ln410)   --->   "%mul_ln410 = mul i16 %select_ln408_1_cast, i16 300" [GIN_compute.cpp:408]   --->   Operation 203 'mul' 'mul_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i9 %select_ln408" [GIN_compute.cpp:410]   --->   Operation 204 'zext' 'zext_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_33 : Operation 205 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln410 = add i16 %mul_ln410, i16 %zext_ln410" [GIN_compute.cpp:410]   --->   Operation 205 'add' 'add_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 206 [1/1] (7.30ns)   --->   "%mem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_8" [GIN_compute.cpp:410]   --->   Operation 206 'read' 'mem_addr_8_read' <Predicate = (!icmp_ln408)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 29> <Delay = 2.68>
ST_34 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_408_4_VITIS_LOOP_409_5_str"   --->   Operation 207 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 208 [1/1] (0.00ns)   --->   "%empty_264 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 51900, i64 51900, i64 51900"   --->   Operation 208 'speclooptripcount' 'empty_264' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 209 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 209 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 210 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln410 = add i16 %mul_ln410, i16 %zext_ln410" [GIN_compute.cpp:410]   --->   Operation 210 'add' 'add_ln410' <Predicate = (!icmp_ln408)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln410_1 = zext i16 %add_ln410" [GIN_compute.cpp:410]   --->   Operation 211 'zext' 'zext_ln410_1' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 212 [1/1] (0.00ns)   --->   "%node_embedding_table_V_addr = getelementptr i32 %node_embedding_table_V, i64 0, i64 %zext_ln410_1" [GIN_compute.cpp:410]   --->   Operation 212 'getelementptr' 'node_embedding_table_V_addr' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [GIN_compute.cpp:409]   --->   Operation 213 'specloopname' 'specloopname_ln409' <Predicate = (!icmp_ln408)> <Delay = 0.00>
ST_34 : Operation 214 [1/1] (2.03ns)   --->   "%store_ln410 = store i32 %mem_addr_8_read, i16 %node_embedding_table_V_addr" [GIN_compute.cpp:410]   --->   Operation 214 'store' 'store_ln410' <Predicate = (!icmp_ln408)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 51900> <RAM>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 215 'br' 'br_ln0' <Predicate = (!icmp_ln408)> <Delay = 0.00>

State 35 <SV = 27> <Delay = 7.30>
ST_35 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gnn_edge_embedding_fixed_read, i32 2, i32 63" [GIN_compute.cpp:414]   --->   Operation 216 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i62 %trunc_ln4" [GIN_compute.cpp:414]   --->   Operation 217 'sext' 'sext_ln414' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.00ns)   --->   "%mem_addr_9 = getelementptr i32 %mem, i64 %sext_ln414" [GIN_compute.cpp:414]   --->   Operation 218 'getelementptr' 'mem_addr_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 219 [7/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 219 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 28> <Delay = 7.30>
ST_36 : Operation 220 [6/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 220 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 29> <Delay = 7.30>
ST_37 : Operation 221 [5/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 221 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 30> <Delay = 7.30>
ST_38 : Operation 222 [4/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 222 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 31> <Delay = 7.30>
ST_39 : Operation 223 [3/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 223 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 32> <Delay = 7.30>
ST_40 : Operation 224 [2/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 224 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 33> <Delay = 7.30>
ST_41 : Operation 225 [1/7] (7.30ns)   --->   "%empty_265 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_9, i32 19500" [GIN_compute.cpp:414]   --->   Operation 225 'readreq' 'empty_265' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 226 [1/1] (0.38ns)   --->   "%br_ln414 = br void" [GIN_compute.cpp:414]   --->   Operation 226 'br' 'br_ln414' <Predicate = true> <Delay = 0.38>

State 42 <SV = 34> <Delay = 2.00>
ST_42 : Operation 227 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i15 0, void, i15 %add_ln414_1, void %.split8" [GIN_compute.cpp:414]   --->   Operation 227 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 228 [1/1] (0.00ns)   --->   "%i_4 = phi i7 0, void, i7 %select_ln414_1, void %.split8" [GIN_compute.cpp:414]   --->   Operation 228 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%dim_1 = phi i9 0, void, i9 %add_ln415, void %.split8" [GIN_compute.cpp:415]   --->   Operation 229 'phi' 'dim_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (0.77ns)   --->   "%add_ln414_1 = add i15 %indvar_flatten7, i15 1" [GIN_compute.cpp:414]   --->   Operation 230 'add' 'add_ln414_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 231 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 231 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 232 [1/1] (0.66ns)   --->   "%icmp_ln414 = icmp_eq  i15 %indvar_flatten7, i15 19500" [GIN_compute.cpp:414]   --->   Operation 232 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln414 = br i1 %icmp_ln414, void %.split8, void %_Z17load_misc_weightsP8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_S3_.exit" [GIN_compute.cpp:414]   --->   Operation 233 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 234 [1/1] (0.70ns)   --->   "%add_ln414 = add i7 %i_4, i7 1" [GIN_compute.cpp:414]   --->   Operation 234 'add' 'add_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 235 [1/1] (0.59ns)   --->   "%icmp_ln415 = icmp_eq  i9 %dim_1, i9 300" [GIN_compute.cpp:415]   --->   Operation 235 'icmp' 'icmp_ln415' <Predicate = (!icmp_ln414)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 236 [1/1] (0.30ns)   --->   "%select_ln414 = select i1 %icmp_ln415, i9 0, i9 %dim_1" [GIN_compute.cpp:414]   --->   Operation 236 'select' 'select_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 237 [1/1] (0.30ns)   --->   "%select_ln414_1 = select i1 %icmp_ln415, i7 %add_ln414, i7 %i_4" [GIN_compute.cpp:414]   --->   Operation 237 'select' 'select_ln414_1' <Predicate = (!icmp_ln414)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%select_ln414_1_cast = zext i7 %select_ln414_1" [GIN_compute.cpp:414]   --->   Operation 238 'zext' 'select_ln414_1_cast' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_42 : Operation 239 [3/3] (0.99ns) (grouped into DSP with root node add_ln416)   --->   "%mul_ln416 = mul i15 %select_ln414_1_cast, i15 300" [GIN_compute.cpp:414]   --->   Operation 239 'mul' 'mul_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 240 [1/1] (0.71ns)   --->   "%add_ln415 = add i9 %select_ln414, i9 1" [GIN_compute.cpp:415]   --->   Operation 240 'add' 'add_ln415' <Predicate = (!icmp_ln414)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 35> <Delay = 0.99>
ST_43 : Operation 241 [2/3] (0.99ns) (grouped into DSP with root node add_ln416)   --->   "%mul_ln416 = mul i15 %select_ln414_1_cast, i15 300" [GIN_compute.cpp:414]   --->   Operation 241 'mul' 'mul_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 36> <Delay = 7.30>
ST_44 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node add_ln416)   --->   "%mul_ln416 = mul i15 %select_ln414_1_cast, i15 300" [GIN_compute.cpp:414]   --->   Operation 242 'mul' 'mul_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i9 %select_ln414" [GIN_compute.cpp:416]   --->   Operation 243 'zext' 'zext_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_44 : Operation 244 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln416 = add i15 %mul_ln416, i15 %zext_ln416" [GIN_compute.cpp:416]   --->   Operation 244 'add' 'add_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 245 [1/1] (7.30ns)   --->   "%mem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_9" [GIN_compute.cpp:416]   --->   Operation 245 'read' 'mem_addr_9_read' <Predicate = (!icmp_ln414)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 37> <Delay = 2.51>
ST_45 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_414_6_VITIS_LOOP_415_7_str"   --->   Operation 246 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "%empty_266 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19500, i64 19500, i64 19500"   --->   Operation 247 'speclooptripcount' 'empty_266' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 248 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 248 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 249 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln416 = add i15 %mul_ln416, i15 %zext_ln416" [GIN_compute.cpp:416]   --->   Operation 249 'add' 'add_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln416_1 = zext i15 %add_ln416" [GIN_compute.cpp:416]   --->   Operation 250 'zext' 'zext_ln416_1' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 251 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_addr = getelementptr i32 %edge_embedding_table_V, i64 0, i64 %zext_ln416_1" [GIN_compute.cpp:416]   --->   Operation 251 'getelementptr' 'edge_embedding_table_V_addr' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln415 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [GIN_compute.cpp:415]   --->   Operation 252 'specloopname' 'specloopname_ln415' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_45 : Operation 253 [1/1] (1.86ns)   --->   "%store_ln416 = store i32 %mem_addr_9_read, i15 %edge_embedding_table_V_addr" [GIN_compute.cpp:416]   --->   Operation 253 'store' 'store_ln416' <Predicate = (!icmp_ln414)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19500> <RAM>
ST_45 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 254 'br' 'br_ln0' <Predicate = (!icmp_ln414)> <Delay = 0.00>

State 46 <SV = 35> <Delay = 7.30>
ST_46 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_attr_read, i32 2, i32 63" [GIN_compute.cpp:469]   --->   Operation 255 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln469 = sext i62 %trunc_ln5" [GIN_compute.cpp:469]   --->   Operation 256 'sext' 'sext_ln469' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 257 [1/1] (0.00ns)   --->   "%mem_addr_10 = getelementptr i32 %mem, i64 %sext_ln469" [GIN_compute.cpp:469]   --->   Operation 257 'getelementptr' 'mem_addr_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 258 [7/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 258 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 36> <Delay = 7.30>
ST_47 : Operation 259 [6/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 259 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 37> <Delay = 7.30>
ST_48 : Operation 260 [5/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 260 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 38> <Delay = 7.30>
ST_49 : Operation 261 [4/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 261 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 39> <Delay = 7.30>
ST_50 : Operation 262 [3/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 262 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 40> <Delay = 7.30>
ST_51 : Operation 263 [2/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 263 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 41> <Delay = 7.30>
ST_52 : Operation 264 [1/7] (7.30ns)   --->   "%empty_267 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_10, i32 2" [GIN_compute.cpp:469]   --->   Operation 264 'readreq' 'empty_267' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 42> <Delay = 7.30>
ST_53 : Operation 265 [1/1] (7.30ns)   --->   "%num_of_nodes = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_10" [GIN_compute.cpp:469]   --->   Operation 265 'read' 'num_of_nodes' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 43> <Delay = 7.30>
ST_54 : Operation 266 [1/1] (7.30ns)   --->   "%num_of_edges = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_10" [GIN_compute.cpp:469]   --->   Operation 266 'read' 'num_of_edges' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 44> <Delay = 7.30>
ST_55 : Operation 267 [2/2] (7.30ns)   --->   "%call_ln473 = call void @load_graph, i32 %mem, i64 %node_feature_in_read, i64 %edge_list_in_read, i64 %edge_attr_in_read, i32 %num_of_nodes, i32 %num_of_edges, i32 %node_feature, i32 %edge_attr, i32 %edge_list" [GIN_compute.cpp:473]   --->   Operation 267 'call' 'call_ln473' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 45> <Delay = 0.00>
ST_56 : Operation 268 [1/2] (0.00ns)   --->   "%call_ln473 = call void @load_graph, i32 %mem, i64 %node_feature_in_read, i64 %edge_list_in_read, i64 %edge_attr_in_read, i32 %num_of_nodes, i32 %num_of_edges, i32 %node_feature, i32 %edge_attr, i32 %edge_list" [GIN_compute.cpp:473]   --->   Operation 268 'call' 'call_ln473' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 46> <Delay = 0.00>
ST_57 : Operation 269 [2/2] (0.00ns)   --->   "%call_ln478 = call void @compute_node_embedding, i32 %num_of_nodes, i32 %node_embedding_V, i5 %nd_feature_table_1, i32 %node_embedding_table_V, i32 %node_feature" [GIN_compute.cpp:478]   --->   Operation 269 'call' 'call_ln478' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 47> <Delay = 0.38>
ST_58 : Operation 270 [1/2] (0.00ns)   --->   "%call_ln478 = call void @compute_node_embedding, i32 %num_of_nodes, i32 %node_embedding_V, i5 %nd_feature_table_1, i32 %node_embedding_table_V, i32 %node_feature" [GIN_compute.cpp:478]   --->   Operation 270 'call' 'call_ln478' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 271 [1/1] (0.38ns)   --->   "%br_ln481 = br void" [GIN_compute.cpp:481]   --->   Operation 271 'br' 'br_ln481' <Predicate = true> <Delay = 0.38>

State 59 <SV = 48> <Delay = 3.72>
ST_59 : Operation 272 [1/1] (0.00ns)   --->   "%layer = phi i3 0, void %_Z17load_misc_weightsP8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_S3_.exit, i3 %layer_1, void %.split"   --->   Operation 272 'phi' 'layer' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 273 [1/1] (0.57ns)   --->   "%layer_1 = add i3 %layer, i3 1" [GIN_compute.cpp:481]   --->   Operation 273 'add' 'layer_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 274 [1/1] (0.49ns)   --->   "%icmp_ln481 = icmp_eq  i3 %layer, i3 5" [GIN_compute.cpp:481]   --->   Operation 274 'icmp' 'icmp_ln481' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 275 [1/1] (0.00ns)   --->   "%empty_268 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 275 'speclooptripcount' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln481 = br i1 %icmp_ln481, void %.split, void" [GIN_compute.cpp:481]   --->   Operation 276 'br' 'br_ln481' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 277 [2/2] (3.22ns)   --->   "%call_ln482 = call void @compute_CONV_layer, i32 %mem, i32 %num_of_nodes, i32 %num_of_edges, i3 %layer, i64 %gnn_node_mlp_1_weights_fixed_read, i64 %gnn_node_mlp_1_bias_fixed_read, i64 %gnn_node_mlp_2_weights_fixed_read, i64 %gnn_node_mlp_2_bias_fixed_read, i32 %edge_embedding_V, i3 %ed_feature_table_1, i32 %edge_embedding_table_V, i32 %edge_attr, i32 %message_V, i32 %edge_list, i32 %node_embedding_V, i32 %mlp_1_bias_V, i32 %mlp_1_weights_V, i32 %mlp_2_bias_V, i32 %mlp_2_weights_V, i32 %mlp_eps_V" [GIN_compute.cpp:482]   --->   Operation 277 'call' 'call_ln482' <Predicate = (!icmp_ln481)> <Delay = 3.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 278 [2/2] (0.00ns)   --->   "%call_ln488 = call void @global_mean_pooling, i32 %num_of_nodes, i32 %node_embedding_V, i32 %graph_embedding_V" [GIN_compute.cpp:488]   --->   Operation 278 'call' 'call_ln488' <Predicate = (icmp_ln481)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 49> <Delay = 0.00>
ST_60 : Operation 279 [1/1] (0.00ns)   --->   "%specloopname_ln481 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [GIN_compute.cpp:481]   --->   Operation 279 'specloopname' 'specloopname_ln481' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 280 [1/2] (0.00ns)   --->   "%call_ln482 = call void @compute_CONV_layer, i32 %mem, i32 %num_of_nodes, i32 %num_of_edges, i3 %layer, i64 %gnn_node_mlp_1_weights_fixed_read, i64 %gnn_node_mlp_1_bias_fixed_read, i64 %gnn_node_mlp_2_weights_fixed_read, i64 %gnn_node_mlp_2_bias_fixed_read, i32 %edge_embedding_V, i3 %ed_feature_table_1, i32 %edge_embedding_table_V, i32 %edge_attr, i32 %message_V, i32 %edge_list, i32 %node_embedding_V, i32 %mlp_1_bias_V, i32 %mlp_1_weights_V, i32 %mlp_2_bias_V, i32 %mlp_2_weights_V, i32 %mlp_eps_V" [GIN_compute.cpp:482]   --->   Operation 280 'call' 'call_ln482' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 281 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 61 <SV = 49> <Delay = 0.00>
ST_61 : Operation 282 [1/2] (0.00ns)   --->   "%call_ln488 = call void @global_mean_pooling, i32 %num_of_nodes, i32 %node_embedding_V, i32 %graph_embedding_V" [GIN_compute.cpp:488]   --->   Operation 282 'call' 'call_ln488' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 50> <Delay = 0.00>
ST_62 : Operation 283 [2/2] (0.00ns)   --->   "%call_ln491 = call void @global_graph_prediction, i32 %mem, i64 %task_read, i32 %graph_embedding_V, i32 %graph_pred_weights_V, i32 %graph_pred_bias_V" [GIN_compute.cpp:491]   --->   Operation 283 'call' 'call_ln491' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 51> <Delay = 0.00>
ST_63 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln491 = call void @global_graph_prediction, i32 %mem, i64 %task_read, i32 %graph_embedding_V, i32 %graph_pred_weights_V, i32 %graph_pred_bias_V" [GIN_compute.cpp:491]   --->   Operation 284 'call' 'call_ln491' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 285 [1/1] (0.00ns)   --->   "%ret_ln500 = ret" [GIN_compute.cpp:500]   --->   Operation 285 'ret' 'ret_ln500' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'eps_fixed' (GIN_compute.cpp:424) [80]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:397) [106]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:397) [106]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:397) [106]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:397) [106]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:397) [106]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:397) [106]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:397) [106]  (7.3 ns)

 <State 9>: 0.572ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:397) with incoming values : ('add_ln397', GIN_compute.cpp:397) [109]  (0 ns)
	'add' operation ('add_ln397', GIN_compute.cpp:397) [110]  (0.572 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:398) [119]  (7.3 ns)

 <State 11>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('mlp_eps_V_addr', GIN_compute.cpp:398) [118]  (0 ns)
	'store' operation ('store_ln398', GIN_compute.cpp:398) of variable 'mem_addr_read', GIN_compute.cpp:398 on array 'mlp_eps_V' [120]  (0.699 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_6', GIN_compute.cpp:402) [125]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:402) [126]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:402) [126]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:402) [126]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:402) [126]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:402) [126]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:402) [126]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:402) [126]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:402) [127]  (7.3 ns)

 <State 20>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln402', GIN_compute.cpp:402) of variable 'mem_addr_6_read', GIN_compute.cpp:402 on array 'graph_pred_bias_V' [128]  (0.699 ns)

 <State 21>: 0.715ns
The critical path consists of the following:
	'phi' operation ('dim_in', GIN_compute.cpp:403) with incoming values : ('add_ln403', GIN_compute.cpp:403) [135]  (0 ns)
	'add' operation ('add_ln403', GIN_compute.cpp:403) [136]  (0.715 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:404) [145]  (7.3 ns)

 <State 23>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('graph_pred_weights_V_addr', GIN_compute.cpp:404) [143]  (0 ns)
	'store' operation ('store_ln404', GIN_compute.cpp:404) of variable 'mem_addr_7_read', GIN_compute.cpp:404 on array 'graph_pred_weights_V' [146]  (1.2 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_8', GIN_compute.cpp:408) [151]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:408) [152]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:408) [152]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:408) [152]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:408) [152]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:408) [152]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:408) [152]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:408) [152]  (7.3 ns)

 <State 31>: 2ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:408) with incoming values : ('select_ln408_1', GIN_compute.cpp:408) [156]  (0 ns)
	'add' operation ('add_ln408', GIN_compute.cpp:408) [163]  (0.705 ns)
	'select' operation ('select_ln408_1', GIN_compute.cpp:408) [168]  (0.303 ns)
	'mul' operation of DSP[173] ('mul_ln410', GIN_compute.cpp:408) [170]  (0.996 ns)

 <State 32>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[173] ('mul_ln410', GIN_compute.cpp:408) [170]  (0.996 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:410) [177]  (7.3 ns)

 <State 34>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[173] ('add_ln410', GIN_compute.cpp:410) [173]  (0.645 ns)
	'getelementptr' operation ('node_embedding_table_V_addr', GIN_compute.cpp:410) [175]  (0 ns)
	'store' operation ('store_ln410', GIN_compute.cpp:410) of variable 'mem_addr_8_read', GIN_compute.cpp:410 on array 'node_embedding_table_V' [178]  (2.04 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_9', GIN_compute.cpp:414) [184]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:414) [185]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:414) [185]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:414) [185]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:414) [185]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:414) [185]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:414) [185]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:414) [185]  (7.3 ns)

 <State 42>: 2.01ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:414) with incoming values : ('select_ln414_1', GIN_compute.cpp:414) [189]  (0 ns)
	'add' operation ('add_ln414', GIN_compute.cpp:414) [196]  (0.706 ns)
	'select' operation ('select_ln414_1', GIN_compute.cpp:414) [201]  (0.308 ns)
	'mul' operation of DSP[206] ('mul_ln416', GIN_compute.cpp:414) [203]  (0.996 ns)

 <State 43>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[206] ('mul_ln416', GIN_compute.cpp:414) [203]  (0.996 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:416) [210]  (7.3 ns)

 <State 45>: 2.51ns
The critical path consists of the following:
	'add' operation of DSP[206] ('add_ln416', GIN_compute.cpp:416) [206]  (0.645 ns)
	'getelementptr' operation ('edge_embedding_table_V_addr', GIN_compute.cpp:416) [208]  (0 ns)
	'store' operation ('store_ln416', GIN_compute.cpp:416) of variable 'mem_addr_9_read', GIN_compute.cpp:416 on array 'edge_embedding_table_V' [211]  (1.86 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_10', GIN_compute.cpp:469) [217]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:469) [218]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:469) [218]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:469) [218]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:469) [218]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:469) [218]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:469) [218]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:469) [218]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:469) [219]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:469) [220]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln473', GIN_compute.cpp:473) to 'load_graph' [221]  (7.3 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('layer') with incoming values : ('layer', GIN_compute.cpp:481) [225]  (0.387 ns)

 <State 59>: 3.73ns
The critical path consists of the following:
	'phi' operation ('layer') with incoming values : ('layer', GIN_compute.cpp:481) [225]  (0 ns)
	'call' operation ('call_ln482', GIN_compute.cpp:482) to 'compute_CONV_layer' [232]  (3.23 ns)
	blocking operation 0.5 ns on control path)

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
