#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar 18 00:33:37 2023
# Process ID: 8900
# Current directory: C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31708 C:\Users\SITHUM JEEVANTHA\Desktop\VIVADO\lab 3\lab 3.xpr
# Log file: C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/vivado.log
# Journal file: C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 878.445 ; gain = 141.930
update_compile_order -fileset sources_1
close [ open {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd} w ]
add_files {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd}}
update_compile_order -fileset sources_1
set_property top FA [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sat Mar 18 00:43:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Mar 18 00:43:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.254 ; gain = 103.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd:51]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.727 ; gain = 144.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.727 ; gain = 144.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.727 ; gain = 144.074
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1399.109 ; gain = 451.457
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1399.109 ; gain = 451.457
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.195 ; gain = 132.082
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1984.988 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1984.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 18 00:46:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse {{C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2021.492 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 740eea2ea0a04057b9b65435f0ac3cb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_behav xil_defaultlib.FA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.fa
Built simulation snapshot FA_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/SITHUM -notrace
couldn't read file "C:/Users/SITHUM": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 18 00:56:22 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2021.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FA_behav -key {Behavioral:sim_1:Functional:FA} -tclbatch {FA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source FA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2039.359 ; gain = 17.867
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Mar 18 00:59:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Mar 18 01:01:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.runs/impl_1/runme.log
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.516 ; gain = 25.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd:51]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2104.906 ; gain = 63.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2104.906 ; gain = 63.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2104.906 ; gain = 63.160
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Switches' is not supported in the xdc constraint file. [C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'LEDs' is not supported in the xdc constraint file. [C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'C'. [C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C'. [C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/SITHUM JEEVANTHA/Desktop/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2117.246 ; gain = 75.500
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
can't create directory "C:/Users/SITHUM": permission denied
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
can't create directory "C:/Users/SITHUM": permission denied
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
can't create directory "C:/Users/SITHUM": permission denied
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
can't create directory "C:/Users/SITHUM": permission denied
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
can't create directory "C:/Users/SITHUM": permission denied
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new
can't create directory "C:/Users/SITHUM": permission denied
file mkdir {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new}
close [ open {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TBz_HA.vhd} w ]
add_files -fileset sim_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TBz_HA.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TBz_HA.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TBz_HA.vhd}}
remove_files  -fileset sim_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TBz_HA.vhd}}
WARNING: [Vivado 12-818] No files matched 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TBz_HA.vhd'
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TB_HA.vhd} w ]
add_files -fileset sim_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TB_HA.vhd}}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 740eea2ea0a04057b9b65435f0ac3cb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_behav xil_defaultlib.FA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.fa
Built simulation snapshot FA_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FA_behav -key {Behavioral:sim_1:Functional:FA} -tclbatch {FA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source FA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2117.246 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TB_FA.vhd} w ]
add_files -fileset sim_1 {{C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TB_FA.vhd}}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 740eea2ea0a04057b9b65435f0ac3cb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_behav xil_defaultlib.FA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FA_behav -key {Behavioral:sim_1:Functional:FA} -tclbatch {FA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source FA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2117.246 ; gain = 0.000
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_FA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_FA_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.srcs/sim_1/new/TB_FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_FA
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SITHUM JEEVANTHA/Desktop/VIVADO/lab 3/lab 3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 740eea2ea0a04057b9b65435f0ac3cb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_FA_behav xil_defaultlib.TB_FA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fa
Built simulation snapshot TB_FA_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/SITHUM -notrace
couldn't read file "C:/Users/SITHUM": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 18 01:21:12 2023...
