$comment
	File created using the following command:
		vcd file DIV_CLK.msim.vcd -direction
$end
$date
	Wed Nov 24 22:01:50 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module div_clk_vhd_vec_tst $end
$var wire 1 ! IN_CLK $end
$var wire 1 " OUT_CLK $end

$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var wire 1 & devoe $end
$var wire 1 ' devclrn $end
$var wire 1 ( devpor $end
$var wire 1 ) ww_devoe $end
$var wire 1 * ww_devclrn $end
$var wire 1 + ww_devpor $end
$var wire 1 , ww_IN_CLK $end
$var wire 1 - ww_OUT_CLK $end
$var wire 1 . \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 / \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 0 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 1 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 3 \IN_CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 4 \IN_CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 5 \IN_CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 6 \IN_CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 7 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 8 \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 9 \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 : \OUT_CLK~output_o\ $end
$var wire 1 ; \IN_CLK~input_o\ $end
$var wire 1 < \IN_CLK~inputclkctrl_outclk\ $end
$var wire 1 = \Y[1]~1_combout\ $end
$var wire 1 > \Y~2_combout\ $end
$var wire 1 ? \Y~0_combout\ $end
$var wire 1 @ \X~0_combout\ $end
$var wire 1 A \X~q\ $end
$var wire 1 B Y [2] $end
$var wire 1 C Y [1] $end
$var wire 1 D Y [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
x%
1&
1'
1(
1)
1*
1+
0,
0-
07
z8
z9
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
13
14
15
06
0.
0/
00
01
02
$end
#20000
1!
1,
1;
16
1<
1D
1=
0?
#40000
0!
0,
0;
06
0<
#60000
1!
1,
1;
16
1<
1C
0D
1?
#80000
0!
0,
0;
06
0<
#100000
1!
1,
1;
16
1<
1D
0=
1>
0?
#120000
0!
0,
0;
06
0<
#140000
1!
1,
1;
16
1<
0C
1B
0D
0>
1@
#160000
0!
0,
0;
06
0<
#180000
1!
1,
1;
16
1<
0B
1A
1:
1?
1-
1"
#200000
0!
0,
0;
06
0<
#220000
1!
1,
1;
16
1<
1D
1=
0?
#240000
0!
0,
0;
06
0<
#260000
1!
1,
1;
16
1<
1C
0D
1?
#280000
0!
0,
0;
06
0<
#300000
1!
1,
1;
16
1<
1D
0=
1>
0?
#320000
0!
0,
0;
06
0<
#340000
1!
1,
1;
16
1<
0C
1B
0D
0>
0@
#360000
0!
0,
0;
06
0<
#380000
1!
1,
1;
16
1<
0B
0A
0:
1?
0-
0"
#400000
0!
0,
0;
06
0<
#420000
1!
1,
1;
16
1<
1D
1=
0?
#440000
0!
0,
0;
06
0<
#460000
1!
1,
1;
16
1<
1C
0D
1?
#480000
0!
0,
0;
06
0<
#500000
1!
1,
1;
16
1<
1D
0=
1>
0?
#520000
0!
0,
0;
06
0<
#540000
1!
1,
1;
16
1<
0C
1B
0D
0>
1@
#560000
0!
0,
0;
06
0<
#580000
1!
1,
1;
16
1<
0B
1A
1:
1?
1-
1"
#600000
0!
0,
0;
06
0<
#620000
1!
1,
1;
16
1<
1D
1=
0?
#640000
0!
0,
0;
06
0<
#660000
1!
1,
1;
16
1<
1C
0D
1?
#680000
0!
0,
0;
06
0<
#700000
1!
1,
1;
16
1<
1D
0=
1>
0?
#720000
0!
0,
0;
06
0<
#740000
1!
1,
1;
16
1<
0C
1B
0D
0>
0@
#760000
0!
0,
0;
06
0<
#780000
1!
1,
1;
16
1<
0B
0A
0:
1?
0-
0"
#800000
0!
0,
0;
06
0<
#820000
1!
1,
1;
16
1<
1D
1=
0?
#840000
0!
0,
0;
06
0<
#860000
1!
1,
1;
16
1<
1C
0D
1?
#880000
0!
0,
0;
06
0<
#900000
1!
1,
1;
16
1<
1D
0=
1>
0?
#920000
0!
0,
0;
06
0<
#940000
1!
1,
1;
16
1<
0C
1B
0D
0>
1@
#960000
0!
0,
0;
06
0<
#980000
1!
1,
1;
16
1<
0B
1A
1:
1?
1-
1"
#1000000
