/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [27:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [24:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z ? celloutsig_0_2z : celloutsig_0_0z;
  assign celloutsig_1_9z = ~celloutsig_1_5z;
  assign celloutsig_1_11z = ~in_data[165];
  assign celloutsig_0_27z = ~celloutsig_0_13z;
  assign celloutsig_1_19z = ~((in_data[135] | celloutsig_1_10z) & celloutsig_1_9z);
  assign celloutsig_1_5z = celloutsig_1_1z[6] | celloutsig_1_1z[3];
  assign celloutsig_1_17z = celloutsig_1_15z | celloutsig_1_12z;
  assign celloutsig_1_12z = celloutsig_1_3z[1] ^ in_data[191];
  assign celloutsig_0_8z = celloutsig_0_6z[7] ^ celloutsig_0_5z[6];
  assign celloutsig_1_1z = { in_data[168:165], celloutsig_1_0z } + in_data[179:170];
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_7z[10:4], celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[136:131] / { 1'h1, in_data[186:182] };
  assign celloutsig_1_18z = { celloutsig_1_8z[19:10], celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_12z } / { 1'h1, celloutsig_1_7z[3:1], celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_17z };
  assign celloutsig_0_5z = { in_data[72:63], celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, in_data[20:12], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_6z = in_data[113:104] / { 1'h1, in_data[103:98], celloutsig_1_3z };
  assign celloutsig_1_15z = celloutsig_1_8z[17:4] >= { in_data[118:112], celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_1z } >= { celloutsig_0_5z[10:0], celloutsig_0_12z };
  assign celloutsig_0_14z = { celloutsig_0_5z[9], celloutsig_0_0z, celloutsig_0_8z } >= { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_3z = { in_data[67:13], celloutsig_0_0z } >= in_data[93:38];
  assign celloutsig_0_12z = celloutsig_0_7z[8:6] <= celloutsig_0_9z;
  assign celloutsig_0_48z = celloutsig_0_3z & ~(celloutsig_0_27z);
  assign celloutsig_0_2z = in_data[88] & ~(celloutsig_0_0z);
  assign celloutsig_0_6z = ~ celloutsig_0_1z[7:0];
  assign celloutsig_1_10z = & celloutsig_1_1z[9:1];
  assign celloutsig_0_0z = | in_data[69:50];
  assign celloutsig_0_47z = | celloutsig_0_31z[2:1];
  assign celloutsig_0_7z = { in_data[6:5], celloutsig_0_6z, celloutsig_0_4z } >> { celloutsig_0_1z[7], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[13:3] - in_data[48:38];
  assign celloutsig_1_3z = celloutsig_1_1z[2:0] ~^ in_data[119:117];
  assign celloutsig_1_14z = in_data[148:143] ~^ { celloutsig_1_7z[11], celloutsig_1_7z[5:1] };
  assign celloutsig_0_9z = celloutsig_0_6z[2:0] ~^ { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } ^ { in_data[145:128], celloutsig_1_1z };
  assign { celloutsig_0_31z[9:1], celloutsig_0_31z[12:10], celloutsig_0_31z[17:13] } = ~ { _00_, celloutsig_0_13z, celloutsig_0_9z, in_data[67:63] };
  assign { celloutsig_1_7z[10:7], celloutsig_1_7z[11], celloutsig_1_7z[5:0] } = ~ { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_8z[24:1] = celloutsig_1_2z[26:3] ^ in_data[126:103];
  assign celloutsig_0_31z[0] = celloutsig_0_31z[1];
  assign celloutsig_1_7z[6] = celloutsig_1_7z[11];
  assign celloutsig_1_8z[0] = 1'h0;
  assign { out_data[140:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
