#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Aug 20 11:14:24 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {ad_clk} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rck} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {rck} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {sck} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {sck} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {ser} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {ser} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {ad_data[0]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[0]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[2]} LOC=AC26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[2]} LOC=AC26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[3]} LOC=AB26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[3]} LOC=AB26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[4]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[4]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[5]} LOC=U21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[5]} LOC=U21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[6]} LOC=AA25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[6]} LOC=AA25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[7]} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[7]} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance PLLinst/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
First map gop timing takes 1.75 sec
Worst slack after clock region global placement is 908616
Wirelength after clock region global placement is 10387 and checksum is 1F6EE54E25830D85.
1st GP placement takes 3.94 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_627.
Clock placement takes 0.14 sec.

Wirelength after Pre Global Placement is 10387 and checksum is 1F6EE54E25830D85.
Pre global placement takes 4.64 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_obuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst ad_data_ibuf[0]/opit_1 on IOLHR_16_30.
Placed fixed group with base inst ad_data_ibuf[1]/opit_1 on IOLHR_16_36.
Placed fixed group with base inst ad_data_ibuf[2]/opit_1 on IOLHR_16_264.
Placed fixed group with base inst ad_data_ibuf[3]/opit_1 on IOLHR_16_270.
Placed fixed group with base inst ad_data_ibuf[4]/opit_1 on IOLHR_16_138.
Placed fixed group with base inst ad_data_ibuf[5]/opit_1 on IOLHR_16_144.
Placed fixed group with base inst ad_data_ibuf[6]/opit_1 on IOLHR_16_240.
Placed fixed group with base inst ad_data_ibuf[7]/opit_1 on IOLHR_16_246.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst rck_obuf/opit_1 on IOLHR_16_18.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst sck_obuf/opit_1 on IOLHR_16_24.
Placed fixed group with base inst ser_obuf/opit_1 on IOLHR_16_132.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance PLLinst/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_627.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.09 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.06 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 869525.
	5 iterations finished.
	Final slack 912424.
Super clustering done.
Design Utilization : 4%.
Worst slack after global placement is 901689
2nd GP placement takes 67.02 sec.

Wirelength after global placement is 24654 and checksum is 48CB24BB13A25833.
Global placement takes 67.17 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 159 LUT6 in collection, pack success:28
Packing LUT6D takes 0.20 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 24701 and checksum is 499394A133F39290.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 869525.
	5 iterations finished.
	Final slack 912424.
Super clustering done.
Design Utilization : 4%.
Worst slack after post global placement is 901257
3rd GP placement takes 66.14 sec.

Wirelength after post global placement is 23799 and checksum is 18ED15C8858CBE09.
Packing LUT6D started.
I: LUT6D pack result: There are 103 LUT6 in collection, pack success:0
Packing LUT6D takes 0.11 sec.
Post global placement takes 66.45 sec.

Phase 4 Legalization started.
The average distance in LP is 0.807031.
Wirelength after legalization is 26978 and checksum is 8C0EC494AF1BCB6C.
Legalization takes 0.11 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 909848.
Replication placement takes 0.20 sec.

Wirelength after replication placement is 26978 and checksum is 8C0EC494AF1BCB6C.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 909848, TNS before detailed placement is 0. 
Worst slack after detailed placement is 909848, TNS after detailed placement is 0. 
Swapping placement takes 0.08 sec.

Wirelength after detailed placement is 26978 and checksum is 8C0EC494AF1BCB6C.
Timing-driven detailed placement takes 0.28 sec.

Worst slack is 909848, TNS after placement is 0.
Placement done.
Total placement takes 139.27 sec.
Finished placement.

Routing started.
Building routing graph takes 3.81 sec.
Worst slack is 909848, TNS before global route is 0.
Processing design graph takes 0.92 sec.
Total memory for routing:
	218.170371 M.
Total nets for routing : 3064.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.02 sec.
Unrouted nets 137 at the end of iteration 0.
Unrouted nets 90 at the end of iteration 1.
Unrouted nets 50 at the end of iteration 2.
Unrouted nets 31 at the end of iteration 3.
Unrouted nets 26 at the end of iteration 4.
Unrouted nets 17 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 6 at the end of iteration 7.
Unrouted nets 5 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 4 processed 204 nets, it takes 0.59 sec.
Global routing takes 0.70 sec.
Total 3847 subnets.
    forward max bucket size 396 , backward 121.
        Unrouted nets 2605 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.609375 sec.
    forward max bucket size 181 , backward 129.
        Unrouted nets 2098 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.531250 sec.
    forward max bucket size 185 , backward 117.
        Unrouted nets 1730 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.500000 sec.
    forward max bucket size 134 , backward 128.
        Unrouted nets 1502 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.343750 sec.
    forward max bucket size 223 , backward 105.
        Unrouted nets 1148 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.250000 sec.
    forward max bucket size 137 , backward 151.
        Unrouted nets 887 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.187500 sec.
    forward max bucket size 103 , backward 80.
        Unrouted nets 623 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.140625 sec.
    forward max bucket size 114 , backward 91.
        Unrouted nets 484 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.140625 sec.
    forward max bucket size 95 , backward 121.
        Unrouted nets 375 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.078125 sec.
    forward max bucket size 73 , backward 105.
        Unrouted nets 278 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.062500 sec.
    forward max bucket size 93 , backward 55.
        Unrouted nets 177 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.062500 sec.
    forward max bucket size 37 , backward 43.
        Unrouted nets 116 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.031250 sec.
    forward max bucket size 39 , backward 67.
        Unrouted nets 73 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.031250 sec.
    forward max bucket size 38 , backward 18.
        Unrouted nets 57 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 36 , backward 26.
        Unrouted nets 37 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 37 , backward 16.
        Unrouted nets 22 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 37 , backward 16.
        Unrouted nets 26 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 37 , backward 29.
        Unrouted nets 20 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 28.
        Unrouted nets 12 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 17.
        Unrouted nets 14 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 12.
        Unrouted nets 6 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 5 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 20.
        Unrouted nets 3 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 12.
        Unrouted nets 3 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 12.
        Unrouted nets 3 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 31 , backward 3.
        Unrouted nets 2 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 0 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
Detailed routing takes 26 iterations
I: Design net hc595_ctrl_inst/N140 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N140_inv/gateop:L6 to hc595_ctrl_inst/data_cp_2/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N152 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N152_inv/gateop:L6 to hc595_ctrl_inst/data_cp_6/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N161 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N161/gateop:L6 to hc595_ctrl_inst/data_cp_8/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N134 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N134_inv/gateop:L6 to hc595_ctrl_inst/data_cp/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N158 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N158/gateop:L6 to hc595_ctrl_inst/data_cp_7/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N3909 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N3909/gateop:L6 to led_display_seg_ctrl_inst/seg_cp_3/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N164 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N164/gateop:L6 to hc595_ctrl_inst/data_cp_9/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N3924 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N3924/gateop:L6 to led_display_seg_ctrl_inst/seg_cp_4/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N3927 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N3927/gateop:L6 to led_display_seg_ctrl_inst/seg_cp_2/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N146 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N146_inv/gateop:L6 to hc595_ctrl_inst/data_cp_4/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N143 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N143_inv/gateop:L6 to hc595_ctrl_inst/data_cp_3/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N137 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N137_inv/gateop:L6 to hc595_ctrl_inst/data_cp_1/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N3918 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N3918/gateop:L6 to led_display_seg_ctrl_inst/seg_cp/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N3921 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N3921/gateop:L6 to led_display_seg_ctrl_inst/seg_cp_6/opit_0:CLK is routed by SRB.
I: Design net led_display_seg_ctrl_inst/N3912 is routed by general path.
C: Route-2036: The clock path from led_display_seg_ctrl_inst/N3912/gateop:L6 to led_display_seg_ctrl_inst/seg_cp_5/opit_0:CLK is routed by SRB.
I: Design net hc595_ctrl_inst/N149 is routed by general path.
C: Route-2036: The clock path from hc595_ctrl_inst/N149_inv/gateop:L6 to hc595_ctrl_inst/data_cp_5/opit_0:CLK is routed by SRB.
I: Design net ad_pulse is routed by general path.
C: Route-2036: The clock path from pulse_gen_inst/N0/gateop:L6 to cymometer_inst/N57_m1/gopapm:CLK is routed by SRB.
Detailed routing takes 3.39 sec.
Start fix hold violation.
Build tmp routing results takes 0.03 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.28 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.11 sec.
Used SRB routing arc is 29759.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 11.23 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 2        | 240           | 1                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 410      | 11675         | 4                  
|   FF                        | 124      | 93400         | 1                  
|   LUT                       | 1372     | 46700         | 3                  
|   LUT-FF pairs              | 46       | 46700         | 1                  
| Use of CLMS                 | 216      | 4975          | 5                  
|   FF                        | 117      | 39800         | 1                  
|   LUT                       | 759      | 19900         | 4                  
|   LUT-FF pairs              | 97       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 1        | 6             | 17                 
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 142      | 10550         | 2                  
| Use of HCKB                 | 4        | 96            | 5                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 14       | 300           | 5                  
|   IOBD                      | 9        | 144           | 7                  
|   IOBS                      | 5        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 14       | 300           | 5                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 1        | 24            | 5                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'frequency_meter' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:3m:10s
Action pnr: CPU time elapsed is 0h:2m:50s
Action pnr: Process CPU time elapsed is 0h:2m:50s
Current time: Wed Aug 20 11:17:32 2025
Action pnr: Peak memory pool usage is 1,206 MB
