{"vcs1":{"timestamp_begin":1679794848.997963387, "rt":0.14, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679794848.647294146}
{"VCS_COMP_START_TIME": 1679794848.647294146}
{"VCS_COMP_END_TIME": 1679794849.201252839}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 322900}}
