<stg><name>matrix_vector</name>


<trans_list>

<trans id="392" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %M_addr = getelementptr [64 x i32]* %M, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="M_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %M_addr_1 = getelementptr [64 x i32]* %M, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="M_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="6">
<![CDATA[
:70  %M_load = load i32* %M_addr, align 4

]]></Node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
:74  %M_load_1 = load i32* %M_addr_1, align 4

]]></Node>
<StgValue><ssdm name="M_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %M_addr_2 = getelementptr [64 x i32]* %M, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="M_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %M_addr_3 = getelementptr [64 x i32]* %M, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="M_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="6">
<![CDATA[
:70  %M_load = load i32* %M_addr, align 4

]]></Node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
:74  %M_load_1 = load i32* %M_addr_1, align 4

]]></Node>
<StgValue><ssdm name="M_load_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6">
<![CDATA[
:78  %M_load_2 = load i32* %M_addr_2, align 4

]]></Node>
<StgValue><ssdm name="M_load_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
:82  %M_load_3 = load i32* %M_addr_3, align 4

]]></Node>
<StgValue><ssdm name="M_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %M_addr_4 = getelementptr [64 x i32]* %M, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="M_addr_4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %M_addr_5 = getelementptr [64 x i32]* %M, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="M_addr_5"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6">
<![CDATA[
:78  %M_load_2 = load i32* %M_addr_2, align 4

]]></Node>
<StgValue><ssdm name="M_load_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
:82  %M_load_3 = load i32* %M_addr_3, align 4

]]></Node>
<StgValue><ssdm name="M_load_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
:86  %M_load_4 = load i32* %M_addr_4, align 4

]]></Node>
<StgValue><ssdm name="M_load_4"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
:90  %M_load_5 = load i32* %M_addr_5, align 4

]]></Node>
<StgValue><ssdm name="M_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %M_addr_6 = getelementptr [64 x i32]* %M, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="M_addr_6"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %M_addr_7 = getelementptr [64 x i32]* %M, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="M_addr_7"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
:86  %M_load_4 = load i32* %M_addr_4, align 4

]]></Node>
<StgValue><ssdm name="M_load_4"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
:90  %M_load_5 = load i32* %M_addr_5, align 4

]]></Node>
<StgValue><ssdm name="M_load_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6">
<![CDATA[
:94  %M_load_6 = load i32* %M_addr_6, align 4

]]></Node>
<StgValue><ssdm name="M_load_6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
:98  %M_load_7 = load i32* %M_addr_7, align 4

]]></Node>
<StgValue><ssdm name="M_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %M_addr_8 = getelementptr [64 x i32]* %M, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="M_addr_8"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %M_addr_9 = getelementptr [64 x i32]* %M, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="M_addr_9"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %V_In_addr = getelementptr [8 x i32]* %V_In, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="V_In_addr"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="3">
<![CDATA[
:69  %V_In_load = load i32* %V_In_addr, align 4

]]></Node>
<StgValue><ssdm name="V_In_load"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %V_In_addr_1 = getelementptr [8 x i32]* %V_In, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="V_In_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="3">
<![CDATA[
:73  %V_In_load_1 = load i32* %V_In_addr_1, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6">
<![CDATA[
:94  %M_load_6 = load i32* %M_addr_6, align 4

]]></Node>
<StgValue><ssdm name="M_load_6"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
:98  %M_load_7 = load i32* %M_addr_7, align 4

]]></Node>
<StgValue><ssdm name="M_load_7"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
:109  %M_load_8 = load i32* %M_addr_8, align 4

]]></Node>
<StgValue><ssdm name="M_load_8"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
:111  %M_load_9 = load i32* %M_addr_9, align 4

]]></Node>
<StgValue><ssdm name="M_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %M_addr_10 = getelementptr [64 x i32]* %M, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="M_addr_10"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %M_addr_11 = getelementptr [64 x i32]* %M, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="M_addr_11"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="3">
<![CDATA[
:69  %V_In_load = load i32* %V_In_addr, align 4

]]></Node>
<StgValue><ssdm name="V_In_load"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %mul_ln11 = mul nsw i32 %V_In_load, %M_load

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="3">
<![CDATA[
:73  %V_In_load_1 = load i32* %V_In_addr_1, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_1"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %mul_ln11_1 = mul nsw i32 %V_In_load_1, %M_load_1

]]></Node>
<StgValue><ssdm name="mul_ln11_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %V_In_addr_2 = getelementptr [8 x i32]* %V_In, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="V_In_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="3">
<![CDATA[
:77  %V_In_load_2 = load i32* %V_In_addr_2, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_2"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %V_In_addr_3 = getelementptr [8 x i32]* %V_In, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="V_In_addr_3"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="3">
<![CDATA[
:81  %V_In_load_3 = load i32* %V_In_addr_3, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_3"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %add_ln11 = add i32 %mul_ln11, %mul_ln11_1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
:109  %M_load_8 = load i32* %M_addr_8, align 4

]]></Node>
<StgValue><ssdm name="M_load_8"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %mul_ln11_8 = mul nsw i32 %V_In_load, %M_load_8

]]></Node>
<StgValue><ssdm name="mul_ln11_8"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
:111  %M_load_9 = load i32* %M_addr_9, align 4

]]></Node>
<StgValue><ssdm name="M_load_9"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %mul_ln11_9 = mul nsw i32 %V_In_load_1, %M_load_9

]]></Node>
<StgValue><ssdm name="mul_ln11_9"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
:113  %M_load_10 = load i32* %M_addr_10, align 4

]]></Node>
<StgValue><ssdm name="M_load_10"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
:115  %M_load_11 = load i32* %M_addr_11, align 4

]]></Node>
<StgValue><ssdm name="M_load_11"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125  %add_ln11_7 = add i32 %mul_ln11_8, %mul_ln11_9

]]></Node>
<StgValue><ssdm name="add_ln11_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %M_addr_12 = getelementptr [64 x i32]* %M, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="M_addr_12"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %M_addr_13 = getelementptr [64 x i32]* %M, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="M_addr_13"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="3">
<![CDATA[
:77  %V_In_load_2 = load i32* %V_In_addr_2, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_2"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %mul_ln11_2 = mul nsw i32 %V_In_load_2, %M_load_2

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="3">
<![CDATA[
:81  %V_In_load_3 = load i32* %V_In_addr_3, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_3"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %mul_ln11_3 = mul nsw i32 %V_In_load_3, %M_load_3

]]></Node>
<StgValue><ssdm name="mul_ln11_3"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %V_In_addr_4 = getelementptr [8 x i32]* %V_In, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="V_In_addr_4"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
:85  %V_In_load_4 = load i32* %V_In_addr_4, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_4"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %V_In_addr_5 = getelementptr [8 x i32]* %V_In, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="V_In_addr_5"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="3">
<![CDATA[
:89  %V_In_load_5 = load i32* %V_In_addr_5, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_5"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %add_ln11_1 = add i32 %mul_ln11_2, %mul_ln11_3

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
:113  %M_load_10 = load i32* %M_addr_10, align 4

]]></Node>
<StgValue><ssdm name="M_load_10"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %mul_ln11_10 = mul nsw i32 %V_In_load_2, %M_load_10

]]></Node>
<StgValue><ssdm name="mul_ln11_10"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
:115  %M_load_11 = load i32* %M_addr_11, align 4

]]></Node>
<StgValue><ssdm name="M_load_11"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %mul_ln11_11 = mul nsw i32 %V_In_load_3, %M_load_11

]]></Node>
<StgValue><ssdm name="mul_ln11_11"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
:117  %M_load_12 = load i32* %M_addr_12, align 4

]]></Node>
<StgValue><ssdm name="M_load_12"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
:119  %M_load_13 = load i32* %M_addr_13, align 4

]]></Node>
<StgValue><ssdm name="M_load_13"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %add_ln11_8 = add i32 %mul_ln11_10, %mul_ln11_11

]]></Node>
<StgValue><ssdm name="add_ln11_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %M_addr_14 = getelementptr [64 x i32]* %M, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="M_addr_14"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %M_addr_15 = getelementptr [64 x i32]* %M, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="M_addr_15"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
:85  %V_In_load_4 = load i32* %V_In_addr_4, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_4"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="3">
<![CDATA[
:89  %V_In_load_5 = load i32* %V_In_addr_5, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_5"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %V_In_addr_6 = getelementptr [8 x i32]* %V_In, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="V_In_addr_6"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="3">
<![CDATA[
:93  %V_In_load_6 = load i32* %V_In_addr_6, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_6"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %V_In_addr_7 = getelementptr [8 x i32]* %V_In, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="V_In_addr_7"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="3">
<![CDATA[
:97  %V_In_load_7 = load i32* %V_In_addr_7, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_7"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
:117  %M_load_12 = load i32* %M_addr_12, align 4

]]></Node>
<StgValue><ssdm name="M_load_12"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
:119  %M_load_13 = load i32* %M_addr_13, align 4

]]></Node>
<StgValue><ssdm name="M_load_13"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
:121  %M_load_14 = load i32* %M_addr_14, align 4

]]></Node>
<StgValue><ssdm name="M_load_14"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
:123  %M_load_15 = load i32* %M_addr_15, align 4

]]></Node>
<StgValue><ssdm name="M_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %M_addr_16 = getelementptr [64 x i32]* %M, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="M_addr_16"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %M_addr_17 = getelementptr [64 x i32]* %M, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="M_addr_17"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %mul_ln11_4 = mul nsw i32 %V_In_load_4, %M_load_4

]]></Node>
<StgValue><ssdm name="mul_ln11_4"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %mul_ln11_5 = mul nsw i32 %V_In_load_5, %M_load_5

]]></Node>
<StgValue><ssdm name="mul_ln11_5"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="3">
<![CDATA[
:93  %V_In_load_6 = load i32* %V_In_addr_6, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_6"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %mul_ln11_6 = mul nsw i32 %V_In_load_6, %M_load_6

]]></Node>
<StgValue><ssdm name="mul_ln11_6"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="3">
<![CDATA[
:97  %V_In_load_7 = load i32* %V_In_addr_7, align 4

]]></Node>
<StgValue><ssdm name="V_In_load_7"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %mul_ln11_7 = mul nsw i32 %V_In_load_7, %M_load_7

]]></Node>
<StgValue><ssdm name="mul_ln11_7"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %add_ln11_3 = add i32 %mul_ln11_4, %mul_ln11_5

]]></Node>
<StgValue><ssdm name="add_ln11_3"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %add_ln11_4 = add i32 %mul_ln11_6, %mul_ln11_7

]]></Node>
<StgValue><ssdm name="add_ln11_4"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105  %add_ln11_5 = add i32 %add_ln11_4, %add_ln11_3

]]></Node>
<StgValue><ssdm name="add_ln11_5"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
:121  %M_load_14 = load i32* %M_addr_14, align 4

]]></Node>
<StgValue><ssdm name="M_load_14"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %mul_ln11_14 = mul nsw i32 %V_In_load_6, %M_load_14

]]></Node>
<StgValue><ssdm name="mul_ln11_14"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
:123  %M_load_15 = load i32* %M_addr_15, align 4

]]></Node>
<StgValue><ssdm name="M_load_15"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %mul_ln11_15 = mul nsw i32 %V_In_load_7, %M_load_15

]]></Node>
<StgValue><ssdm name="mul_ln11_15"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %add_ln11_11 = add i32 %mul_ln11_14, %mul_ln11_15

]]></Node>
<StgValue><ssdm name="add_ln11_11"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
:134  %M_load_16 = load i32* %M_addr_16, align 4

]]></Node>
<StgValue><ssdm name="M_load_16"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
:136  %M_load_17 = load i32* %M_addr_17, align 4

]]></Node>
<StgValue><ssdm name="M_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %M_addr_18 = getelementptr [64 x i32]* %M, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="M_addr_18"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %M_addr_19 = getelementptr [64 x i32]* %M, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="M_addr_19"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %add_ln11_2 = add i32 %add_ln11_1, %add_ln11

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %add_ln11_6 = add nsw i32 %add_ln11_5, %add_ln11_2

]]></Node>
<StgValue><ssdm name="add_ln11_6"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %V_Out_addr = getelementptr [8 x i32]* %V_Out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="V_Out_addr"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:108  store i32 %add_ln11_6, i32* %V_Out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %mul_ln11_12 = mul nsw i32 %V_In_load_4, %M_load_12

]]></Node>
<StgValue><ssdm name="mul_ln11_12"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %mul_ln11_13 = mul nsw i32 %V_In_load_5, %M_load_13

]]></Node>
<StgValue><ssdm name="mul_ln11_13"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %add_ln11_9 = add i32 %add_ln11_8, %add_ln11_7

]]></Node>
<StgValue><ssdm name="add_ln11_9"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  %add_ln11_10 = add i32 %mul_ln11_12, %mul_ln11_13

]]></Node>
<StgValue><ssdm name="add_ln11_10"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %add_ln11_12 = add i32 %add_ln11_11, %add_ln11_10

]]></Node>
<StgValue><ssdm name="add_ln11_12"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %add_ln11_13 = add nsw i32 %add_ln11_12, %add_ln11_9

]]></Node>
<StgValue><ssdm name="add_ln11_13"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %V_Out_addr_1 = getelementptr [8 x i32]* %V_Out, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="V_Out_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:133  store i32 %add_ln11_13, i32* %V_Out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
:134  %M_load_16 = load i32* %M_addr_16, align 4

]]></Node>
<StgValue><ssdm name="M_load_16"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %mul_ln11_16 = mul nsw i32 %V_In_load, %M_load_16

]]></Node>
<StgValue><ssdm name="mul_ln11_16"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
:136  %M_load_17 = load i32* %M_addr_17, align 4

]]></Node>
<StgValue><ssdm name="M_load_17"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137  %mul_ln11_17 = mul nsw i32 %V_In_load_1, %M_load_17

]]></Node>
<StgValue><ssdm name="mul_ln11_17"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6">
<![CDATA[
:138  %M_load_18 = load i32* %M_addr_18, align 4

]]></Node>
<StgValue><ssdm name="M_load_18"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="6">
<![CDATA[
:140  %M_load_19 = load i32* %M_addr_19, align 4

]]></Node>
<StgValue><ssdm name="M_load_19"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:150  %add_ln11_14 = add i32 %mul_ln11_16, %mul_ln11_17

]]></Node>
<StgValue><ssdm name="add_ln11_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %M_addr_20 = getelementptr [64 x i32]* %M, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="M_addr_20"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %M_addr_21 = getelementptr [64 x i32]* %M, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="M_addr_21"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6">
<![CDATA[
:138  %M_load_18 = load i32* %M_addr_18, align 4

]]></Node>
<StgValue><ssdm name="M_load_18"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139  %mul_ln11_18 = mul nsw i32 %V_In_load_2, %M_load_18

]]></Node>
<StgValue><ssdm name="mul_ln11_18"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="6">
<![CDATA[
:140  %M_load_19 = load i32* %M_addr_19, align 4

]]></Node>
<StgValue><ssdm name="M_load_19"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %mul_ln11_19 = mul nsw i32 %V_In_load_3, %M_load_19

]]></Node>
<StgValue><ssdm name="mul_ln11_19"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6">
<![CDATA[
:142  %M_load_20 = load i32* %M_addr_20, align 4

]]></Node>
<StgValue><ssdm name="M_load_20"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
:144  %M_load_21 = load i32* %M_addr_21, align 4

]]></Node>
<StgValue><ssdm name="M_load_21"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %add_ln11_15 = add i32 %mul_ln11_18, %mul_ln11_19

]]></Node>
<StgValue><ssdm name="add_ln11_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %M_addr_22 = getelementptr [64 x i32]* %M, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="M_addr_22"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %M_addr_23 = getelementptr [64 x i32]* %M, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="M_addr_23"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6">
<![CDATA[
:142  %M_load_20 = load i32* %M_addr_20, align 4

]]></Node>
<StgValue><ssdm name="M_load_20"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
:144  %M_load_21 = load i32* %M_addr_21, align 4

]]></Node>
<StgValue><ssdm name="M_load_21"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
:146  %M_load_22 = load i32* %M_addr_22, align 4

]]></Node>
<StgValue><ssdm name="M_load_22"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
:148  %M_load_23 = load i32* %M_addr_23, align 4

]]></Node>
<StgValue><ssdm name="M_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %M_addr_24 = getelementptr [64 x i32]* %M, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="M_addr_24"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %M_addr_25 = getelementptr [64 x i32]* %M, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="M_addr_25"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
:146  %M_load_22 = load i32* %M_addr_22, align 4

]]></Node>
<StgValue><ssdm name="M_load_22"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %mul_ln11_22 = mul nsw i32 %V_In_load_6, %M_load_22

]]></Node>
<StgValue><ssdm name="mul_ln11_22"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
:148  %M_load_23 = load i32* %M_addr_23, align 4

]]></Node>
<StgValue><ssdm name="M_load_23"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:149  %mul_ln11_23 = mul nsw i32 %V_In_load_7, %M_load_23

]]></Node>
<StgValue><ssdm name="mul_ln11_23"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %add_ln11_18 = add i32 %mul_ln11_22, %mul_ln11_23

]]></Node>
<StgValue><ssdm name="add_ln11_18"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
:159  %M_load_24 = load i32* %M_addr_24, align 4

]]></Node>
<StgValue><ssdm name="M_load_24"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="6">
<![CDATA[
:161  %M_load_25 = load i32* %M_addr_25, align 4

]]></Node>
<StgValue><ssdm name="M_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %M_addr_26 = getelementptr [64 x i32]* %M, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="M_addr_26"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %M_addr_27 = getelementptr [64 x i32]* %M, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="M_addr_27"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %mul_ln11_20 = mul nsw i32 %V_In_load_4, %M_load_20

]]></Node>
<StgValue><ssdm name="mul_ln11_20"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:145  %mul_ln11_21 = mul nsw i32 %V_In_load_5, %M_load_21

]]></Node>
<StgValue><ssdm name="mul_ln11_21"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  %add_ln11_16 = add i32 %add_ln11_15, %add_ln11_14

]]></Node>
<StgValue><ssdm name="add_ln11_16"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %add_ln11_17 = add i32 %mul_ln11_20, %mul_ln11_21

]]></Node>
<StgValue><ssdm name="add_ln11_17"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %add_ln11_19 = add i32 %add_ln11_18, %add_ln11_17

]]></Node>
<StgValue><ssdm name="add_ln11_19"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:156  %add_ln11_20 = add nsw i32 %add_ln11_19, %add_ln11_16

]]></Node>
<StgValue><ssdm name="add_ln11_20"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %V_Out_addr_2 = getelementptr [8 x i32]* %V_Out, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="V_Out_addr_2"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:158  store i32 %add_ln11_20, i32* %V_Out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
:159  %M_load_24 = load i32* %M_addr_24, align 4

]]></Node>
<StgValue><ssdm name="M_load_24"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  %mul_ln11_24 = mul nsw i32 %V_In_load, %M_load_24

]]></Node>
<StgValue><ssdm name="mul_ln11_24"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="6">
<![CDATA[
:161  %M_load_25 = load i32* %M_addr_25, align 4

]]></Node>
<StgValue><ssdm name="M_load_25"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:162  %mul_ln11_25 = mul nsw i32 %V_In_load_1, %M_load_25

]]></Node>
<StgValue><ssdm name="mul_ln11_25"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="6">
<![CDATA[
:163  %M_load_26 = load i32* %M_addr_26, align 4

]]></Node>
<StgValue><ssdm name="M_load_26"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="6">
<![CDATA[
:165  %M_load_27 = load i32* %M_addr_27, align 4

]]></Node>
<StgValue><ssdm name="M_load_27"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %add_ln11_21 = add i32 %mul_ln11_24, %mul_ln11_25

]]></Node>
<StgValue><ssdm name="add_ln11_21"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %M_addr_28 = getelementptr [64 x i32]* %M, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="M_addr_28"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %M_addr_29 = getelementptr [64 x i32]* %M, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="M_addr_29"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="6">
<![CDATA[
:163  %M_load_26 = load i32* %M_addr_26, align 4

]]></Node>
<StgValue><ssdm name="M_load_26"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %mul_ln11_26 = mul nsw i32 %V_In_load_2, %M_load_26

]]></Node>
<StgValue><ssdm name="mul_ln11_26"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="6">
<![CDATA[
:165  %M_load_27 = load i32* %M_addr_27, align 4

]]></Node>
<StgValue><ssdm name="M_load_27"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %mul_ln11_27 = mul nsw i32 %V_In_load_3, %M_load_27

]]></Node>
<StgValue><ssdm name="mul_ln11_27"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="6">
<![CDATA[
:167  %M_load_28 = load i32* %M_addr_28, align 4

]]></Node>
<StgValue><ssdm name="M_load_28"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="6">
<![CDATA[
:169  %M_load_29 = load i32* %M_addr_29, align 4

]]></Node>
<StgValue><ssdm name="M_load_29"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %add_ln11_22 = add i32 %mul_ln11_26, %mul_ln11_27

]]></Node>
<StgValue><ssdm name="add_ln11_22"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %M_addr_30 = getelementptr [64 x i32]* %M, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="M_addr_30"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %M_addr_31 = getelementptr [64 x i32]* %M, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="M_addr_31"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="6">
<![CDATA[
:167  %M_load_28 = load i32* %M_addr_28, align 4

]]></Node>
<StgValue><ssdm name="M_load_28"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="6">
<![CDATA[
:169  %M_load_29 = load i32* %M_addr_29, align 4

]]></Node>
<StgValue><ssdm name="M_load_29"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="6">
<![CDATA[
:171  %M_load_30 = load i32* %M_addr_30, align 4

]]></Node>
<StgValue><ssdm name="M_load_30"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="6">
<![CDATA[
:173  %M_load_31 = load i32* %M_addr_31, align 4

]]></Node>
<StgValue><ssdm name="M_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %M_addr_32 = getelementptr [64 x i32]* %M, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="M_addr_32"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %M_addr_33 = getelementptr [64 x i32]* %M, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="M_addr_33"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="6">
<![CDATA[
:171  %M_load_30 = load i32* %M_addr_30, align 4

]]></Node>
<StgValue><ssdm name="M_load_30"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %mul_ln11_30 = mul nsw i32 %V_In_load_6, %M_load_30

]]></Node>
<StgValue><ssdm name="mul_ln11_30"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="6">
<![CDATA[
:173  %M_load_31 = load i32* %M_addr_31, align 4

]]></Node>
<StgValue><ssdm name="M_load_31"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174  %mul_ln11_31 = mul nsw i32 %V_In_load_7, %M_load_31

]]></Node>
<StgValue><ssdm name="mul_ln11_31"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:179  %add_ln11_25 = add i32 %mul_ln11_30, %mul_ln11_31

]]></Node>
<StgValue><ssdm name="add_ln11_25"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
:184  %M_load_32 = load i32* %M_addr_32, align 4

]]></Node>
<StgValue><ssdm name="M_load_32"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="6">
<![CDATA[
:186  %M_load_33 = load i32* %M_addr_33, align 4

]]></Node>
<StgValue><ssdm name="M_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %M_addr_34 = getelementptr [64 x i32]* %M, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="M_addr_34"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %M_addr_35 = getelementptr [64 x i32]* %M, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="M_addr_35"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168  %mul_ln11_28 = mul nsw i32 %V_In_load_4, %M_load_28

]]></Node>
<StgValue><ssdm name="mul_ln11_28"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:170  %mul_ln11_29 = mul nsw i32 %V_In_load_5, %M_load_29

]]></Node>
<StgValue><ssdm name="mul_ln11_29"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %add_ln11_23 = add i32 %add_ln11_22, %add_ln11_21

]]></Node>
<StgValue><ssdm name="add_ln11_23"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178  %add_ln11_24 = add i32 %mul_ln11_28, %mul_ln11_29

]]></Node>
<StgValue><ssdm name="add_ln11_24"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:180  %add_ln11_26 = add i32 %add_ln11_25, %add_ln11_24

]]></Node>
<StgValue><ssdm name="add_ln11_26"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:181  %add_ln11_27 = add nsw i32 %add_ln11_26, %add_ln11_23

]]></Node>
<StgValue><ssdm name="add_ln11_27"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %V_Out_addr_3 = getelementptr [8 x i32]* %V_Out, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="V_Out_addr_3"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:183  store i32 %add_ln11_27, i32* %V_Out_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
:184  %M_load_32 = load i32* %M_addr_32, align 4

]]></Node>
<StgValue><ssdm name="M_load_32"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185  %mul_ln11_32 = mul nsw i32 %V_In_load, %M_load_32

]]></Node>
<StgValue><ssdm name="mul_ln11_32"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="6">
<![CDATA[
:186  %M_load_33 = load i32* %M_addr_33, align 4

]]></Node>
<StgValue><ssdm name="M_load_33"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %mul_ln11_33 = mul nsw i32 %V_In_load_1, %M_load_33

]]></Node>
<StgValue><ssdm name="mul_ln11_33"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="6">
<![CDATA[
:188  %M_load_34 = load i32* %M_addr_34, align 4

]]></Node>
<StgValue><ssdm name="M_load_34"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="6">
<![CDATA[
:190  %M_load_35 = load i32* %M_addr_35, align 4

]]></Node>
<StgValue><ssdm name="M_load_35"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %add_ln11_28 = add i32 %mul_ln11_32, %mul_ln11_33

]]></Node>
<StgValue><ssdm name="add_ln11_28"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %M_addr_36 = getelementptr [64 x i32]* %M, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="M_addr_36"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %M_addr_37 = getelementptr [64 x i32]* %M, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="M_addr_37"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="6">
<![CDATA[
:188  %M_load_34 = load i32* %M_addr_34, align 4

]]></Node>
<StgValue><ssdm name="M_load_34"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %mul_ln11_34 = mul nsw i32 %V_In_load_2, %M_load_34

]]></Node>
<StgValue><ssdm name="mul_ln11_34"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="6">
<![CDATA[
:190  %M_load_35 = load i32* %M_addr_35, align 4

]]></Node>
<StgValue><ssdm name="M_load_35"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:191  %mul_ln11_35 = mul nsw i32 %V_In_load_3, %M_load_35

]]></Node>
<StgValue><ssdm name="mul_ln11_35"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6">
<![CDATA[
:192  %M_load_36 = load i32* %M_addr_36, align 4

]]></Node>
<StgValue><ssdm name="M_load_36"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
:194  %M_load_37 = load i32* %M_addr_37, align 4

]]></Node>
<StgValue><ssdm name="M_load_37"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %add_ln11_29 = add i32 %mul_ln11_34, %mul_ln11_35

]]></Node>
<StgValue><ssdm name="add_ln11_29"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %M_addr_38 = getelementptr [64 x i32]* %M, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="M_addr_38"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %M_addr_39 = getelementptr [64 x i32]* %M, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="M_addr_39"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6">
<![CDATA[
:192  %M_load_36 = load i32* %M_addr_36, align 4

]]></Node>
<StgValue><ssdm name="M_load_36"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
:194  %M_load_37 = load i32* %M_addr_37, align 4

]]></Node>
<StgValue><ssdm name="M_load_37"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
:196  %M_load_38 = load i32* %M_addr_38, align 4

]]></Node>
<StgValue><ssdm name="M_load_38"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="6">
<![CDATA[
:198  %M_load_39 = load i32* %M_addr_39, align 4

]]></Node>
<StgValue><ssdm name="M_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %M_addr_40 = getelementptr [64 x i32]* %M, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="M_addr_40"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %M_addr_41 = getelementptr [64 x i32]* %M, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="M_addr_41"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
:196  %M_load_38 = load i32* %M_addr_38, align 4

]]></Node>
<StgValue><ssdm name="M_load_38"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:197  %mul_ln11_38 = mul nsw i32 %V_In_load_6, %M_load_38

]]></Node>
<StgValue><ssdm name="mul_ln11_38"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="6">
<![CDATA[
:198  %M_load_39 = load i32* %M_addr_39, align 4

]]></Node>
<StgValue><ssdm name="M_load_39"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %mul_ln11_39 = mul nsw i32 %V_In_load_7, %M_load_39

]]></Node>
<StgValue><ssdm name="mul_ln11_39"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204  %add_ln11_32 = add i32 %mul_ln11_38, %mul_ln11_39

]]></Node>
<StgValue><ssdm name="add_ln11_32"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="6">
<![CDATA[
:209  %M_load_40 = load i32* %M_addr_40, align 4

]]></Node>
<StgValue><ssdm name="M_load_40"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="6">
<![CDATA[
:211  %M_load_41 = load i32* %M_addr_41, align 4

]]></Node>
<StgValue><ssdm name="M_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %M_addr_42 = getelementptr [64 x i32]* %M, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="M_addr_42"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %M_addr_43 = getelementptr [64 x i32]* %M, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="M_addr_43"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:193  %mul_ln11_36 = mul nsw i32 %V_In_load_4, %M_load_36

]]></Node>
<StgValue><ssdm name="mul_ln11_36"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:195  %mul_ln11_37 = mul nsw i32 %V_In_load_5, %M_load_37

]]></Node>
<StgValue><ssdm name="mul_ln11_37"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %add_ln11_30 = add i32 %add_ln11_29, %add_ln11_28

]]></Node>
<StgValue><ssdm name="add_ln11_30"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:203  %add_ln11_31 = add i32 %mul_ln11_36, %mul_ln11_37

]]></Node>
<StgValue><ssdm name="add_ln11_31"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:205  %add_ln11_33 = add i32 %add_ln11_32, %add_ln11_31

]]></Node>
<StgValue><ssdm name="add_ln11_33"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:206  %add_ln11_34 = add nsw i32 %add_ln11_33, %add_ln11_30

]]></Node>
<StgValue><ssdm name="add_ln11_34"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207  %V_Out_addr_4 = getelementptr [8 x i32]* %V_Out, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="V_Out_addr_4"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:208  store i32 %add_ln11_34, i32* %V_Out_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="6">
<![CDATA[
:209  %M_load_40 = load i32* %M_addr_40, align 4

]]></Node>
<StgValue><ssdm name="M_load_40"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %mul_ln11_40 = mul nsw i32 %V_In_load, %M_load_40

]]></Node>
<StgValue><ssdm name="mul_ln11_40"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="6">
<![CDATA[
:211  %M_load_41 = load i32* %M_addr_41, align 4

]]></Node>
<StgValue><ssdm name="M_load_41"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %mul_ln11_41 = mul nsw i32 %V_In_load_1, %M_load_41

]]></Node>
<StgValue><ssdm name="mul_ln11_41"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="6">
<![CDATA[
:213  %M_load_42 = load i32* %M_addr_42, align 4

]]></Node>
<StgValue><ssdm name="M_load_42"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="6">
<![CDATA[
:215  %M_load_43 = load i32* %M_addr_43, align 4

]]></Node>
<StgValue><ssdm name="M_load_43"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:225  %add_ln11_35 = add i32 %mul_ln11_40, %mul_ln11_41

]]></Node>
<StgValue><ssdm name="add_ln11_35"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %M_addr_44 = getelementptr [64 x i32]* %M, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="M_addr_44"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %M_addr_45 = getelementptr [64 x i32]* %M, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="M_addr_45"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="6">
<![CDATA[
:213  %M_load_42 = load i32* %M_addr_42, align 4

]]></Node>
<StgValue><ssdm name="M_load_42"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %mul_ln11_42 = mul nsw i32 %V_In_load_2, %M_load_42

]]></Node>
<StgValue><ssdm name="mul_ln11_42"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="6">
<![CDATA[
:215  %M_load_43 = load i32* %M_addr_43, align 4

]]></Node>
<StgValue><ssdm name="M_load_43"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:216  %mul_ln11_43 = mul nsw i32 %V_In_load_3, %M_load_43

]]></Node>
<StgValue><ssdm name="mul_ln11_43"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="6">
<![CDATA[
:217  %M_load_44 = load i32* %M_addr_44, align 4

]]></Node>
<StgValue><ssdm name="M_load_44"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="6">
<![CDATA[
:219  %M_load_45 = load i32* %M_addr_45, align 4

]]></Node>
<StgValue><ssdm name="M_load_45"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %add_ln11_36 = add i32 %mul_ln11_42, %mul_ln11_43

]]></Node>
<StgValue><ssdm name="add_ln11_36"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %M_addr_46 = getelementptr [64 x i32]* %M, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="M_addr_46"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %M_addr_47 = getelementptr [64 x i32]* %M, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="M_addr_47"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="6">
<![CDATA[
:217  %M_load_44 = load i32* %M_addr_44, align 4

]]></Node>
<StgValue><ssdm name="M_load_44"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="6">
<![CDATA[
:219  %M_load_45 = load i32* %M_addr_45, align 4

]]></Node>
<StgValue><ssdm name="M_load_45"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="6">
<![CDATA[
:221  %M_load_46 = load i32* %M_addr_46, align 4

]]></Node>
<StgValue><ssdm name="M_load_46"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="6">
<![CDATA[
:223  %M_load_47 = load i32* %M_addr_47, align 4

]]></Node>
<StgValue><ssdm name="M_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %M_addr_48 = getelementptr [64 x i32]* %M, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="M_addr_48"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %M_addr_49 = getelementptr [64 x i32]* %M, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="M_addr_49"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="6">
<![CDATA[
:221  %M_load_46 = load i32* %M_addr_46, align 4

]]></Node>
<StgValue><ssdm name="M_load_46"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  %mul_ln11_46 = mul nsw i32 %V_In_load_6, %M_load_46

]]></Node>
<StgValue><ssdm name="mul_ln11_46"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="6">
<![CDATA[
:223  %M_load_47 = load i32* %M_addr_47, align 4

]]></Node>
<StgValue><ssdm name="M_load_47"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:224  %mul_ln11_47 = mul nsw i32 %V_In_load_7, %M_load_47

]]></Node>
<StgValue><ssdm name="mul_ln11_47"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:229  %add_ln11_39 = add i32 %mul_ln11_46, %mul_ln11_47

]]></Node>
<StgValue><ssdm name="add_ln11_39"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="6">
<![CDATA[
:234  %M_load_48 = load i32* %M_addr_48, align 4

]]></Node>
<StgValue><ssdm name="M_load_48"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="6">
<![CDATA[
:236  %M_load_49 = load i32* %M_addr_49, align 4

]]></Node>
<StgValue><ssdm name="M_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="301" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %M_addr_50 = getelementptr [64 x i32]* %M, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="M_addr_50"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %M_addr_51 = getelementptr [64 x i32]* %M, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="M_addr_51"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218  %mul_ln11_44 = mul nsw i32 %V_In_load_4, %M_load_44

]]></Node>
<StgValue><ssdm name="mul_ln11_44"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %mul_ln11_45 = mul nsw i32 %V_In_load_5, %M_load_45

]]></Node>
<StgValue><ssdm name="mul_ln11_45"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:227  %add_ln11_37 = add i32 %add_ln11_36, %add_ln11_35

]]></Node>
<StgValue><ssdm name="add_ln11_37"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:228  %add_ln11_38 = add i32 %mul_ln11_44, %mul_ln11_45

]]></Node>
<StgValue><ssdm name="add_ln11_38"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:230  %add_ln11_40 = add i32 %add_ln11_39, %add_ln11_38

]]></Node>
<StgValue><ssdm name="add_ln11_40"/></StgValue>
</operation>

<operation id="308" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:231  %add_ln11_41 = add nsw i32 %add_ln11_40, %add_ln11_37

]]></Node>
<StgValue><ssdm name="add_ln11_41"/></StgValue>
</operation>

<operation id="309" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %V_Out_addr_5 = getelementptr [8 x i32]* %V_Out, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="V_Out_addr_5"/></StgValue>
</operation>

<operation id="310" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:233  store i32 %add_ln11_41, i32* %V_Out_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="311" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="6">
<![CDATA[
:234  %M_load_48 = load i32* %M_addr_48, align 4

]]></Node>
<StgValue><ssdm name="M_load_48"/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:235  %mul_ln11_48 = mul nsw i32 %V_In_load, %M_load_48

]]></Node>
<StgValue><ssdm name="mul_ln11_48"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="6">
<![CDATA[
:236  %M_load_49 = load i32* %M_addr_49, align 4

]]></Node>
<StgValue><ssdm name="M_load_49"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:237  %mul_ln11_49 = mul nsw i32 %V_In_load_1, %M_load_49

]]></Node>
<StgValue><ssdm name="mul_ln11_49"/></StgValue>
</operation>

<operation id="315" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="6">
<![CDATA[
:238  %M_load_50 = load i32* %M_addr_50, align 4

]]></Node>
<StgValue><ssdm name="M_load_50"/></StgValue>
</operation>

<operation id="316" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
:240  %M_load_51 = load i32* %M_addr_51, align 4

]]></Node>
<StgValue><ssdm name="M_load_51"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %add_ln11_42 = add i32 %mul_ln11_48, %mul_ln11_49

]]></Node>
<StgValue><ssdm name="add_ln11_42"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="318" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %M_addr_52 = getelementptr [64 x i32]* %M, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="M_addr_52"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %M_addr_53 = getelementptr [64 x i32]* %M, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="M_addr_53"/></StgValue>
</operation>

<operation id="320" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="6">
<![CDATA[
:238  %M_load_50 = load i32* %M_addr_50, align 4

]]></Node>
<StgValue><ssdm name="M_load_50"/></StgValue>
</operation>

<operation id="321" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:239  %mul_ln11_50 = mul nsw i32 %V_In_load_2, %M_load_50

]]></Node>
<StgValue><ssdm name="mul_ln11_50"/></StgValue>
</operation>

<operation id="322" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
:240  %M_load_51 = load i32* %M_addr_51, align 4

]]></Node>
<StgValue><ssdm name="M_load_51"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:241  %mul_ln11_51 = mul nsw i32 %V_In_load_3, %M_load_51

]]></Node>
<StgValue><ssdm name="mul_ln11_51"/></StgValue>
</operation>

<operation id="324" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="6">
<![CDATA[
:242  %M_load_52 = load i32* %M_addr_52, align 4

]]></Node>
<StgValue><ssdm name="M_load_52"/></StgValue>
</operation>

<operation id="325" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="6">
<![CDATA[
:244  %M_load_53 = load i32* %M_addr_53, align 4

]]></Node>
<StgValue><ssdm name="M_load_53"/></StgValue>
</operation>

<operation id="326" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:251  %add_ln11_43 = add i32 %mul_ln11_50, %mul_ln11_51

]]></Node>
<StgValue><ssdm name="add_ln11_43"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %M_addr_54 = getelementptr [64 x i32]* %M, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="M_addr_54"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %M_addr_55 = getelementptr [64 x i32]* %M, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="M_addr_55"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="6">
<![CDATA[
:242  %M_load_52 = load i32* %M_addr_52, align 4

]]></Node>
<StgValue><ssdm name="M_load_52"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="6">
<![CDATA[
:244  %M_load_53 = load i32* %M_addr_53, align 4

]]></Node>
<StgValue><ssdm name="M_load_53"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="6">
<![CDATA[
:246  %M_load_54 = load i32* %M_addr_54, align 4

]]></Node>
<StgValue><ssdm name="M_load_54"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="6">
<![CDATA[
:248  %M_load_55 = load i32* %M_addr_55, align 4

]]></Node>
<StgValue><ssdm name="M_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="333" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %M_addr_56 = getelementptr [64 x i32]* %M, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="M_addr_56"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %M_addr_57 = getelementptr [64 x i32]* %M, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="M_addr_57"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="6">
<![CDATA[
:246  %M_load_54 = load i32* %M_addr_54, align 4

]]></Node>
<StgValue><ssdm name="M_load_54"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:247  %mul_ln11_54 = mul nsw i32 %V_In_load_6, %M_load_54

]]></Node>
<StgValue><ssdm name="mul_ln11_54"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="6">
<![CDATA[
:248  %M_load_55 = load i32* %M_addr_55, align 4

]]></Node>
<StgValue><ssdm name="M_load_55"/></StgValue>
</operation>

<operation id="338" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:249  %mul_ln11_55 = mul nsw i32 %V_In_load_7, %M_load_55

]]></Node>
<StgValue><ssdm name="mul_ln11_55"/></StgValue>
</operation>

<operation id="339" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %add_ln11_46 = add i32 %mul_ln11_54, %mul_ln11_55

]]></Node>
<StgValue><ssdm name="add_ln11_46"/></StgValue>
</operation>

<operation id="340" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="6">
<![CDATA[
:259  %M_load_56 = load i32* %M_addr_56, align 4

]]></Node>
<StgValue><ssdm name="M_load_56"/></StgValue>
</operation>

<operation id="341" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="6">
<![CDATA[
:261  %M_load_57 = load i32* %M_addr_57, align 4

]]></Node>
<StgValue><ssdm name="M_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="342" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %M_addr_58 = getelementptr [64 x i32]* %M, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="M_addr_58"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %M_addr_59 = getelementptr [64 x i32]* %M, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="M_addr_59"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %mul_ln11_52 = mul nsw i32 %V_In_load_4, %M_load_52

]]></Node>
<StgValue><ssdm name="mul_ln11_52"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %mul_ln11_53 = mul nsw i32 %V_In_load_5, %M_load_53

]]></Node>
<StgValue><ssdm name="mul_ln11_53"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:252  %add_ln11_44 = add i32 %add_ln11_43, %add_ln11_42

]]></Node>
<StgValue><ssdm name="add_ln11_44"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %add_ln11_45 = add i32 %mul_ln11_52, %mul_ln11_53

]]></Node>
<StgValue><ssdm name="add_ln11_45"/></StgValue>
</operation>

<operation id="348" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %add_ln11_47 = add i32 %add_ln11_46, %add_ln11_45

]]></Node>
<StgValue><ssdm name="add_ln11_47"/></StgValue>
</operation>

<operation id="349" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %add_ln11_48 = add nsw i32 %add_ln11_47, %add_ln11_44

]]></Node>
<StgValue><ssdm name="add_ln11_48"/></StgValue>
</operation>

<operation id="350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257  %V_Out_addr_6 = getelementptr [8 x i32]* %V_Out, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="V_Out_addr_6"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:258  store i32 %add_ln11_48, i32* %V_Out_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="6">
<![CDATA[
:259  %M_load_56 = load i32* %M_addr_56, align 4

]]></Node>
<StgValue><ssdm name="M_load_56"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:260  %mul_ln11_56 = mul nsw i32 %V_In_load, %M_load_56

]]></Node>
<StgValue><ssdm name="mul_ln11_56"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="6">
<![CDATA[
:261  %M_load_57 = load i32* %M_addr_57, align 4

]]></Node>
<StgValue><ssdm name="M_load_57"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %mul_ln11_57 = mul nsw i32 %V_In_load_1, %M_load_57

]]></Node>
<StgValue><ssdm name="mul_ln11_57"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="6">
<![CDATA[
:263  %M_load_58 = load i32* %M_addr_58, align 4

]]></Node>
<StgValue><ssdm name="M_load_58"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="6">
<![CDATA[
:265  %M_load_59 = load i32* %M_addr_59, align 4

]]></Node>
<StgValue><ssdm name="M_load_59"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:275  %add_ln11_49 = add i32 %mul_ln11_56, %mul_ln11_57

]]></Node>
<StgValue><ssdm name="add_ln11_49"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %M_addr_60 = getelementptr [64 x i32]* %M, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="M_addr_60"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %M_addr_61 = getelementptr [64 x i32]* %M, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="M_addr_61"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="6">
<![CDATA[
:263  %M_load_58 = load i32* %M_addr_58, align 4

]]></Node>
<StgValue><ssdm name="M_load_58"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:264  %mul_ln11_58 = mul nsw i32 %V_In_load_2, %M_load_58

]]></Node>
<StgValue><ssdm name="mul_ln11_58"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="6">
<![CDATA[
:265  %M_load_59 = load i32* %M_addr_59, align 4

]]></Node>
<StgValue><ssdm name="M_load_59"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %mul_ln11_59 = mul nsw i32 %V_In_load_3, %M_load_59

]]></Node>
<StgValue><ssdm name="mul_ln11_59"/></StgValue>
</operation>

<operation id="365" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="6">
<![CDATA[
:267  %M_load_60 = load i32* %M_addr_60, align 4

]]></Node>
<StgValue><ssdm name="M_load_60"/></StgValue>
</operation>

<operation id="366" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
:269  %M_load_61 = load i32* %M_addr_61, align 4

]]></Node>
<StgValue><ssdm name="M_load_61"/></StgValue>
</operation>

<operation id="367" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %add_ln11_50 = add i32 %mul_ln11_58, %mul_ln11_59

]]></Node>
<StgValue><ssdm name="add_ln11_50"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="368" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %M_addr_62 = getelementptr [64 x i32]* %M, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="M_addr_62"/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %M_addr_63 = getelementptr [64 x i32]* %M, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="M_addr_63"/></StgValue>
</operation>

<operation id="370" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="6">
<![CDATA[
:267  %M_load_60 = load i32* %M_addr_60, align 4

]]></Node>
<StgValue><ssdm name="M_load_60"/></StgValue>
</operation>

<operation id="371" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %mul_ln11_60 = mul nsw i32 %V_In_load_4, %M_load_60

]]></Node>
<StgValue><ssdm name="mul_ln11_60"/></StgValue>
</operation>

<operation id="372" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
:269  %M_load_61 = load i32* %M_addr_61, align 4

]]></Node>
<StgValue><ssdm name="M_load_61"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270  %mul_ln11_61 = mul nsw i32 %V_In_load_5, %M_load_61

]]></Node>
<StgValue><ssdm name="mul_ln11_61"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="6">
<![CDATA[
:271  %M_load_62 = load i32* %M_addr_62, align 4

]]></Node>
<StgValue><ssdm name="M_load_62"/></StgValue>
</operation>

<operation id="375" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="6">
<![CDATA[
:273  %M_load_63 = load i32* %M_addr_63, align 4

]]></Node>
<StgValue><ssdm name="M_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="376" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="6">
<![CDATA[
:271  %M_load_62 = load i32* %M_addr_62, align 4

]]></Node>
<StgValue><ssdm name="M_load_62"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:272  %mul_ln11_62 = mul nsw i32 %V_In_load_6, %M_load_62

]]></Node>
<StgValue><ssdm name="mul_ln11_62"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="6">
<![CDATA[
:273  %M_load_63 = load i32* %M_addr_63, align 4

]]></Node>
<StgValue><ssdm name="M_load_63"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %mul_ln11_63 = mul nsw i32 %V_In_load_7, %M_load_63

]]></Node>
<StgValue><ssdm name="mul_ln11_63"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:279  %add_ln11_53 = add i32 %mul_ln11_62, %mul_ln11_63

]]></Node>
<StgValue><ssdm name="add_ln11_53"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="381" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %M) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_In) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="383" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_Out) nounwind, !map !18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @matrix_vector_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277  %add_ln11_51 = add i32 %add_ln11_50, %add_ln11_49

]]></Node>
<StgValue><ssdm name="add_ln11_51"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %add_ln11_52 = add i32 %mul_ln11_60, %mul_ln11_61

]]></Node>
<StgValue><ssdm name="add_ln11_52"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %add_ln11_54 = add i32 %add_ln11_53, %add_ln11_52

]]></Node>
<StgValue><ssdm name="add_ln11_54"/></StgValue>
</operation>

<operation id="388" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:281  %add_ln11_55 = add nsw i32 %add_ln11_54, %add_ln11_51

]]></Node>
<StgValue><ssdm name="add_ln11_55"/></StgValue>
</operation>

<operation id="389" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:282  %V_Out_addr_7 = getelementptr [8 x i32]* %V_Out, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="V_Out_addr_7"/></StgValue>
</operation>

<operation id="390" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:283  store i32 %add_ln11_55, i32* %V_Out_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="391" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0">
<![CDATA[
:284  ret void

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
