0.7
2020.1
May 27 2020
20:09:33
D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.sim/sim_1/impl/timing/xsim/tb_SOC_IO_time_impl.v,1609030675,verilog,,D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sim_1/new/tb_SOC_IO.v,,ALU_1;CPU_only;RAM32M_HD1;RAM32M_HD10;RAM32M_HD11;RAM32M_HD2;RAM32M_HD3;RAM32M_HD4;RAM32M_HD5;RAM32M_HD6;RAM32M_HD7;RAM32M_HD8;RAM32M_HD9;RAM32M_UNIQ_BASE_;SOC_IO;cpu_clk;cpu_clk_cpu_clk_clk_wiz;data_ram;data_ram__bindec;data_ram__blk_mem_gen_generic_cstr;data_ram__blk_mem_gen_mux;data_ram__blk_mem_gen_prim_width;data_ram__blk_mem_gen_prim_width__parameterized0;data_ram__blk_mem_gen_prim_width__parameterized1;data_ram__blk_mem_gen_prim_width__parameterized10;data_ram__blk_mem_gen_prim_width__parameterized11;data_ram__blk_mem_gen_prim_width__parameterized12;data_ram__blk_mem_gen_prim_width__parameterized13;data_ram__blk_mem_gen_prim_width__parameterized2;data_ram__blk_mem_gen_prim_width__parameterized3;data_ram__blk_mem_gen_prim_width__parameterized4;data_ram__blk_mem_gen_prim_width__parameterized5;data_ram__blk_mem_gen_prim_width__parameterized6;data_ram__blk_mem_gen_prim_width__parameterized7;data_ram__blk_mem_gen_prim_width__parameterized8;data_ram__blk_mem_gen_prim_width__parameterized9;data_ram__blk_mem_gen_prim_wrapper_init;data_ram__blk_mem_gen_prim_wrapper_init__parameterized0;data_ram__blk_mem_gen_prim_wrapper_init__parameterized1;data_ram__blk_mem_gen_prim_wrapper_init__parameterized10;data_ram__blk_mem_gen_prim_wrapper_init__parameterized11;data_ram__blk_mem_gen_prim_wrapper_init__parameterized12;data_ram__blk_mem_gen_prim_wrapper_init__parameterized13;data_ram__blk_mem_gen_prim_wrapper_init__parameterized2;data_ram__blk_mem_gen_prim_wrapper_init__parameterized3;data_ram__blk_mem_gen_prim_wrapper_init__parameterized4;data_ram__blk_mem_gen_prim_wrapper_init__parameterized5;data_ram__blk_mem_gen_prim_wrapper_init__parameterized6;data_ram__blk_mem_gen_prim_wrapper_init__parameterized7;data_ram__blk_mem_gen_prim_wrapper_init__parameterized8;data_ram__blk_mem_gen_prim_wrapper_init__parameterized9;data_ram__blk_mem_gen_top;data_ram__blk_mem_gen_v8_4_4;data_ram__blk_mem_gen_v8_4_4_synth;glbl;inst_mmu;inst_rom;inst_rom__bindec;inst_rom__blk_mem_gen_generic_cstr;inst_rom__blk_mem_gen_mux;inst_rom__blk_mem_gen_prim_width;inst_rom__blk_mem_gen_prim_width__parameterized0;inst_rom__blk_mem_gen_prim_width__parameterized1;inst_rom__blk_mem_gen_prim_width__parameterized10;inst_rom__blk_mem_gen_prim_width__parameterized11;inst_rom__blk_mem_gen_prim_width__parameterized12;inst_rom__blk_mem_gen_prim_width__parameterized13;inst_rom__blk_mem_gen_prim_width__parameterized2;inst_rom__blk_mem_gen_prim_width__parameterized3;inst_rom__blk_mem_gen_prim_width__parameterized4;inst_rom__blk_mem_gen_prim_width__parameterized5;inst_rom__blk_mem_gen_prim_width__parameterized6;inst_rom__blk_mem_gen_prim_width__parameterized7;inst_rom__blk_mem_gen_prim_width__parameterized8;inst_rom__blk_mem_gen_prim_width__parameterized9;inst_rom__blk_mem_gen_prim_wrapper_init;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized0;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized1;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized10;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized11;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized12;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized13;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized2;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized3;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized4;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized5;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized6;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized7;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized8;inst_rom__blk_mem_gen_prim_wrapper_init__parameterized9;inst_rom__blk_mem_gen_top;inst_rom__blk_mem_gen_v8_4_4;inst_rom__blk_mem_gen_v8_4_4_synth;led_interface;mem_or_io_ctl;pc_1;reg_files_1;toggle_switch_interface,,,../../../../../mycpu_design.srcs/sources_1/ip/cpu_clk,,,,,
D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sim_1/new/tb_SOC_IO.v,1609030175,verilog,,,,tb_SOC_IO,,,../../../../../mycpu_design.srcs/sources_1/ip/cpu_clk,,,,,
D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sim_1/new/tb_datapath_1.v,1606564758,verilog,,,,tb_datapath_1,,,,,,,,
