{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1551285411701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1551285411702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 27 17:36:51 2019 " "Processing started: Wed Feb 27 17:36:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1551285411702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1551285411702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Perudo_Datapath -c Perudo_Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Perudo_Datapath -c Perudo_Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1551285411702 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1551285412723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file perudo_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 perudo_package " "Found design unit 1: perudo_package" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/perudo_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1551285413594 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 perudo_package-body " "Found design unit 2: perudo_package-body" {  } { { "perudo_package.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/perudo_package.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1551285413594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1551285413594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Datapath-RTL " "Found design unit 1: Perudo_Datapath-RTL" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1551285413604 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Datapath " "Found entity 1: Perudo_Datapath" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1551285413604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1551285413604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Perudo_Datapath " "Elaborating entity \"Perudo_Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1551285413704 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PARTITA_INIZIATA Perudo_Datapath.vhd(80) " "VHDL Process Statement warning at Perudo_Datapath.vhd(80): inferring latch(es) for signal or variable \"PARTITA_INIZIATA\", which holds its previous value in one or more paths through the process" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1551285413731 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_turno_giocatore Perudo_Datapath.vhd(100) " "VHDL Process Statement warning at Perudo_Datapath.vhd(100): signal \"indice_turno_giocatore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413731 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "giocatori_in_campo Perudo_Datapath.vhd(100) " "VHDL Process Statement warning at Perudo_Datapath.vhd(100): signal \"giocatori_in_campo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413731 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "giocatori_in_campo Perudo_Datapath.vhd(101) " "VHDL Process Statement warning at Perudo_Datapath.vhd(101): signal \"giocatori_in_campo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413734 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_turno_giocatore Perudo_Datapath.vhd(101) " "VHDL Process Statement warning at Perudo_Datapath.vhd(101): signal \"indice_turno_giocatore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413734 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "giocatori_in_campo Perudo_Datapath.vhd(104) " "VHDL Process Statement warning at Perudo_Datapath.vhd(104): signal \"giocatori_in_campo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413734 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_turno_giocatore Perudo_Datapath.vhd(104) " "VHDL Process Statement warning at Perudo_Datapath.vhd(104): signal \"indice_turno_giocatore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413735 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_giocatori_in_campo Perudo_Datapath.vhd(105) " "VHDL Process Statement warning at Perudo_Datapath.vhd(105): signal \"numero_giocatori_in_campo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413735 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_giocatori_in_campo Perudo_Datapath.vhd(108) " "VHDL Process Statement warning at Perudo_Datapath.vhd(108): signal \"numero_giocatori_in_campo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413735 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_turno_giocatore Perudo_Datapath.vhd(112) " "VHDL Process Statement warning at Perudo_Datapath.vhd(112): signal \"indice_turno_giocatore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413736 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_giocatori_in_campo Perudo_Datapath.vhd(112) " "VHDL Process Statement warning at Perudo_Datapath.vhd(112): signal \"numero_giocatori_in_campo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413738 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "giocatori_in_campo Perudo_Datapath.vhd(113) " "VHDL Process Statement warning at Perudo_Datapath.vhd(113): signal \"giocatori_in_campo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413739 "|Perudo_Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "giocatori_in_campo Perudo_Datapath.vhd(97) " "VHDL Process Statement warning at Perudo_Datapath.vhd(97): inferring latch(es) for signal or variable \"giocatori_in_campo\", which holds its previous value in one or more paths through the process" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1551285413743 "|Perudo_Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numero_giocatori_in_campo Perudo_Datapath.vhd(97) " "VHDL Process Statement warning at Perudo_Datapath.vhd(97): inferring latch(es) for signal or variable \"numero_giocatori_in_campo\", which holds its previous value in one or more paths through the process" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1551285413749 "|Perudo_Datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FINE_PARTITA Perudo_Datapath.vhd(97) " "VHDL Process Statement warning at Perudo_Datapath.vhd(97): inferring latch(es) for signal or variable \"FINE_PARTITA\", which holds its previous value in one or more paths through the process" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1551285413749 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_turno_giocatore Perudo_Datapath.vhd(121) " "VHDL Process Statement warning at Perudo_Datapath.vhd(121): signal \"indice_turno_giocatore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413750 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numero_giocatori_in_campo Perudo_Datapath.vhd(121) " "VHDL Process Statement warning at Perudo_Datapath.vhd(121): signal \"numero_giocatori_in_campo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413750 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_turno_giocatore Perudo_Datapath.vhd(125) " "VHDL Process Statement warning at Perudo_Datapath.vhd(125): signal \"indice_turno_giocatore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413750 "|Perudo_Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_turno_giocatore Perudo_Datapath.vhd(135) " "VHDL Process Statement warning at Perudo_Datapath.vhd(135): signal \"indice_turno_giocatore\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1551285413751 "|Perudo_Datapath"}
{ "Error" "EVRFX_VHDL_VALUE_OUTSIDE_CONSTRAINT" "0 1 to 5 Perudo_Datapath.vhd(156) " "VHDL error at Perudo_Datapath.vhd(156): value \"0\" is outside the target constraint range (1 to 5)" {  } { { "Perudo_Datapath.vhd" "" { Text "H:/Ingegneria Informatica/Ingegneria Informatica M/Sistemi Digitali/Progetto Perudo/Perudo_FPGA/Simulazione componenti/Perudo_Datapath.vhd" 156 0 0 } }  } 0 10528 "VHDL error at %3!s!: value \"%1!s!\" is outside the target constraint range (%2!s!)" 0 0 "" 0 -1 1551285413751 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1551285413756 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1551285413985 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 27 17:36:53 2019 " "Processing ended: Wed Feb 27 17:36:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1551285413985 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1551285413985 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1551285413985 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1551285413985 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1551285414688 ""}
