{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/221 re (Done on website already).pdf"}, "page_content": "controlling respective charging of a first capacitor, a sec- ond capacitor, and a third capacitor of the SDGD sub- system to charge the first capacitor to a first voltage that is higher than a second voltage of the second capacitor before the third capacitor is charged to a third voltage that facilitates switching the first power switch from a first switch state to a second switch state, wherein the controlling of the respective charging of the first capaci- tor, the second capacitor, and the third capacitor facili- tates maintaining the first power switch in the first switch state during initiation of the SDGD subsystem until the SDGD subsystem is operating in steady state; and 45 50\n\nsupplying a defined positive voltage signal to a comparator of the SDGD subsystem to facilitate controlling switch- ing of a second power switch of the subset of power switches that is associated with the comparator to switch the second power switch from an on state to an off state at or substantially close to a zero-voltage-crossing point at a half-cycle associated with the input power signal.\n\n14. The method of claim 13, further comprising:\n\n60\n\ncontrolling at least one of a first high-side power switch or at least one other high-side power switch to switch from an off state to an on state in response to receiving a forward-biased voltage that satisfies an applicable defined gate threshold switching voltage level; and\n\npro- vide a defined positive voltage signal to a comparator of the SDGD subsystem to facilitate control of a second power switch of the subset of power switches that is associated with the comparator to switch the second\n\ncontrolling at least one of a first low-side power switch or at least one other low-side power switch to switch from\n\ninput\n\nhas\n\nrectified\n\nin\n\ninput\n\nof\n\n20\n\n30\n\n35\n\n40\n\n65\n\n15.\n\nhas 18. A self-driven synchronous rectifier device, comprising:\n\na self-driven gate-drive (SDGD) subsystem that is config-", "type": "Document"}}