OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      32236.6 u
average displacement        4.6 u
max displacement           62.7 u
original HPWL          387501.1 u
legalized HPWL         419605.6 u
delta HPWL                    8 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 6970 cells, 165 terminals, 6178 edges and 23389 pins.
[INFO DPO-0109] Network stats: inst 7135, edges 6178, pins 23389
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 50400 10080 units.
[INFO DPO-0320] Collected 1163 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 5972 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2240, 10080) - (1675520, 1673280)
[INFO DPO-0310] Assigned 5972 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 8.391898e+08.
[INFO DPO-0302] End of matching; objective is 8.384548e+08, improvement is 0.09 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 8.322656e+08.
[INFO DPO-0307] End of global swaps; objective is 8.322656e+08, improvement is 0.74 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 8.304586e+08.
[INFO DPO-0309] End of vertical swaps; objective is 8.304586e+08, improvement is 0.22 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 8.289571e+08.
[INFO DPO-0305] End of reordering; objective is 8.289571e+08, improvement is 0.18 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 119440 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 119440, swaps 19845, moves 25376 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.086645e+08, Scratch cost 8.035363e+08, Incremental cost 8.035363e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.035363e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.63 percent.
[INFO DPO-0328] End of random improver; improvement is 0.634150 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 2960 cell orientations for row compatibility.
[INFO DPO-0383] Performed 1318 cell flips.
[INFO DPO-0384] End of flipping; objective is 8.159524e+08, improvement is 0.96 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           419605.6 u
Final HPWL              407523.3 u
Delta HPWL                  -2.9 %

[INFO DPL-0020] Mirrored 278 instances
[INFO DPL-0021] HPWL before          407523.3 u
[INFO DPL-0022] HPWL after           407110.4 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place check_setup
--------------------------------------------------------------------------

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -498.28

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -3.25

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -3.25

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: _11283_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.07    0.16    0.19    2.19 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net65 (net)
                  0.16    0.00    2.19 v _08998_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_12)
    32    0.32    0.21    0.16    2.35 ^ _08998_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_12)
                                         _00000_ (net)
                  0.21    0.00    2.35 ^ _11283_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.35   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _11283_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  2.11   slack (MET)


Startpoint: _11211_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _11211_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _11211_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.36    0.36 v _11211_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][14] (net)
                  0.06    0.00    0.36 v _11211_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _11211_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: _11264_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.07    0.16    0.19    2.19 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net65 (net)
                  0.16    0.00    2.19 v _08998_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_12)
    32    0.32    0.21    0.16    2.35 ^ _08998_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_12)
                                         _00000_ (net)
                  0.21    0.02    2.37 ^ _11264_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _11264_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  7.72   slack (MET)


Startpoint: instr[1] (input port clocked by clk)
Endpoint: aluout[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.00    0.00    2.00 ^ instr[1] (in)
                                         instr[1] (net)
                  0.00    0.00    2.00 ^ input12/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.04    0.17    0.39    2.39 ^ input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net12 (net)
                  0.17    0.00    2.39 ^ _06065_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    10    0.11    0.22    0.24    2.64 ^ _06065_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _01679_ (net)
                  0.22    0.00    2.64 ^ _06076_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
    76    1.21    2.15    1.33    3.97 ^ _06076_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _01690_ (net)
                  2.19    0.17    4.14 ^ _06266_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    62    0.83    1.48    0.93    5.07 v _06266_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _01876_ (net)
                  1.50    0.08    5.15 v _06916_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.04    0.16    0.49    5.64 v _06916_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _02467_ (net)
                  0.16    0.00    5.64 v _06917_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.12    0.30    0.22    5.86 ^ _06917_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _02468_ (net)
                  0.30    0.00    5.86 ^ _07103_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     2    0.01    0.52    0.16    6.03 v _07103_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _02633_ (net)
                  0.52    0.00    6.03 v _07152_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.13    0.35    6.38 v _07152_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _04997_ (net)
                  0.13    0.00    6.38 v _07153_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.10    0.23    6.61 v _07153_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02677_ (net)
                  0.10    0.00    6.61 v _07154_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.14    0.36    6.97 ^ _07154_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _04895_ (net)
                  0.14    0.00    6.97 ^ _07155_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    7.02 v _07155_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _04899_ (net)
                  0.06    0.00    7.02 v _10645_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.29    7.31 v _10645_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _05153_ (net)
                  0.17    0.00    7.31 v _07873_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.17    7.48 v _07873_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03322_ (net)
                  0.05    0.00    7.48 v _07874_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.26    7.74 v _07874_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _03323_ (net)
                  0.09    0.00    7.74 v _07875_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.06    0.18    7.92 v _07875_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _03324_ (net)
                  0.06    0.00    7.92 v _07876_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.01    0.11    0.28    8.20 v _07876_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _03325_ (net)
                  0.11    0.00    8.20 v _07889_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    8.35 v _07889_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03338_ (net)
                  0.06    0.00    8.35 v _07890_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.03    0.32    0.22    8.57 ^ _07890_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03339_ (net)
                  0.32    0.00    8.57 ^ _08495_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.03    0.14    0.22    8.79 ^ _08495_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03919_ (net)
                  0.14    0.00    8.79 ^ _08526_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.21    0.10    8.89 v _08526_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _03947_ (net)
                  0.21    0.00    8.89 v _08527_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.18    0.15    9.04 ^ _08527_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03948_ (net)
                  0.18    0.00    9.04 ^ _08528_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.10    0.08    9.11 v _08528_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03949_ (net)
                  0.10    0.00    9.12 v _08560_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15    9.27 v _08560_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03978_ (net)
                  0.05    0.00    9.27 v _08561_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    9.46 v _08561_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _03979_ (net)
                  0.08    0.00    9.46 v _08562_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.21    0.14    9.60 ^ _08562_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _04935_ (net)
                  0.21    0.00    9.60 ^ _10590_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.20    0.33    9.93 ^ _10590_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _04938_ (net)
                  0.20    0.00    9.93 ^ _08576_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.12   10.05 ^ _08576_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _03992_ (net)
                  0.06    0.00   10.05 ^ _08578_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.17   10.22 ^ _08578_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03994_ (net)
                  0.08    0.00   10.22 ^ _08579_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     2    0.02    0.39    0.14   10.36 v _08579_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _03995_ (net)
                  0.39    0.00   10.36 v _08591_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.21   10.57 v _08591_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net85 (net)
                  0.05    0.00   10.57 v output85/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.13    0.68   11.25 v output85/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         aluout[27] (net)
                  0.13    0.00   11.25 v aluout[27] (out)
                                 11.25   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                -11.25   data arrival time
-----------------------------------------------------------------------------
                                 -3.25   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: _11264_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.07    0.16    0.19    2.19 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net65 (net)
                  0.16    0.00    2.19 v _08998_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_12)
    32    0.32    0.21    0.16    2.35 ^ _08998_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_12)
                                         _00000_ (net)
                  0.21    0.02    2.37 ^ _11264_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _11264_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  7.72   slack (MET)


Startpoint: instr[1] (input port clocked by clk)
Endpoint: aluout[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.00    0.00    2.00 ^ instr[1] (in)
                                         instr[1] (net)
                  0.00    0.00    2.00 ^ input12/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.04    0.17    0.39    2.39 ^ input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net12 (net)
                  0.17    0.00    2.39 ^ _06065_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
    10    0.11    0.22    0.24    2.64 ^ _06065_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _01679_ (net)
                  0.22    0.00    2.64 ^ _06076_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
    76    1.21    2.15    1.33    3.97 ^ _06076_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _01690_ (net)
                  2.19    0.17    4.14 ^ _06266_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    62    0.83    1.48    0.93    5.07 v _06266_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _01876_ (net)
                  1.50    0.08    5.15 v _06916_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.04    0.16    0.49    5.64 v _06916_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _02467_ (net)
                  0.16    0.00    5.64 v _06917_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.12    0.30    0.22    5.86 ^ _06917_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _02468_ (net)
                  0.30    0.00    5.86 ^ _07103_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     2    0.01    0.52    0.16    6.03 v _07103_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _02633_ (net)
                  0.52    0.00    6.03 v _07152_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.13    0.35    6.38 v _07152_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _04997_ (net)
                  0.13    0.00    6.38 v _07153_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.10    0.23    6.61 v _07153_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02677_ (net)
                  0.10    0.00    6.61 v _07154_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.03    0.14    0.36    6.97 ^ _07154_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _04895_ (net)
                  0.14    0.00    6.97 ^ _07155_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    7.02 v _07155_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _04899_ (net)
                  0.06    0.00    7.02 v _10645_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.17    0.29    7.31 v _10645_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _05153_ (net)
                  0.17    0.00    7.31 v _07873_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.17    7.48 v _07873_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03322_ (net)
                  0.05    0.00    7.48 v _07874_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.26    7.74 v _07874_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _03323_ (net)
                  0.09    0.00    7.74 v _07875_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.06    0.18    7.92 v _07875_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _03324_ (net)
                  0.06    0.00    7.92 v _07876_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.01    0.11    0.28    8.20 v _07876_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _03325_ (net)
                  0.11    0.00    8.20 v _07889_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    8.35 v _07889_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03338_ (net)
                  0.06    0.00    8.35 v _07890_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.03    0.32    0.22    8.57 ^ _07890_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03339_ (net)
                  0.32    0.00    8.57 ^ _08495_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.03    0.14    0.22    8.79 ^ _08495_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03919_ (net)
                  0.14    0.00    8.79 ^ _08526_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.21    0.10    8.89 v _08526_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _03947_ (net)
                  0.21    0.00    8.89 v _08527_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.18    0.15    9.04 ^ _08527_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03948_ (net)
                  0.18    0.00    9.04 ^ _08528_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.10    0.08    9.11 v _08528_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03949_ (net)
                  0.10    0.00    9.12 v _08560_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15    9.27 v _08560_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03978_ (net)
                  0.05    0.00    9.27 v _08561_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    9.46 v _08561_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _03979_ (net)
                  0.08    0.00    9.46 v _08562_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.21    0.14    9.60 ^ _08562_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _04935_ (net)
                  0.21    0.00    9.60 ^ _10590_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.20    0.33    9.93 ^ _10590_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _04938_ (net)
                  0.20    0.00    9.93 ^ _08576_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.12   10.05 ^ _08576_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _03992_ (net)
                  0.06    0.00   10.05 ^ _08578_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.17   10.22 ^ _08578_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03994_ (net)
                  0.08    0.00   10.22 ^ _08579_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     2    0.02    0.39    0.14   10.36 v _08579_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _03995_ (net)
                  0.39    0.00   10.36 v _08591_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.21   10.57 v _08591_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net85 (net)
                  0.05    0.00   10.57 v output85/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.13    0.68   11.25 v output85/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         aluout[27] (net)
                  0.13    0.00   11.25 v aluout[27] (out)
                                 11.25   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                -11.25   data arrival time
-----------------------------------------------------------------------------
                                 -3.25   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.24506597220897675

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0875

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.024708587676286697

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.8416000008583069

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0294

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 687

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
11.2466

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-3.2466

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-28.867391

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.37e-01   1.65e-02   3.10e-07   1.53e-01  36.6%
Combinational          1.95e-01   7.07e-02   1.45e-06   2.65e-01  63.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.31e-01   8.73e-02   1.76e-06   4.18e-01 100.0%
                          79.1%      20.9%       0.0%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 321141 u^2 46% utilization.

Elapsed time: 0:02.42[h:]min:sec. CPU time: user 2.38 sys 0.03 (99%). Peak memory: 160736KB.
