<profile>

<section name = "Vitis HLS Report for 'real_matmul'" level="0">
<item name = "Date">Mon Feb  5 22:57:14 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">real_proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1702501, 1702501, 17.025 ms, 17.025 ms, 1702502, 1702502, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179">real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1, 603, 603, 6.030 us, 6.030 us, 603, 603, no</column>
<column name="grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190">real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2, 613, 613, 6.130 us, 6.130 us, 613, 613, no</column>
<column name="grp_PerformMatrixCalculation_fu_202">PerformMatrixCalculation, 102, 102, 1.020 us, 1.020 us, 102, 102, no</column>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215">real_matmul_Pipeline_VITIS_LOOP_78_1, 26, 26, 0.260 us, 0.260 us, 26, 26, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CallBlockMatmul">1702500, 1702500, 1362, -, -, 1250, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 159, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 150, 26303, 21932, -</column>
<column name="Memory">8, -, 16, 4, 0</column>
<column name="Multiplexer">-, -, -, 642, -</column>
<column name="Register">-, -, 388, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 68, 25, 42, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_PerformMatrixCalculation_fu_202">PerformMatrixCalculation, 0, 150, 24536, 19575, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 2, 0, 855, 831, 0</column>
<column name="mul_7ns_10ns_16_1_1_U1836">mul_7ns_10ns_16_1_1, 0, 0, 0, 63, 0</column>
<column name="grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179">real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1, 0, 0, 52, 145, 0</column>
<column name="grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190">real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2, 0, 0, 282, 418, 0</column>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215">real_matmul_Pipeline_VITIS_LOOP_78_1, 0, 0, 332, 476, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_5ns_9s_13ns_14_4_1_U1837">mac_muladd_5ns_9s_13ns_14_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="MatA_BRAM_U">MatA_BRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 150, 16, 1, 2400</column>
<column name="MatA_BRAM_1_U">MatA_BRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 150, 16, 1, 2400</column>
<column name="MatA_BRAM_2_U">MatA_BRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 150, 16, 1, 2400</column>
<column name="MatA_BRAM_3_U">MatA_BRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 150, 16, 1, 2400</column>
<column name="MatB_BRAM_U">MatA_BRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 150, 16, 1, 2400</column>
<column name="MatB_BRAM_1_U">MatA_BRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 150, 16, 1, 2400</column>
<column name="MatB_BRAM_2_U">MatA_BRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 150, 16, 1, 2400</column>
<column name="MatB_BRAM_3_U">MatA_BRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 150, 16, 1, 2400</column>
<column name="MatC_BRAM_U">MatC_BRAM_RAM_AUTO_1R1W, 0, 16, 4, 0, 16, 16, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln29_2_fu_353_p2">+, 0, 0, 12, 11, 1</column>
<column name="add_ln29_fu_246_p2">+, 0, 0, 29, 22, 12</column>
<column name="add_ln30_fu_309_p2">+, 0, 0, 71, 64, 64</column>
<column name="counter_2_fu_258_p2">+, 0, 0, 12, 11, 1</column>
<column name="icmp_ln29_1_fu_359_p2">icmp, 0, 0, 12, 11, 6</column>
<column name="icmp_ln29_fu_252_p2">icmp, 0, 0, 12, 11, 11</column>
<column name="select_ln29_fu_365_p3">select, 0, 0, 11, 1, 11</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MatA_BRAM_1_address0">14, 3, 8, 24</column>
<column name="MatA_BRAM_1_ce0">14, 3, 1, 3</column>
<column name="MatA_BRAM_1_ce1">9, 2, 1, 2</column>
<column name="MatA_BRAM_1_we0">9, 2, 1, 2</column>
<column name="MatA_BRAM_2_address0">14, 3, 8, 24</column>
<column name="MatA_BRAM_2_ce0">14, 3, 1, 3</column>
<column name="MatA_BRAM_2_ce1">9, 2, 1, 2</column>
<column name="MatA_BRAM_2_we0">9, 2, 1, 2</column>
<column name="MatA_BRAM_3_address0">14, 3, 8, 24</column>
<column name="MatA_BRAM_3_ce0">14, 3, 1, 3</column>
<column name="MatA_BRAM_3_ce1">9, 2, 1, 2</column>
<column name="MatA_BRAM_3_we0">9, 2, 1, 2</column>
<column name="MatA_BRAM_address0">14, 3, 8, 24</column>
<column name="MatA_BRAM_ce0">14, 3, 1, 3</column>
<column name="MatA_BRAM_ce1">9, 2, 1, 2</column>
<column name="MatA_BRAM_we0">9, 2, 1, 2</column>
<column name="MatB_BRAM_1_address0">14, 3, 8, 24</column>
<column name="MatB_BRAM_1_ce0">14, 3, 1, 3</column>
<column name="MatB_BRAM_1_ce1">9, 2, 1, 2</column>
<column name="MatB_BRAM_1_we0">9, 2, 1, 2</column>
<column name="MatB_BRAM_2_address0">14, 3, 8, 24</column>
<column name="MatB_BRAM_2_ce0">14, 3, 1, 3</column>
<column name="MatB_BRAM_2_ce1">9, 2, 1, 2</column>
<column name="MatB_BRAM_2_we0">9, 2, 1, 2</column>
<column name="MatB_BRAM_3_address0">14, 3, 8, 24</column>
<column name="MatB_BRAM_3_ce0">14, 3, 1, 3</column>
<column name="MatB_BRAM_3_ce1">9, 2, 1, 2</column>
<column name="MatB_BRAM_3_we0">9, 2, 1, 2</column>
<column name="MatB_BRAM_address0">14, 3, 8, 24</column>
<column name="MatB_BRAM_ce0">14, 3, 1, 3</column>
<column name="MatB_BRAM_ce1">9, 2, 1, 2</column>
<column name="MatB_BRAM_we0">9, 2, 1, 2</column>
<column name="MatC_BRAM_address0">14, 3, 4, 12</column>
<column name="MatC_BRAM_ce0">14, 3, 1, 3</column>
<column name="MatC_BRAM_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">100, 20, 1, 20</column>
<column name="counter_fu_114">9, 2, 11, 22</column>
<column name="mem_ARADDR">20, 4, 64, 256</column>
<column name="mem_ARLEN">20, 4, 32, 128</column>
<column name="mem_ARVALID">20, 4, 1, 4</column>
<column name="mem_AWVALID">9, 2, 1, 2</column>
<column name="mem_BREADY">9, 2, 1, 2</column>
<column name="mem_RREADY">14, 3, 1, 3</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="phi_mul_fu_110">9, 2, 22, 44</column>
<column name="phi_urem_fu_106">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="MatA_DRAM_read_reg_425">64, 0, 64, 0</column>
<column name="MatB_DRAM_read_reg_420">64, 0, 64, 0</column>
<column name="MatC_DRAM_read_reg_415">64, 0, 64, 0</column>
<column name="add_ln30_1_reg_469">14, 0, 14, 0</column>
<column name="ap_CS_fsm">19, 0, 19, 0</column>
<column name="counter_1_reg_430">11, 0, 11, 0</column>
<column name="counter_fu_114">11, 0, 11, 0</column>
<column name="empty_24_reg_474">6, 0, 6, 0</column>
<column name="grp_PerformMatrixCalculation_fu_202_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_ln30_reg_448">16, 0, 16, 0</column>
<column name="phi_mul_fu_110">22, 0, 22, 0</column>
<column name="phi_urem_fu_106">11, 0, 11, 0</column>
<column name="shl_ln_reg_443">5, 0, 7, 2</column>
<column name="tmp_1_reg_479">14, 0, 15, 1</column>
<column name="trunc_ln_reg_453">63, 0, 63, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, real_matmul, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, real_matmul, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, real_matmul, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
