{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652254956295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652254956296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 13:12:36 2022 " "Processing started: Wed May 11 13:12:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652254956296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254956296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254956296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652254956927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652254956927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6-SE6_Arc " "Found design unit 1: SE6-SE6_Arc" {  } { { "SE6.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/SE6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967386 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6 " "Found entity 1: SE6" {  } { { "SE6.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/SE6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_sixteenbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_sixteenbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_SixteenBit-arch " "Found design unit 1: register_SixteenBit-arch" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967388 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_SixteenBit " "Found entity 1: register_SixteenBit" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_onebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_onebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_OneBit-arch " "Found design unit 1: register_OneBit-arch" {  } { { "register_OneBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_OneBit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967389 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_OneBit " "Found entity 1: register_OneBit" {  } { { "register_OneBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_OneBit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behave " "Found design unit 1: register_file-behave" {  } { { "register_file.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967543 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behave " "Found design unit 1: RAM-behave" {  } { { "RAM.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/RAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967545 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand16-behave " "Found design unit 1: nand16-behave" {  } { { "nand16.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/nand16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967546 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand16 " "Found entity 1: nand16" {  } { { "nand16.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/nand16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1-arc " "Found design unit 1: Mux2x1-arc" {  } { { "Mux2x1.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/Mux2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967547 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/Mux2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-dp_arc " "Found design unit 1: datapath-dp_arc" {  } { { "datapath.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967549 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-behave " "Found design unit 1: control_path-behave" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967552 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "ALU.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967553 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16Bit-arc " "Found design unit 1: adder16Bit-arc" {  } { { "adder16Bit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/adder16Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967732 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder16Bit " "Found entity 1: adder16Bit" {  } { { "adder16Bit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/adder16Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_logic-behave " "Found design unit 1: adder_logic-behave" {  } { { "adder_logic.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/adder_logic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967735 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_logic " "Found entity 1: adder_logic" {  } { { "adder_logic.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/adder_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254967735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254967735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652254968106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_SixteenBit register_SixteenBit:program_counter " "Elaborating entity \"register_SixteenBit\" for hierarchy \"register_SixteenBit:program_counter\"" {  } { { "datapath.vhd" "program_counter" { Text "D:/CS 232 Lab/IITB-RISC/datapath.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254968132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"RAM:memory\"" {  } { { "datapath.vhd" "memory" { Text "D:/CS 232 Lab/IITB-RISC/datapath.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254968144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:registerFile " "Elaborating entity \"register_file\" for hierarchy \"register_file:registerFile\"" {  } { { "datapath.vhd" "registerFile" { Text "D:/CS 232 Lab/IITB-RISC/datapath.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254968150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_OneBit register_OneBit:carryFlag " "Elaborating entity \"register_OneBit\" for hierarchy \"register_OneBit:carryFlag\"" {  } { { "datapath.vhd" "carryFlag" { Text "D:/CS 232 Lab/IITB-RISC/datapath.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254968154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:a " "Elaborating entity \"alu\" for hierarchy \"alu:a\"" {  } { { "datapath.vhd" "a" { Text "D:/CS 232 Lab/IITB-RISC/datapath.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254968157 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_a ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"c_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652254968165 "|datapath|alu:a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_s ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"c_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652254968165 "|datapath|alu:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand16 alu:a\|nand16:N1 " "Elaborating entity \"nand16\" for hierarchy \"alu:a\|nand16:N1\"" {  } { { "ALU.vhd" "N1" { Text "D:/CS 232 Lab/IITB-RISC/ALU.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254968259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16Bit alu:a\|adder16Bit:A1 " "Elaborating entity \"adder16Bit\" for hierarchy \"alu:a\|adder16Bit:A1\"" {  } { { "ALU.vhd" "A1" { Text "D:/CS 232 Lab/IITB-RISC/ALU.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254968274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_logic alu:a\|adder16Bit:A1\|adder_logic:\\level1:15:GP1 " "Elaborating entity \"adder_logic\" for hierarchy \"alu:a\|adder16Bit:A1\|adder_logic:\\level1:15:GP1\"" {  } { { "adder16Bit.vhd" "\\level1:15:GP1" { Text "D:/CS 232 Lab/IITB-RISC/adder16Bit.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254968359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path control_path:state_machine " "Elaborating entity \"control_path\" for hierarchy \"control_path:state_machine\"" {  } { { "datapath.vhd" "state_machine" { Text "D:/CS 232 Lab/IITB-RISC/datapath.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254968435 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig control_path.vhd(222) " "VHDL Process Statement warning at control_path.vhd(222): signal \"sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652254968442 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig control_path.vhd(250) " "VHDL Process Statement warning at control_path.vhd(250): signal \"sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652254968443 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_wen control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"c_wen\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968455 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_wen control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"z_wen\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968455 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_wen control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"pc_wen\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968455 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1_wen control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"t1_wen\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968455 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2_wen control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"t2_wen\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968456 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t3_wen control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"t3_wen\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968456 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_wen control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"rf_wen\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968456 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_wen control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"mem_wen\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968456 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_add control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"mem_add\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968456 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir_in control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"ir_in\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968457 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_code control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"op_code\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968457 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a1 control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"rf_a1\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968457 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"alu_a\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968458 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"alu_b\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968458 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_oper control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"alu_oper\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968458 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_in control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"pc_in\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968458 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a2 control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"rf_a2\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968459 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1_in control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"t1_in\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968459 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2_in control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"t2_in\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968459 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"sig\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968459 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_d3 control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"rf_d3\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968460 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a3 control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968460 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_din control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"mem_din\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968460 "|datapath|control_path:state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t3_in control_path.vhd(58) " "VHDL Process Statement warning at control_path.vhd(58): inferring latch(es) for signal or variable \"t3_in\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652254968460 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[0\] control_path.vhd(58) " "Inferred latch for \"t3_in\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968475 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[1\] control_path.vhd(58) " "Inferred latch for \"t3_in\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968476 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[2\] control_path.vhd(58) " "Inferred latch for \"t3_in\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968476 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[3\] control_path.vhd(58) " "Inferred latch for \"t3_in\[3\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968476 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[4\] control_path.vhd(58) " "Inferred latch for \"t3_in\[4\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968476 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[5\] control_path.vhd(58) " "Inferred latch for \"t3_in\[5\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968477 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[6\] control_path.vhd(58) " "Inferred latch for \"t3_in\[6\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968477 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[7\] control_path.vhd(58) " "Inferred latch for \"t3_in\[7\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968477 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[8\] control_path.vhd(58) " "Inferred latch for \"t3_in\[8\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968477 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[9\] control_path.vhd(58) " "Inferred latch for \"t3_in\[9\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968477 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[10\] control_path.vhd(58) " "Inferred latch for \"t3_in\[10\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968477 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[11\] control_path.vhd(58) " "Inferred latch for \"t3_in\[11\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968478 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[12\] control_path.vhd(58) " "Inferred latch for \"t3_in\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968478 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[13\] control_path.vhd(58) " "Inferred latch for \"t3_in\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968478 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[14\] control_path.vhd(58) " "Inferred latch for \"t3_in\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968478 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[15\] control_path.vhd(58) " "Inferred latch for \"t3_in\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968478 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[0\] control_path.vhd(58) " "Inferred latch for \"mem_din\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968479 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[1\] control_path.vhd(58) " "Inferred latch for \"mem_din\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968479 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[2\] control_path.vhd(58) " "Inferred latch for \"mem_din\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968479 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[3\] control_path.vhd(58) " "Inferred latch for \"mem_din\[3\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968479 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[4\] control_path.vhd(58) " "Inferred latch for \"mem_din\[4\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968480 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[5\] control_path.vhd(58) " "Inferred latch for \"mem_din\[5\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968480 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[6\] control_path.vhd(58) " "Inferred latch for \"mem_din\[6\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968480 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[7\] control_path.vhd(58) " "Inferred latch for \"mem_din\[7\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968480 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[8\] control_path.vhd(58) " "Inferred latch for \"mem_din\[8\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968480 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[9\] control_path.vhd(58) " "Inferred latch for \"mem_din\[9\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968481 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[10\] control_path.vhd(58) " "Inferred latch for \"mem_din\[10\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968481 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[11\] control_path.vhd(58) " "Inferred latch for \"mem_din\[11\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968481 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[12\] control_path.vhd(58) " "Inferred latch for \"mem_din\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968481 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[13\] control_path.vhd(58) " "Inferred latch for \"mem_din\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968481 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[14\] control_path.vhd(58) " "Inferred latch for \"mem_din\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968482 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[15\] control_path.vhd(58) " "Inferred latch for \"mem_din\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968482 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[0\] control_path.vhd(58) " "Inferred latch for \"rf_a3\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968482 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[1\] control_path.vhd(58) " "Inferred latch for \"rf_a3\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968482 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[2\] control_path.vhd(58) " "Inferred latch for \"rf_a3\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968483 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[0\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968483 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[1\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968483 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[2\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968483 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[3\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[3\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968484 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[4\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[4\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968484 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[5\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[5\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968484 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[6\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[6\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968485 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[7\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[7\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968485 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[8\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[8\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968485 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[9\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[9\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968486 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[10\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[10\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968486 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[11\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[11\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968486 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[12\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968487 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[13\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968487 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[14\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968487 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[15\] control_path.vhd(58) " "Inferred latch for \"rf_d3\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968488 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[0\] control_path.vhd(58) " "Inferred latch for \"sig\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968488 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[1\] control_path.vhd(58) " "Inferred latch for \"sig\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968488 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[2\] control_path.vhd(58) " "Inferred latch for \"sig\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968489 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[3\] control_path.vhd(58) " "Inferred latch for \"sig\[3\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968489 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[4\] control_path.vhd(58) " "Inferred latch for \"sig\[4\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968489 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[5\] control_path.vhd(58) " "Inferred latch for \"sig\[5\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968490 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[6\] control_path.vhd(58) " "Inferred latch for \"sig\[6\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968490 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[7\] control_path.vhd(58) " "Inferred latch for \"sig\[7\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968490 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[8\] control_path.vhd(58) " "Inferred latch for \"sig\[8\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968491 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[9\] control_path.vhd(58) " "Inferred latch for \"sig\[9\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968491 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[10\] control_path.vhd(58) " "Inferred latch for \"sig\[10\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968491 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[11\] control_path.vhd(58) " "Inferred latch for \"sig\[11\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968492 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[12\] control_path.vhd(58) " "Inferred latch for \"sig\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968492 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[13\] control_path.vhd(58) " "Inferred latch for \"sig\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968492 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[14\] control_path.vhd(58) " "Inferred latch for \"sig\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968492 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig\[15\] control_path.vhd(58) " "Inferred latch for \"sig\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968493 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[0\] control_path.vhd(58) " "Inferred latch for \"t2_in\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968493 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[1\] control_path.vhd(58) " "Inferred latch for \"t2_in\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968493 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[2\] control_path.vhd(58) " "Inferred latch for \"t2_in\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968494 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[3\] control_path.vhd(58) " "Inferred latch for \"t2_in\[3\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968494 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[4\] control_path.vhd(58) " "Inferred latch for \"t2_in\[4\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968494 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[5\] control_path.vhd(58) " "Inferred latch for \"t2_in\[5\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968495 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[6\] control_path.vhd(58) " "Inferred latch for \"t2_in\[6\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968495 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[7\] control_path.vhd(58) " "Inferred latch for \"t2_in\[7\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968495 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[8\] control_path.vhd(58) " "Inferred latch for \"t2_in\[8\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968496 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[9\] control_path.vhd(58) " "Inferred latch for \"t2_in\[9\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968496 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[10\] control_path.vhd(58) " "Inferred latch for \"t2_in\[10\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968496 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[11\] control_path.vhd(58) " "Inferred latch for \"t2_in\[11\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968497 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[12\] control_path.vhd(58) " "Inferred latch for \"t2_in\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968497 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[13\] control_path.vhd(58) " "Inferred latch for \"t2_in\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968497 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[14\] control_path.vhd(58) " "Inferred latch for \"t2_in\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968498 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[15\] control_path.vhd(58) " "Inferred latch for \"t2_in\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968498 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[0\] control_path.vhd(58) " "Inferred latch for \"t1_in\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968498 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[1\] control_path.vhd(58) " "Inferred latch for \"t1_in\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968498 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[2\] control_path.vhd(58) " "Inferred latch for \"t1_in\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968499 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[3\] control_path.vhd(58) " "Inferred latch for \"t1_in\[3\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968499 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[4\] control_path.vhd(58) " "Inferred latch for \"t1_in\[4\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968499 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[5\] control_path.vhd(58) " "Inferred latch for \"t1_in\[5\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968500 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[6\] control_path.vhd(58) " "Inferred latch for \"t1_in\[6\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968500 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[7\] control_path.vhd(58) " "Inferred latch for \"t1_in\[7\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968500 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[8\] control_path.vhd(58) " "Inferred latch for \"t1_in\[8\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968502 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[9\] control_path.vhd(58) " "Inferred latch for \"t1_in\[9\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968502 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[10\] control_path.vhd(58) " "Inferred latch for \"t1_in\[10\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968502 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[11\] control_path.vhd(58) " "Inferred latch for \"t1_in\[11\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968502 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[12\] control_path.vhd(58) " "Inferred latch for \"t1_in\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968502 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[13\] control_path.vhd(58) " "Inferred latch for \"t1_in\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968503 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[14\] control_path.vhd(58) " "Inferred latch for \"t1_in\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968503 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[15\] control_path.vhd(58) " "Inferred latch for \"t1_in\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968503 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[0\] control_path.vhd(58) " "Inferred latch for \"rf_a2\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968503 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[1\] control_path.vhd(58) " "Inferred latch for \"rf_a2\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968503 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[2\] control_path.vhd(58) " "Inferred latch for \"rf_a2\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968504 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[0\] control_path.vhd(58) " "Inferred latch for \"pc_in\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968504 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[1\] control_path.vhd(58) " "Inferred latch for \"pc_in\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968504 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[2\] control_path.vhd(58) " "Inferred latch for \"pc_in\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968504 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[3\] control_path.vhd(58) " "Inferred latch for \"pc_in\[3\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968504 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[4\] control_path.vhd(58) " "Inferred latch for \"pc_in\[4\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968504 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[5\] control_path.vhd(58) " "Inferred latch for \"pc_in\[5\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968505 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[6\] control_path.vhd(58) " "Inferred latch for \"pc_in\[6\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968505 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[7\] control_path.vhd(58) " "Inferred latch for \"pc_in\[7\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968505 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[8\] control_path.vhd(58) " "Inferred latch for \"pc_in\[8\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968505 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[9\] control_path.vhd(58) " "Inferred latch for \"pc_in\[9\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968506 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[10\] control_path.vhd(58) " "Inferred latch for \"pc_in\[10\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968506 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[11\] control_path.vhd(58) " "Inferred latch for \"pc_in\[11\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968506 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[12\] control_path.vhd(58) " "Inferred latch for \"pc_in\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968507 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[13\] control_path.vhd(58) " "Inferred latch for \"pc_in\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968507 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[14\] control_path.vhd(58) " "Inferred latch for \"pc_in\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968507 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in\[15\] control_path.vhd(58) " "Inferred latch for \"pc_in\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968507 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_oper\[0\] control_path.vhd(58) " "Inferred latch for \"alu_oper\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968507 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_oper\[1\] control_path.vhd(58) " "Inferred latch for \"alu_oper\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968508 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[0\] control_path.vhd(58) " "Inferred latch for \"alu_b\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968508 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[1\] control_path.vhd(58) " "Inferred latch for \"alu_b\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968508 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[2\] control_path.vhd(58) " "Inferred latch for \"alu_b\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968508 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[3\] control_path.vhd(58) " "Inferred latch for \"alu_b\[3\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968509 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[4\] control_path.vhd(58) " "Inferred latch for \"alu_b\[4\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968509 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[5\] control_path.vhd(58) " "Inferred latch for \"alu_b\[5\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968509 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[6\] control_path.vhd(58) " "Inferred latch for \"alu_b\[6\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968509 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[7\] control_path.vhd(58) " "Inferred latch for \"alu_b\[7\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968510 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[8\] control_path.vhd(58) " "Inferred latch for \"alu_b\[8\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968510 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[9\] control_path.vhd(58) " "Inferred latch for \"alu_b\[9\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968510 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[10\] control_path.vhd(58) " "Inferred latch for \"alu_b\[10\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968510 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[11\] control_path.vhd(58) " "Inferred latch for \"alu_b\[11\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968510 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[12\] control_path.vhd(58) " "Inferred latch for \"alu_b\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968510 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[13\] control_path.vhd(58) " "Inferred latch for \"alu_b\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968511 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[14\] control_path.vhd(58) " "Inferred latch for \"alu_b\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968511 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[15\] control_path.vhd(58) " "Inferred latch for \"alu_b\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968511 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[0\] control_path.vhd(58) " "Inferred latch for \"alu_a\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968511 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[1\] control_path.vhd(58) " "Inferred latch for \"alu_a\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968511 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[2\] control_path.vhd(58) " "Inferred latch for \"alu_a\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968512 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[3\] control_path.vhd(58) " "Inferred latch for \"alu_a\[3\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968512 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[4\] control_path.vhd(58) " "Inferred latch for \"alu_a\[4\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968512 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[5\] control_path.vhd(58) " "Inferred latch for \"alu_a\[5\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968512 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[6\] control_path.vhd(58) " "Inferred latch for \"alu_a\[6\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968512 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[7\] control_path.vhd(58) " "Inferred latch for \"alu_a\[7\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968512 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[8\] control_path.vhd(58) " "Inferred latch for \"alu_a\[8\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968513 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[9\] control_path.vhd(58) " "Inferred latch for \"alu_a\[9\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968513 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[10\] control_path.vhd(58) " "Inferred latch for \"alu_a\[10\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968513 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[11\] control_path.vhd(58) " "Inferred latch for \"alu_a\[11\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968513 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[12\] control_path.vhd(58) " "Inferred latch for \"alu_a\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968513 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[13\] control_path.vhd(58) " "Inferred latch for \"alu_a\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968514 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[14\] control_path.vhd(58) " "Inferred latch for \"alu_a\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968514 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[15\] control_path.vhd(58) " "Inferred latch for \"alu_a\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968514 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a1\[0\] control_path.vhd(58) " "Inferred latch for \"rf_a1\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968514 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a1\[1\] control_path.vhd(58) " "Inferred latch for \"rf_a1\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968514 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a1\[2\] control_path.vhd(58) " "Inferred latch for \"rf_a1\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968515 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[12\] control_path.vhd(58) " "Inferred latch for \"op_code\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968515 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[13\] control_path.vhd(58) " "Inferred latch for \"op_code\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968515 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[14\] control_path.vhd(58) " "Inferred latch for \"op_code\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968515 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[15\] control_path.vhd(58) " "Inferred latch for \"op_code\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968515 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[0\] control_path.vhd(58) " "Inferred latch for \"ir_in\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968515 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[1\] control_path.vhd(58) " "Inferred latch for \"ir_in\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968516 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[2\] control_path.vhd(58) " "Inferred latch for \"ir_in\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968516 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[3\] control_path.vhd(58) " "Inferred latch for \"ir_in\[3\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968516 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[4\] control_path.vhd(58) " "Inferred latch for \"ir_in\[4\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968517 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[5\] control_path.vhd(58) " "Inferred latch for \"ir_in\[5\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968517 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[6\] control_path.vhd(58) " "Inferred latch for \"ir_in\[6\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968517 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[7\] control_path.vhd(58) " "Inferred latch for \"ir_in\[7\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968517 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[8\] control_path.vhd(58) " "Inferred latch for \"ir_in\[8\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968518 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[9\] control_path.vhd(58) " "Inferred latch for \"ir_in\[9\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968518 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[10\] control_path.vhd(58) " "Inferred latch for \"ir_in\[10\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968518 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[11\] control_path.vhd(58) " "Inferred latch for \"ir_in\[11\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968519 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[12\] control_path.vhd(58) " "Inferred latch for \"ir_in\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968519 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[13\] control_path.vhd(58) " "Inferred latch for \"ir_in\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968519 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[14\] control_path.vhd(58) " "Inferred latch for \"ir_in\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968520 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[15\] control_path.vhd(58) " "Inferred latch for \"ir_in\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968520 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[0\] control_path.vhd(58) " "Inferred latch for \"mem_add\[0\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968520 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[1\] control_path.vhd(58) " "Inferred latch for \"mem_add\[1\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968521 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[2\] control_path.vhd(58) " "Inferred latch for \"mem_add\[2\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968521 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[3\] control_path.vhd(58) " "Inferred latch for \"mem_add\[3\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968521 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[4\] control_path.vhd(58) " "Inferred latch for \"mem_add\[4\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968522 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[5\] control_path.vhd(58) " "Inferred latch for \"mem_add\[5\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968522 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[6\] control_path.vhd(58) " "Inferred latch for \"mem_add\[6\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968522 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[7\] control_path.vhd(58) " "Inferred latch for \"mem_add\[7\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968523 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[8\] control_path.vhd(58) " "Inferred latch for \"mem_add\[8\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968523 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[9\] control_path.vhd(58) " "Inferred latch for \"mem_add\[9\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968523 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[10\] control_path.vhd(58) " "Inferred latch for \"mem_add\[10\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968524 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[11\] control_path.vhd(58) " "Inferred latch for \"mem_add\[11\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968524 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[12\] control_path.vhd(58) " "Inferred latch for \"mem_add\[12\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968524 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[13\] control_path.vhd(58) " "Inferred latch for \"mem_add\[13\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968525 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[14\] control_path.vhd(58) " "Inferred latch for \"mem_add\[14\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968525 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[15\] control_path.vhd(58) " "Inferred latch for \"mem_add\[15\]\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968526 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_wen control_path.vhd(58) " "Inferred latch for \"mem_wen\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968526 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_wen control_path.vhd(58) " "Inferred latch for \"rf_wen\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968526 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_wen control_path.vhd(58) " "Inferred latch for \"t3_wen\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968527 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_wen control_path.vhd(58) " "Inferred latch for \"t2_wen\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968527 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_wen control_path.vhd(58) " "Inferred latch for \"t1_wen\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968527 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_wen control_path.vhd(58) " "Inferred latch for \"pc_wen\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968527 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_wen control_path.vhd(58) " "Inferred latch for \"z_wen\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968528 "|datapath|control_path:state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_wen control_path.vhd(58) " "Inferred latch for \"c_wen\" at control_path.vhd(58)" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254968528 "|datapath|control_path:state_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:\\address:0:addnode " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:\\address:0:addnode\"" {  } { { "datapath.vhd" "\\address:0:addnode" { Text "D:/CS 232 Lab/IITB-RISC/datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254968653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control_path:state_machine\|mem_wen " "LATCH primitive \"control_path:state_machine\|mem_wen\" is permanently enabled" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652254969893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control_path:state_machine\|c_wen " "LATCH primitive \"control_path:state_machine\|c_wen\" is permanently enabled" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652254969894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control_path:state_machine\|z_wen " "LATCH primitive \"control_path:state_machine\|z_wen\" is permanently enabled" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652254969894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control_path:state_machine\|t3_wen " "LATCH primitive \"control_path:state_machine\|t3_wen\" is permanently enabled" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652254969894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control_path:state_machine\|t2_wen " "LATCH primitive \"control_path:state_machine\|t2_wen\" is permanently enabled" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652254969894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control_path:state_machine\|t1_wen " "LATCH primitive \"control_path:state_machine\|t1_wen\" is permanently enabled" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652254969894 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:registerFile\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"register_file:registerFile\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/datapath.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/datapath.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:registerFile\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"register_file:registerFile\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/datapath.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/datapath.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:memory\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:memory\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/datapath.ram0_RAM_15119.hdl.mif " "Parameter INIT_FILE set to db/datapath.ram0_RAM_15119.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652254969926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652254969926 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652254969926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:registerFile\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"register_file:registerFile\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254970194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_file:registerFile\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"register_file:registerFile\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/datapath.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/datapath.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970195 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652254970195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3bs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3bs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3bs1 " "Found entity 1: altsyncram_3bs1" {  } { { "db/altsyncram_3bs1.tdf" "" { Text "D:/CS 232 Lab/IITB-RISC/db/altsyncram_3bs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254970279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254970279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:memory\|altsyncram:ram_array_rtl_0 " "Elaborated megafunction instantiation \"RAM:memory\|altsyncram:ram_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254970328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:memory\|altsyncram:ram_array_rtl_0 " "Instantiated megafunction \"RAM:memory\|altsyncram:ram_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/datapath.ram0_RAM_15119.hdl.mif " "Parameter \"INIT_FILE\" = \"db/datapath.ram0_RAM_15119.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652254970328 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652254970328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgr1 " "Found entity 1: altsyncram_bgr1" {  } { { "db/altsyncram_bgr1.tdf" "" { Text "D:/CS 232 Lab/IITB-RISC/db/altsyncram_bgr1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254970403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254970403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/CS 232 Lab/IITB-RISC/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254970468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254970468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "D:/CS 232 Lab/IITB-RISC/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652254970527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254970527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[0\] " "Latch control_path:state_machine\|alu_b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970802 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[0\] " "Latch control_path:state_machine\|alu_a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970802 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[2\] " "Latch control_path:state_machine\|alu_b\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970802 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[2\] " "Latch control_path:state_machine\|alu_a\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970803 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[1\] " "Latch control_path:state_machine\|alu_b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970803 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[1\] " "Latch control_path:state_machine\|alu_a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970803 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[3\] " "Latch control_path:state_machine\|alu_a\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970803 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[3\] " "Latch control_path:state_machine\|alu_b\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970803 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[15\] " "Latch control_path:state_machine\|mem_add\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970803 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[14\] " "Latch control_path:state_machine\|mem_add\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970803 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[13\] " "Latch control_path:state_machine\|mem_add\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970803 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[12\] " "Latch control_path:state_machine\|mem_din\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970803 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[0\] " "Latch control_path:state_machine\|mem_add\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970803 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[1\] " "Latch control_path:state_machine\|mem_add\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[2\] " "Latch control_path:state_machine\|mem_add\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[3\] " "Latch control_path:state_machine\|mem_add\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[4\] " "Latch control_path:state_machine\|mem_add\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[5\] " "Latch control_path:state_machine\|mem_add\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[6\] " "Latch control_path:state_machine\|mem_add\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[7\] " "Latch control_path:state_machine\|mem_add\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[8\] " "Latch control_path:state_machine\|mem_add\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[9\] " "Latch control_path:state_machine\|mem_add\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[10\] " "Latch control_path:state_machine\|mem_add\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[11\] " "Latch control_path:state_machine\|mem_add\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_add\[12\] " "Latch control_path:state_machine\|mem_add\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S1 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S1" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970804 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[13\] " "Latch control_path:state_machine\|mem_din\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970805 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[14\] " "Latch control_path:state_machine\|mem_din\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970805 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[15\] " "Latch control_path:state_machine\|mem_din\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970805 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[15\] " "Latch control_path:state_machine\|alu_b\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970805 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[15\] " "Latch control_path:state_machine\|alu_a\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970805 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_oper\[0\] " "Latch control_path:state_machine\|alu_oper\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S7 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S7" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970805 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[14\] " "Latch control_path:state_machine\|alu_b\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970805 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[14\] " "Latch control_path:state_machine\|alu_a\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970805 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[13\] " "Latch control_path:state_machine\|alu_b\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970805 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[13\] " "Latch control_path:state_machine\|alu_a\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970805 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[12\] " "Latch control_path:state_machine\|alu_b\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970805 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[12\] " "Latch control_path:state_machine\|alu_a\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970806 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[11\] " "Latch control_path:state_machine\|alu_b\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970806 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[11\] " "Latch control_path:state_machine\|alu_a\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970806 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[10\] " "Latch control_path:state_machine\|alu_b\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970806 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[10\] " "Latch control_path:state_machine\|alu_a\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970806 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[9\] " "Latch control_path:state_machine\|alu_b\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970806 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[9\] " "Latch control_path:state_machine\|alu_a\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970806 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[8\] " "Latch control_path:state_machine\|alu_b\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970806 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[8\] " "Latch control_path:state_machine\|alu_a\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970806 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[7\] " "Latch control_path:state_machine\|alu_b\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970806 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[7\] " "Latch control_path:state_machine\|alu_a\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970807 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[6\] " "Latch control_path:state_machine\|alu_b\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970807 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[6\] " "Latch control_path:state_machine\|alu_a\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970807 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[5\] " "Latch control_path:state_machine\|alu_b\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970807 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[5\] " "Latch control_path:state_machine\|alu_a\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970807 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_b\[4\] " "Latch control_path:state_machine\|alu_b\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S9 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S9" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970807 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|alu_a\[4\] " "Latch control_path:state_machine\|alu_a\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970807 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[0\] " "Latch control_path:state_machine\|t2_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970807 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[0\] " "Latch control_path:state_machine\|rf_d3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[0\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[0\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970807 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_a3\[0\] " "Latch control_path:state_machine\|rf_a3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register2\|reg1\[0\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register2\|reg1\[0\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970807 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_a3\[1\] " "Latch control_path:state_machine\|rf_a3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S8 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S8" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970807 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_a3\[2\] " "Latch control_path:state_machine\|rf_a3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S8 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S8" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970808 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_a1\[0\] " "Latch control_path:state_machine\|rf_a1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register2\|reg1\[0\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register2\|reg1\[0\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970808 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_a1\[1\] " "Latch control_path:state_machine\|rf_a1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S6 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S6" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970808 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_a1\[2\] " "Latch control_path:state_machine\|rf_a1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S6 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S6" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970808 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[0\] " "Latch control_path:state_machine\|t1_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970808 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[0\] " "Latch control_path:state_machine\|pc_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970808 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[2\] " "Latch control_path:state_machine\|t2_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970809 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[1\] " "Latch control_path:state_machine\|t2_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970809 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[2\] " "Latch control_path:state_machine\|rf_d3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[2\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[2\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970809 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[2\] " "Latch control_path:state_machine\|t1_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970809 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[2\] " "Latch control_path:state_machine\|pc_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970809 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[1\] " "Latch control_path:state_machine\|rf_d3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[1\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[1\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970809 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[1\] " "Latch control_path:state_machine\|t1_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970809 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[1\] " "Latch control_path:state_machine\|pc_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970810 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[3\] " "Latch control_path:state_machine\|rf_d3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[3\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[3\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970810 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[3\] " "Latch control_path:state_machine\|t1_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970810 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[3\] " "Latch control_path:state_machine\|t2_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970810 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[3\] " "Latch control_path:state_machine\|pc_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970810 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[0\] " "Latch control_path:state_machine\|mem_din\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970810 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[1\] " "Latch control_path:state_machine\|mem_din\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970810 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[15\] " "Latch control_path:state_machine\|rf_d3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[15\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[15\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970810 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[15\] " "Latch control_path:state_machine\|t3_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970811 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[15\] " "Latch control_path:state_machine\|t1_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970811 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[7\] " "Latch control_path:state_machine\|t3_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970811 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[6\] " "Latch control_path:state_machine\|t3_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970811 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[14\] " "Latch control_path:state_machine\|t3_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970811 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[3\] " "Latch control_path:state_machine\|t3_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970811 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[11\] " "Latch control_path:state_machine\|t3_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970811 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[2\] " "Latch control_path:state_machine\|t3_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970811 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[10\] " "Latch control_path:state_machine\|t3_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970811 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[5\] " "Latch control_path:state_machine\|t3_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970811 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[13\] " "Latch control_path:state_machine\|t3_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970811 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[4\] " "Latch control_path:state_machine\|t3_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970812 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[12\] " "Latch control_path:state_machine\|t3_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970812 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[1\] " "Latch control_path:state_machine\|t3_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970812 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[9\] " "Latch control_path:state_machine\|t3_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970812 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[0\] " "Latch control_path:state_machine\|t3_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970812 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t3_in\[8\] " "Latch control_path:state_machine\|t3_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S20 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S20" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970812 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[14\] " "Latch control_path:state_machine\|rf_d3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[14\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[14\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970812 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[14\] " "Latch control_path:state_machine\|t1_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970812 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[13\] " "Latch control_path:state_machine\|rf_d3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[13\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[13\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970812 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[13\] " "Latch control_path:state_machine\|t1_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970812 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[12\] " "Latch control_path:state_machine\|rf_d3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[12\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[12\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970812 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[12\] " "Latch control_path:state_machine\|t1_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970813 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[4\] " "Latch control_path:state_machine\|rf_d3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[4\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[4\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970813 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[4\] " "Latch control_path:state_machine\|t1_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970813 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[5\] " "Latch control_path:state_machine\|rf_d3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[5\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[5\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970813 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[5\] " "Latch control_path:state_machine\|t1_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970813 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[6\] " "Latch control_path:state_machine\|rf_d3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[6\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[6\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970813 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[6\] " "Latch control_path:state_machine\|t1_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970813 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[7\] " "Latch control_path:state_machine\|rf_d3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[7\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[7\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970813 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[7\] " "Latch control_path:state_machine\|t1_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970813 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[8\] " "Latch control_path:state_machine\|rf_d3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[8\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[8\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970813 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[8\] " "Latch control_path:state_machine\|t1_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970813 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[9\] " "Latch control_path:state_machine\|rf_d3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[9\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[9\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[9\] " "Latch control_path:state_machine\|t1_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[10\] " "Latch control_path:state_machine\|rf_d3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[10\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[10\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[10\] " "Latch control_path:state_machine\|t1_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|rf_d3\[11\] " "Latch control_path:state_machine\|rf_d3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_SixteenBit:temp_register3\|reg1\[11\] " "Ports D and ENA on the latch are fed by the same signal register_SixteenBit:temp_register3\|reg1\[11\]" {  } { { "register_SixteenBit.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/register_SixteenBit.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t1_in\[11\] " "Latch control_path:state_machine\|t1_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S23 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S23" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[15\] " "Latch control_path:state_machine\|t2_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[14\] " "Latch control_path:state_machine\|t2_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S14 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S14" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[15\] " "Latch control_path:state_machine\|pc_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[13\] " "Latch control_path:state_machine\|t2_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S14 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S14" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[14\] " "Latch control_path:state_machine\|pc_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[12\] " "Latch control_path:state_machine\|t2_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S14 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S14" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970814 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[13\] " "Latch control_path:state_machine\|pc_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[11\] " "Latch control_path:state_machine\|t2_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S14 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S14" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[12\] " "Latch control_path:state_machine\|pc_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[10\] " "Latch control_path:state_machine\|t2_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S14 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S14" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[11\] " "Latch control_path:state_machine\|pc_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[9\] " "Latch control_path:state_machine\|t2_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S14 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S14" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[10\] " "Latch control_path:state_machine\|pc_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[8\] " "Latch control_path:state_machine\|t2_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S14 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S14" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[9\] " "Latch control_path:state_machine\|pc_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[7\] " "Latch control_path:state_machine\|t2_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S5 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S5" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[8\] " "Latch control_path:state_machine\|pc_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[6\] " "Latch control_path:state_machine\|t2_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S5 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S5" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[7\] " "Latch control_path:state_machine\|pc_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970815 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[5\] " "Latch control_path:state_machine\|t2_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970816 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[6\] " "Latch control_path:state_machine\|pc_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970816 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|t2_in\[4\] " "Latch control_path:state_machine\|t2_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S24 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S24" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970816 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[5\] " "Latch control_path:state_machine\|pc_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970816 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|pc_in\[4\] " "Latch control_path:state_machine\|pc_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S19 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S19" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970816 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[2\] " "Latch control_path:state_machine\|mem_din\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970816 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[3\] " "Latch control_path:state_machine\|mem_din\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970816 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[7\] " "Latch control_path:state_machine\|mem_din\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970816 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[6\] " "Latch control_path:state_machine\|mem_din\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970816 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[11\] " "Latch control_path:state_machine\|mem_din\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970816 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[10\] " "Latch control_path:state_machine\|mem_din\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970816 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[5\] " "Latch control_path:state_machine\|mem_din\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970817 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[4\] " "Latch control_path:state_machine\|mem_din\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970817 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[9\] " "Latch control_path:state_machine\|mem_din\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970817 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_path:state_machine\|mem_din\[8\] " "Latch control_path:state_machine\|mem_din\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_path:state_machine\|state.S13 " "Ports D and ENA on the latch are fed by the same signal control_path:state_machine\|state.S13" {  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652254970817 ""}  } { { "control_path.vhd" "" { Text "D:/CS 232 Lab/IITB-RISC/control_path.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652254970817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652254971191 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652254971692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652254972232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652254972232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "835 " "Implemented 835 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652254972469 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652254972469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "635 " "Implemented 635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652254972469 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652254972469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652254972469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 337 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 337 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652254972515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 13:12:52 2022 " "Processing ended: Wed May 11 13:12:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652254972515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652254972515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652254972515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652254972515 ""}
