
SS_v0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ae4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002048  08005ba4  08005ba4  00015ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007bec  08007bec  00017bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007bf0  08007bf0  00017bf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  08007bf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000077c  20000008  08007bfc  00020008  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000784  08007bfc  00020784  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  9 .debug_info   0008cbd9  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004fc7  00000000  00000000  000acc09  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0002e061  00000000  00000000  000b1bd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00002a38  00000000  00000000  000dfc38  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00002868  00000000  00000000  000e2670  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000cc7b  00000000  00000000  000e4ed8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00012ead  00000000  00000000  000f1b53  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00104a00  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000084fc  00000000  00000000  00104a7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000008 	.word	0x20000008
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005b8c 	.word	0x08005b8c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000000c 	.word	0x2000000c
 8000104:	08005b8c 	.word	0x08005b8c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_fmul>:
 80003f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003f6:	4657      	mov	r7, sl
 80003f8:	464e      	mov	r6, r9
 80003fa:	4645      	mov	r5, r8
 80003fc:	46de      	mov	lr, fp
 80003fe:	b5e0      	push	{r5, r6, r7, lr}
 8000400:	0247      	lsls	r7, r0, #9
 8000402:	0046      	lsls	r6, r0, #1
 8000404:	4688      	mov	r8, r1
 8000406:	0a7f      	lsrs	r7, r7, #9
 8000408:	0e36      	lsrs	r6, r6, #24
 800040a:	0fc4      	lsrs	r4, r0, #31
 800040c:	2e00      	cmp	r6, #0
 800040e:	d047      	beq.n	80004a0 <__aeabi_fmul+0xac>
 8000410:	2eff      	cmp	r6, #255	; 0xff
 8000412:	d024      	beq.n	800045e <__aeabi_fmul+0x6a>
 8000414:	00fb      	lsls	r3, r7, #3
 8000416:	2780      	movs	r7, #128	; 0x80
 8000418:	04ff      	lsls	r7, r7, #19
 800041a:	431f      	orrs	r7, r3
 800041c:	2300      	movs	r3, #0
 800041e:	4699      	mov	r9, r3
 8000420:	469a      	mov	sl, r3
 8000422:	3e7f      	subs	r6, #127	; 0x7f
 8000424:	4643      	mov	r3, r8
 8000426:	025d      	lsls	r5, r3, #9
 8000428:	0058      	lsls	r0, r3, #1
 800042a:	0fdb      	lsrs	r3, r3, #31
 800042c:	0a6d      	lsrs	r5, r5, #9
 800042e:	0e00      	lsrs	r0, r0, #24
 8000430:	4698      	mov	r8, r3
 8000432:	d043      	beq.n	80004bc <__aeabi_fmul+0xc8>
 8000434:	28ff      	cmp	r0, #255	; 0xff
 8000436:	d03b      	beq.n	80004b0 <__aeabi_fmul+0xbc>
 8000438:	00eb      	lsls	r3, r5, #3
 800043a:	2580      	movs	r5, #128	; 0x80
 800043c:	2200      	movs	r2, #0
 800043e:	04ed      	lsls	r5, r5, #19
 8000440:	431d      	orrs	r5, r3
 8000442:	387f      	subs	r0, #127	; 0x7f
 8000444:	1836      	adds	r6, r6, r0
 8000446:	1c73      	adds	r3, r6, #1
 8000448:	4641      	mov	r1, r8
 800044a:	469b      	mov	fp, r3
 800044c:	464b      	mov	r3, r9
 800044e:	4061      	eors	r1, r4
 8000450:	4313      	orrs	r3, r2
 8000452:	2b0f      	cmp	r3, #15
 8000454:	d864      	bhi.n	8000520 <__aeabi_fmul+0x12c>
 8000456:	4875      	ldr	r0, [pc, #468]	; (800062c <__aeabi_fmul+0x238>)
 8000458:	009b      	lsls	r3, r3, #2
 800045a:	58c3      	ldr	r3, [r0, r3]
 800045c:	469f      	mov	pc, r3
 800045e:	2f00      	cmp	r7, #0
 8000460:	d142      	bne.n	80004e8 <__aeabi_fmul+0xf4>
 8000462:	2308      	movs	r3, #8
 8000464:	4699      	mov	r9, r3
 8000466:	3b06      	subs	r3, #6
 8000468:	26ff      	movs	r6, #255	; 0xff
 800046a:	469a      	mov	sl, r3
 800046c:	e7da      	b.n	8000424 <__aeabi_fmul+0x30>
 800046e:	4641      	mov	r1, r8
 8000470:	2a02      	cmp	r2, #2
 8000472:	d028      	beq.n	80004c6 <__aeabi_fmul+0xd2>
 8000474:	2a03      	cmp	r2, #3
 8000476:	d100      	bne.n	800047a <__aeabi_fmul+0x86>
 8000478:	e0ce      	b.n	8000618 <__aeabi_fmul+0x224>
 800047a:	2a01      	cmp	r2, #1
 800047c:	d000      	beq.n	8000480 <__aeabi_fmul+0x8c>
 800047e:	e0ac      	b.n	80005da <__aeabi_fmul+0x1e6>
 8000480:	4011      	ands	r1, r2
 8000482:	2000      	movs	r0, #0
 8000484:	2200      	movs	r2, #0
 8000486:	b2cc      	uxtb	r4, r1
 8000488:	0240      	lsls	r0, r0, #9
 800048a:	05d2      	lsls	r2, r2, #23
 800048c:	0a40      	lsrs	r0, r0, #9
 800048e:	07e4      	lsls	r4, r4, #31
 8000490:	4310      	orrs	r0, r2
 8000492:	4320      	orrs	r0, r4
 8000494:	bc3c      	pop	{r2, r3, r4, r5}
 8000496:	4690      	mov	r8, r2
 8000498:	4699      	mov	r9, r3
 800049a:	46a2      	mov	sl, r4
 800049c:	46ab      	mov	fp, r5
 800049e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80004a0:	2f00      	cmp	r7, #0
 80004a2:	d115      	bne.n	80004d0 <__aeabi_fmul+0xdc>
 80004a4:	2304      	movs	r3, #4
 80004a6:	4699      	mov	r9, r3
 80004a8:	3b03      	subs	r3, #3
 80004aa:	2600      	movs	r6, #0
 80004ac:	469a      	mov	sl, r3
 80004ae:	e7b9      	b.n	8000424 <__aeabi_fmul+0x30>
 80004b0:	20ff      	movs	r0, #255	; 0xff
 80004b2:	2202      	movs	r2, #2
 80004b4:	2d00      	cmp	r5, #0
 80004b6:	d0c5      	beq.n	8000444 <__aeabi_fmul+0x50>
 80004b8:	2203      	movs	r2, #3
 80004ba:	e7c3      	b.n	8000444 <__aeabi_fmul+0x50>
 80004bc:	2d00      	cmp	r5, #0
 80004be:	d119      	bne.n	80004f4 <__aeabi_fmul+0x100>
 80004c0:	2000      	movs	r0, #0
 80004c2:	2201      	movs	r2, #1
 80004c4:	e7be      	b.n	8000444 <__aeabi_fmul+0x50>
 80004c6:	2401      	movs	r4, #1
 80004c8:	22ff      	movs	r2, #255	; 0xff
 80004ca:	400c      	ands	r4, r1
 80004cc:	2000      	movs	r0, #0
 80004ce:	e7db      	b.n	8000488 <__aeabi_fmul+0x94>
 80004d0:	0038      	movs	r0, r7
 80004d2:	f000 fab1 	bl	8000a38 <__clzsi2>
 80004d6:	2676      	movs	r6, #118	; 0x76
 80004d8:	1f43      	subs	r3, r0, #5
 80004da:	409f      	lsls	r7, r3
 80004dc:	2300      	movs	r3, #0
 80004de:	4276      	negs	r6, r6
 80004e0:	1a36      	subs	r6, r6, r0
 80004e2:	4699      	mov	r9, r3
 80004e4:	469a      	mov	sl, r3
 80004e6:	e79d      	b.n	8000424 <__aeabi_fmul+0x30>
 80004e8:	230c      	movs	r3, #12
 80004ea:	4699      	mov	r9, r3
 80004ec:	3b09      	subs	r3, #9
 80004ee:	26ff      	movs	r6, #255	; 0xff
 80004f0:	469a      	mov	sl, r3
 80004f2:	e797      	b.n	8000424 <__aeabi_fmul+0x30>
 80004f4:	0028      	movs	r0, r5
 80004f6:	f000 fa9f 	bl	8000a38 <__clzsi2>
 80004fa:	1f43      	subs	r3, r0, #5
 80004fc:	409d      	lsls	r5, r3
 80004fe:	2376      	movs	r3, #118	; 0x76
 8000500:	425b      	negs	r3, r3
 8000502:	1a18      	subs	r0, r3, r0
 8000504:	2200      	movs	r2, #0
 8000506:	e79d      	b.n	8000444 <__aeabi_fmul+0x50>
 8000508:	2080      	movs	r0, #128	; 0x80
 800050a:	2400      	movs	r4, #0
 800050c:	03c0      	lsls	r0, r0, #15
 800050e:	22ff      	movs	r2, #255	; 0xff
 8000510:	e7ba      	b.n	8000488 <__aeabi_fmul+0x94>
 8000512:	003d      	movs	r5, r7
 8000514:	4652      	mov	r2, sl
 8000516:	e7ab      	b.n	8000470 <__aeabi_fmul+0x7c>
 8000518:	003d      	movs	r5, r7
 800051a:	0021      	movs	r1, r4
 800051c:	4652      	mov	r2, sl
 800051e:	e7a7      	b.n	8000470 <__aeabi_fmul+0x7c>
 8000520:	0c3b      	lsrs	r3, r7, #16
 8000522:	469c      	mov	ip, r3
 8000524:	042a      	lsls	r2, r5, #16
 8000526:	0c12      	lsrs	r2, r2, #16
 8000528:	0c2b      	lsrs	r3, r5, #16
 800052a:	0014      	movs	r4, r2
 800052c:	4660      	mov	r0, ip
 800052e:	4665      	mov	r5, ip
 8000530:	043f      	lsls	r7, r7, #16
 8000532:	0c3f      	lsrs	r7, r7, #16
 8000534:	437c      	muls	r4, r7
 8000536:	4342      	muls	r2, r0
 8000538:	435d      	muls	r5, r3
 800053a:	437b      	muls	r3, r7
 800053c:	0c27      	lsrs	r7, r4, #16
 800053e:	189b      	adds	r3, r3, r2
 8000540:	18ff      	adds	r7, r7, r3
 8000542:	42ba      	cmp	r2, r7
 8000544:	d903      	bls.n	800054e <__aeabi_fmul+0x15a>
 8000546:	2380      	movs	r3, #128	; 0x80
 8000548:	025b      	lsls	r3, r3, #9
 800054a:	469c      	mov	ip, r3
 800054c:	4465      	add	r5, ip
 800054e:	0424      	lsls	r4, r4, #16
 8000550:	043a      	lsls	r2, r7, #16
 8000552:	0c24      	lsrs	r4, r4, #16
 8000554:	1912      	adds	r2, r2, r4
 8000556:	0193      	lsls	r3, r2, #6
 8000558:	1e5c      	subs	r4, r3, #1
 800055a:	41a3      	sbcs	r3, r4
 800055c:	0c3f      	lsrs	r7, r7, #16
 800055e:	0e92      	lsrs	r2, r2, #26
 8000560:	197d      	adds	r5, r7, r5
 8000562:	431a      	orrs	r2, r3
 8000564:	01ad      	lsls	r5, r5, #6
 8000566:	4315      	orrs	r5, r2
 8000568:	012b      	lsls	r3, r5, #4
 800056a:	d504      	bpl.n	8000576 <__aeabi_fmul+0x182>
 800056c:	2301      	movs	r3, #1
 800056e:	465e      	mov	r6, fp
 8000570:	086a      	lsrs	r2, r5, #1
 8000572:	401d      	ands	r5, r3
 8000574:	4315      	orrs	r5, r2
 8000576:	0032      	movs	r2, r6
 8000578:	327f      	adds	r2, #127	; 0x7f
 800057a:	2a00      	cmp	r2, #0
 800057c:	dd25      	ble.n	80005ca <__aeabi_fmul+0x1d6>
 800057e:	076b      	lsls	r3, r5, #29
 8000580:	d004      	beq.n	800058c <__aeabi_fmul+0x198>
 8000582:	230f      	movs	r3, #15
 8000584:	402b      	ands	r3, r5
 8000586:	2b04      	cmp	r3, #4
 8000588:	d000      	beq.n	800058c <__aeabi_fmul+0x198>
 800058a:	3504      	adds	r5, #4
 800058c:	012b      	lsls	r3, r5, #4
 800058e:	d503      	bpl.n	8000598 <__aeabi_fmul+0x1a4>
 8000590:	0032      	movs	r2, r6
 8000592:	4b27      	ldr	r3, [pc, #156]	; (8000630 <__aeabi_fmul+0x23c>)
 8000594:	3280      	adds	r2, #128	; 0x80
 8000596:	401d      	ands	r5, r3
 8000598:	2afe      	cmp	r2, #254	; 0xfe
 800059a:	dc94      	bgt.n	80004c6 <__aeabi_fmul+0xd2>
 800059c:	2401      	movs	r4, #1
 800059e:	01a8      	lsls	r0, r5, #6
 80005a0:	0a40      	lsrs	r0, r0, #9
 80005a2:	b2d2      	uxtb	r2, r2
 80005a4:	400c      	ands	r4, r1
 80005a6:	e76f      	b.n	8000488 <__aeabi_fmul+0x94>
 80005a8:	2080      	movs	r0, #128	; 0x80
 80005aa:	03c0      	lsls	r0, r0, #15
 80005ac:	4207      	tst	r7, r0
 80005ae:	d007      	beq.n	80005c0 <__aeabi_fmul+0x1cc>
 80005b0:	4205      	tst	r5, r0
 80005b2:	d105      	bne.n	80005c0 <__aeabi_fmul+0x1cc>
 80005b4:	4328      	orrs	r0, r5
 80005b6:	0240      	lsls	r0, r0, #9
 80005b8:	0a40      	lsrs	r0, r0, #9
 80005ba:	4644      	mov	r4, r8
 80005bc:	22ff      	movs	r2, #255	; 0xff
 80005be:	e763      	b.n	8000488 <__aeabi_fmul+0x94>
 80005c0:	4338      	orrs	r0, r7
 80005c2:	0240      	lsls	r0, r0, #9
 80005c4:	0a40      	lsrs	r0, r0, #9
 80005c6:	22ff      	movs	r2, #255	; 0xff
 80005c8:	e75e      	b.n	8000488 <__aeabi_fmul+0x94>
 80005ca:	2401      	movs	r4, #1
 80005cc:	1aa3      	subs	r3, r4, r2
 80005ce:	2b1b      	cmp	r3, #27
 80005d0:	dd05      	ble.n	80005de <__aeabi_fmul+0x1ea>
 80005d2:	400c      	ands	r4, r1
 80005d4:	2200      	movs	r2, #0
 80005d6:	2000      	movs	r0, #0
 80005d8:	e756      	b.n	8000488 <__aeabi_fmul+0x94>
 80005da:	465e      	mov	r6, fp
 80005dc:	e7cb      	b.n	8000576 <__aeabi_fmul+0x182>
 80005de:	002a      	movs	r2, r5
 80005e0:	2020      	movs	r0, #32
 80005e2:	40da      	lsrs	r2, r3
 80005e4:	1ac3      	subs	r3, r0, r3
 80005e6:	409d      	lsls	r5, r3
 80005e8:	002b      	movs	r3, r5
 80005ea:	1e5d      	subs	r5, r3, #1
 80005ec:	41ab      	sbcs	r3, r5
 80005ee:	4313      	orrs	r3, r2
 80005f0:	075a      	lsls	r2, r3, #29
 80005f2:	d004      	beq.n	80005fe <__aeabi_fmul+0x20a>
 80005f4:	220f      	movs	r2, #15
 80005f6:	401a      	ands	r2, r3
 80005f8:	2a04      	cmp	r2, #4
 80005fa:	d000      	beq.n	80005fe <__aeabi_fmul+0x20a>
 80005fc:	3304      	adds	r3, #4
 80005fe:	015a      	lsls	r2, r3, #5
 8000600:	d504      	bpl.n	800060c <__aeabi_fmul+0x218>
 8000602:	2401      	movs	r4, #1
 8000604:	2201      	movs	r2, #1
 8000606:	400c      	ands	r4, r1
 8000608:	2000      	movs	r0, #0
 800060a:	e73d      	b.n	8000488 <__aeabi_fmul+0x94>
 800060c:	2401      	movs	r4, #1
 800060e:	019b      	lsls	r3, r3, #6
 8000610:	0a58      	lsrs	r0, r3, #9
 8000612:	400c      	ands	r4, r1
 8000614:	2200      	movs	r2, #0
 8000616:	e737      	b.n	8000488 <__aeabi_fmul+0x94>
 8000618:	2080      	movs	r0, #128	; 0x80
 800061a:	2401      	movs	r4, #1
 800061c:	03c0      	lsls	r0, r0, #15
 800061e:	4328      	orrs	r0, r5
 8000620:	0240      	lsls	r0, r0, #9
 8000622:	0a40      	lsrs	r0, r0, #9
 8000624:	400c      	ands	r4, r1
 8000626:	22ff      	movs	r2, #255	; 0xff
 8000628:	e72e      	b.n	8000488 <__aeabi_fmul+0x94>
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	08005bc4 	.word	0x08005bc4
 8000630:	f7ffffff 	.word	0xf7ffffff

08000634 <__aeabi_fsub>:
 8000634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000636:	464f      	mov	r7, r9
 8000638:	46d6      	mov	lr, sl
 800063a:	4646      	mov	r6, r8
 800063c:	0044      	lsls	r4, r0, #1
 800063e:	b5c0      	push	{r6, r7, lr}
 8000640:	0fc2      	lsrs	r2, r0, #31
 8000642:	0247      	lsls	r7, r0, #9
 8000644:	0248      	lsls	r0, r1, #9
 8000646:	0a40      	lsrs	r0, r0, #9
 8000648:	4684      	mov	ip, r0
 800064a:	4666      	mov	r6, ip
 800064c:	0a7b      	lsrs	r3, r7, #9
 800064e:	0048      	lsls	r0, r1, #1
 8000650:	0fc9      	lsrs	r1, r1, #31
 8000652:	469a      	mov	sl, r3
 8000654:	0e24      	lsrs	r4, r4, #24
 8000656:	0015      	movs	r5, r2
 8000658:	00db      	lsls	r3, r3, #3
 800065a:	0e00      	lsrs	r0, r0, #24
 800065c:	4689      	mov	r9, r1
 800065e:	00f6      	lsls	r6, r6, #3
 8000660:	28ff      	cmp	r0, #255	; 0xff
 8000662:	d100      	bne.n	8000666 <__aeabi_fsub+0x32>
 8000664:	e08f      	b.n	8000786 <__aeabi_fsub+0x152>
 8000666:	2101      	movs	r1, #1
 8000668:	464f      	mov	r7, r9
 800066a:	404f      	eors	r7, r1
 800066c:	0039      	movs	r1, r7
 800066e:	4291      	cmp	r1, r2
 8000670:	d066      	beq.n	8000740 <__aeabi_fsub+0x10c>
 8000672:	1a22      	subs	r2, r4, r0
 8000674:	2a00      	cmp	r2, #0
 8000676:	dc00      	bgt.n	800067a <__aeabi_fsub+0x46>
 8000678:	e09d      	b.n	80007b6 <__aeabi_fsub+0x182>
 800067a:	2800      	cmp	r0, #0
 800067c:	d13d      	bne.n	80006fa <__aeabi_fsub+0xc6>
 800067e:	2e00      	cmp	r6, #0
 8000680:	d100      	bne.n	8000684 <__aeabi_fsub+0x50>
 8000682:	e08b      	b.n	800079c <__aeabi_fsub+0x168>
 8000684:	1e51      	subs	r1, r2, #1
 8000686:	2900      	cmp	r1, #0
 8000688:	d000      	beq.n	800068c <__aeabi_fsub+0x58>
 800068a:	e0b5      	b.n	80007f8 <__aeabi_fsub+0x1c4>
 800068c:	2401      	movs	r4, #1
 800068e:	1b9b      	subs	r3, r3, r6
 8000690:	015a      	lsls	r2, r3, #5
 8000692:	d544      	bpl.n	800071e <__aeabi_fsub+0xea>
 8000694:	019b      	lsls	r3, r3, #6
 8000696:	099f      	lsrs	r7, r3, #6
 8000698:	0038      	movs	r0, r7
 800069a:	f000 f9cd 	bl	8000a38 <__clzsi2>
 800069e:	3805      	subs	r0, #5
 80006a0:	4087      	lsls	r7, r0
 80006a2:	4284      	cmp	r4, r0
 80006a4:	dd00      	ble.n	80006a8 <__aeabi_fsub+0x74>
 80006a6:	e096      	b.n	80007d6 <__aeabi_fsub+0x1a2>
 80006a8:	1b04      	subs	r4, r0, r4
 80006aa:	003a      	movs	r2, r7
 80006ac:	2020      	movs	r0, #32
 80006ae:	3401      	adds	r4, #1
 80006b0:	40e2      	lsrs	r2, r4
 80006b2:	1b04      	subs	r4, r0, r4
 80006b4:	40a7      	lsls	r7, r4
 80006b6:	003b      	movs	r3, r7
 80006b8:	1e5f      	subs	r7, r3, #1
 80006ba:	41bb      	sbcs	r3, r7
 80006bc:	2400      	movs	r4, #0
 80006be:	4313      	orrs	r3, r2
 80006c0:	075a      	lsls	r2, r3, #29
 80006c2:	d004      	beq.n	80006ce <__aeabi_fsub+0x9a>
 80006c4:	220f      	movs	r2, #15
 80006c6:	401a      	ands	r2, r3
 80006c8:	2a04      	cmp	r2, #4
 80006ca:	d000      	beq.n	80006ce <__aeabi_fsub+0x9a>
 80006cc:	3304      	adds	r3, #4
 80006ce:	015a      	lsls	r2, r3, #5
 80006d0:	d527      	bpl.n	8000722 <__aeabi_fsub+0xee>
 80006d2:	3401      	adds	r4, #1
 80006d4:	2cff      	cmp	r4, #255	; 0xff
 80006d6:	d100      	bne.n	80006da <__aeabi_fsub+0xa6>
 80006d8:	e079      	b.n	80007ce <__aeabi_fsub+0x19a>
 80006da:	2201      	movs	r2, #1
 80006dc:	019b      	lsls	r3, r3, #6
 80006de:	0a5b      	lsrs	r3, r3, #9
 80006e0:	b2e4      	uxtb	r4, r4
 80006e2:	402a      	ands	r2, r5
 80006e4:	025b      	lsls	r3, r3, #9
 80006e6:	05e4      	lsls	r4, r4, #23
 80006e8:	0a58      	lsrs	r0, r3, #9
 80006ea:	07d2      	lsls	r2, r2, #31
 80006ec:	4320      	orrs	r0, r4
 80006ee:	4310      	orrs	r0, r2
 80006f0:	bc1c      	pop	{r2, r3, r4}
 80006f2:	4690      	mov	r8, r2
 80006f4:	4699      	mov	r9, r3
 80006f6:	46a2      	mov	sl, r4
 80006f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006fa:	2cff      	cmp	r4, #255	; 0xff
 80006fc:	d0e0      	beq.n	80006c0 <__aeabi_fsub+0x8c>
 80006fe:	2180      	movs	r1, #128	; 0x80
 8000700:	04c9      	lsls	r1, r1, #19
 8000702:	430e      	orrs	r6, r1
 8000704:	2a1b      	cmp	r2, #27
 8000706:	dc7b      	bgt.n	8000800 <__aeabi_fsub+0x1cc>
 8000708:	0031      	movs	r1, r6
 800070a:	2020      	movs	r0, #32
 800070c:	40d1      	lsrs	r1, r2
 800070e:	1a82      	subs	r2, r0, r2
 8000710:	4096      	lsls	r6, r2
 8000712:	1e72      	subs	r2, r6, #1
 8000714:	4196      	sbcs	r6, r2
 8000716:	430e      	orrs	r6, r1
 8000718:	1b9b      	subs	r3, r3, r6
 800071a:	015a      	lsls	r2, r3, #5
 800071c:	d4ba      	bmi.n	8000694 <__aeabi_fsub+0x60>
 800071e:	075a      	lsls	r2, r3, #29
 8000720:	d1d0      	bne.n	80006c4 <__aeabi_fsub+0x90>
 8000722:	2201      	movs	r2, #1
 8000724:	08df      	lsrs	r7, r3, #3
 8000726:	402a      	ands	r2, r5
 8000728:	2cff      	cmp	r4, #255	; 0xff
 800072a:	d133      	bne.n	8000794 <__aeabi_fsub+0x160>
 800072c:	2f00      	cmp	r7, #0
 800072e:	d100      	bne.n	8000732 <__aeabi_fsub+0xfe>
 8000730:	e0a8      	b.n	8000884 <__aeabi_fsub+0x250>
 8000732:	2380      	movs	r3, #128	; 0x80
 8000734:	03db      	lsls	r3, r3, #15
 8000736:	433b      	orrs	r3, r7
 8000738:	025b      	lsls	r3, r3, #9
 800073a:	0a5b      	lsrs	r3, r3, #9
 800073c:	24ff      	movs	r4, #255	; 0xff
 800073e:	e7d1      	b.n	80006e4 <__aeabi_fsub+0xb0>
 8000740:	1a21      	subs	r1, r4, r0
 8000742:	2900      	cmp	r1, #0
 8000744:	dd4c      	ble.n	80007e0 <__aeabi_fsub+0x1ac>
 8000746:	2800      	cmp	r0, #0
 8000748:	d02a      	beq.n	80007a0 <__aeabi_fsub+0x16c>
 800074a:	2cff      	cmp	r4, #255	; 0xff
 800074c:	d0b8      	beq.n	80006c0 <__aeabi_fsub+0x8c>
 800074e:	2080      	movs	r0, #128	; 0x80
 8000750:	04c0      	lsls	r0, r0, #19
 8000752:	4306      	orrs	r6, r0
 8000754:	291b      	cmp	r1, #27
 8000756:	dd00      	ble.n	800075a <__aeabi_fsub+0x126>
 8000758:	e0af      	b.n	80008ba <__aeabi_fsub+0x286>
 800075a:	0030      	movs	r0, r6
 800075c:	2720      	movs	r7, #32
 800075e:	40c8      	lsrs	r0, r1
 8000760:	1a79      	subs	r1, r7, r1
 8000762:	408e      	lsls	r6, r1
 8000764:	1e71      	subs	r1, r6, #1
 8000766:	418e      	sbcs	r6, r1
 8000768:	4306      	orrs	r6, r0
 800076a:	199b      	adds	r3, r3, r6
 800076c:	0159      	lsls	r1, r3, #5
 800076e:	d5d6      	bpl.n	800071e <__aeabi_fsub+0xea>
 8000770:	3401      	adds	r4, #1
 8000772:	2cff      	cmp	r4, #255	; 0xff
 8000774:	d100      	bne.n	8000778 <__aeabi_fsub+0x144>
 8000776:	e085      	b.n	8000884 <__aeabi_fsub+0x250>
 8000778:	2201      	movs	r2, #1
 800077a:	497a      	ldr	r1, [pc, #488]	; (8000964 <__aeabi_fsub+0x330>)
 800077c:	401a      	ands	r2, r3
 800077e:	085b      	lsrs	r3, r3, #1
 8000780:	400b      	ands	r3, r1
 8000782:	4313      	orrs	r3, r2
 8000784:	e79c      	b.n	80006c0 <__aeabi_fsub+0x8c>
 8000786:	2e00      	cmp	r6, #0
 8000788:	d000      	beq.n	800078c <__aeabi_fsub+0x158>
 800078a:	e770      	b.n	800066e <__aeabi_fsub+0x3a>
 800078c:	e76b      	b.n	8000666 <__aeabi_fsub+0x32>
 800078e:	1e3b      	subs	r3, r7, #0
 8000790:	d1c5      	bne.n	800071e <__aeabi_fsub+0xea>
 8000792:	2200      	movs	r2, #0
 8000794:	027b      	lsls	r3, r7, #9
 8000796:	0a5b      	lsrs	r3, r3, #9
 8000798:	b2e4      	uxtb	r4, r4
 800079a:	e7a3      	b.n	80006e4 <__aeabi_fsub+0xb0>
 800079c:	0014      	movs	r4, r2
 800079e:	e78f      	b.n	80006c0 <__aeabi_fsub+0x8c>
 80007a0:	2e00      	cmp	r6, #0
 80007a2:	d04d      	beq.n	8000840 <__aeabi_fsub+0x20c>
 80007a4:	1e48      	subs	r0, r1, #1
 80007a6:	2800      	cmp	r0, #0
 80007a8:	d157      	bne.n	800085a <__aeabi_fsub+0x226>
 80007aa:	199b      	adds	r3, r3, r6
 80007ac:	2401      	movs	r4, #1
 80007ae:	015a      	lsls	r2, r3, #5
 80007b0:	d5b5      	bpl.n	800071e <__aeabi_fsub+0xea>
 80007b2:	2402      	movs	r4, #2
 80007b4:	e7e0      	b.n	8000778 <__aeabi_fsub+0x144>
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d125      	bne.n	8000806 <__aeabi_fsub+0x1d2>
 80007ba:	1c62      	adds	r2, r4, #1
 80007bc:	b2d2      	uxtb	r2, r2
 80007be:	2a01      	cmp	r2, #1
 80007c0:	dd72      	ble.n	80008a8 <__aeabi_fsub+0x274>
 80007c2:	1b9f      	subs	r7, r3, r6
 80007c4:	017a      	lsls	r2, r7, #5
 80007c6:	d535      	bpl.n	8000834 <__aeabi_fsub+0x200>
 80007c8:	1af7      	subs	r7, r6, r3
 80007ca:	000d      	movs	r5, r1
 80007cc:	e764      	b.n	8000698 <__aeabi_fsub+0x64>
 80007ce:	2201      	movs	r2, #1
 80007d0:	2300      	movs	r3, #0
 80007d2:	402a      	ands	r2, r5
 80007d4:	e786      	b.n	80006e4 <__aeabi_fsub+0xb0>
 80007d6:	003b      	movs	r3, r7
 80007d8:	4a63      	ldr	r2, [pc, #396]	; (8000968 <__aeabi_fsub+0x334>)
 80007da:	1a24      	subs	r4, r4, r0
 80007dc:	4013      	ands	r3, r2
 80007de:	e76f      	b.n	80006c0 <__aeabi_fsub+0x8c>
 80007e0:	2900      	cmp	r1, #0
 80007e2:	d16c      	bne.n	80008be <__aeabi_fsub+0x28a>
 80007e4:	1c61      	adds	r1, r4, #1
 80007e6:	b2c8      	uxtb	r0, r1
 80007e8:	2801      	cmp	r0, #1
 80007ea:	dd4e      	ble.n	800088a <__aeabi_fsub+0x256>
 80007ec:	29ff      	cmp	r1, #255	; 0xff
 80007ee:	d049      	beq.n	8000884 <__aeabi_fsub+0x250>
 80007f0:	199b      	adds	r3, r3, r6
 80007f2:	085b      	lsrs	r3, r3, #1
 80007f4:	000c      	movs	r4, r1
 80007f6:	e763      	b.n	80006c0 <__aeabi_fsub+0x8c>
 80007f8:	2aff      	cmp	r2, #255	; 0xff
 80007fa:	d041      	beq.n	8000880 <__aeabi_fsub+0x24c>
 80007fc:	000a      	movs	r2, r1
 80007fe:	e781      	b.n	8000704 <__aeabi_fsub+0xd0>
 8000800:	2601      	movs	r6, #1
 8000802:	1b9b      	subs	r3, r3, r6
 8000804:	e789      	b.n	800071a <__aeabi_fsub+0xe6>
 8000806:	2c00      	cmp	r4, #0
 8000808:	d01c      	beq.n	8000844 <__aeabi_fsub+0x210>
 800080a:	28ff      	cmp	r0, #255	; 0xff
 800080c:	d021      	beq.n	8000852 <__aeabi_fsub+0x21e>
 800080e:	2480      	movs	r4, #128	; 0x80
 8000810:	04e4      	lsls	r4, r4, #19
 8000812:	4252      	negs	r2, r2
 8000814:	4323      	orrs	r3, r4
 8000816:	2a1b      	cmp	r2, #27
 8000818:	dd00      	ble.n	800081c <__aeabi_fsub+0x1e8>
 800081a:	e096      	b.n	800094a <__aeabi_fsub+0x316>
 800081c:	001c      	movs	r4, r3
 800081e:	2520      	movs	r5, #32
 8000820:	40d4      	lsrs	r4, r2
 8000822:	1aaa      	subs	r2, r5, r2
 8000824:	4093      	lsls	r3, r2
 8000826:	1e5a      	subs	r2, r3, #1
 8000828:	4193      	sbcs	r3, r2
 800082a:	4323      	orrs	r3, r4
 800082c:	1af3      	subs	r3, r6, r3
 800082e:	0004      	movs	r4, r0
 8000830:	000d      	movs	r5, r1
 8000832:	e72d      	b.n	8000690 <__aeabi_fsub+0x5c>
 8000834:	2f00      	cmp	r7, #0
 8000836:	d000      	beq.n	800083a <__aeabi_fsub+0x206>
 8000838:	e72e      	b.n	8000698 <__aeabi_fsub+0x64>
 800083a:	2200      	movs	r2, #0
 800083c:	2400      	movs	r4, #0
 800083e:	e7a9      	b.n	8000794 <__aeabi_fsub+0x160>
 8000840:	000c      	movs	r4, r1
 8000842:	e73d      	b.n	80006c0 <__aeabi_fsub+0x8c>
 8000844:	2b00      	cmp	r3, #0
 8000846:	d058      	beq.n	80008fa <__aeabi_fsub+0x2c6>
 8000848:	43d2      	mvns	r2, r2
 800084a:	2a00      	cmp	r2, #0
 800084c:	d0ee      	beq.n	800082c <__aeabi_fsub+0x1f8>
 800084e:	28ff      	cmp	r0, #255	; 0xff
 8000850:	d1e1      	bne.n	8000816 <__aeabi_fsub+0x1e2>
 8000852:	0033      	movs	r3, r6
 8000854:	24ff      	movs	r4, #255	; 0xff
 8000856:	000d      	movs	r5, r1
 8000858:	e732      	b.n	80006c0 <__aeabi_fsub+0x8c>
 800085a:	29ff      	cmp	r1, #255	; 0xff
 800085c:	d010      	beq.n	8000880 <__aeabi_fsub+0x24c>
 800085e:	0001      	movs	r1, r0
 8000860:	e778      	b.n	8000754 <__aeabi_fsub+0x120>
 8000862:	2b00      	cmp	r3, #0
 8000864:	d06e      	beq.n	8000944 <__aeabi_fsub+0x310>
 8000866:	24ff      	movs	r4, #255	; 0xff
 8000868:	2e00      	cmp	r6, #0
 800086a:	d100      	bne.n	800086e <__aeabi_fsub+0x23a>
 800086c:	e728      	b.n	80006c0 <__aeabi_fsub+0x8c>
 800086e:	2280      	movs	r2, #128	; 0x80
 8000870:	4651      	mov	r1, sl
 8000872:	03d2      	lsls	r2, r2, #15
 8000874:	4211      	tst	r1, r2
 8000876:	d003      	beq.n	8000880 <__aeabi_fsub+0x24c>
 8000878:	4661      	mov	r1, ip
 800087a:	4211      	tst	r1, r2
 800087c:	d100      	bne.n	8000880 <__aeabi_fsub+0x24c>
 800087e:	0033      	movs	r3, r6
 8000880:	24ff      	movs	r4, #255	; 0xff
 8000882:	e71d      	b.n	80006c0 <__aeabi_fsub+0x8c>
 8000884:	24ff      	movs	r4, #255	; 0xff
 8000886:	2300      	movs	r3, #0
 8000888:	e72c      	b.n	80006e4 <__aeabi_fsub+0xb0>
 800088a:	2c00      	cmp	r4, #0
 800088c:	d1e9      	bne.n	8000862 <__aeabi_fsub+0x22e>
 800088e:	2b00      	cmp	r3, #0
 8000890:	d063      	beq.n	800095a <__aeabi_fsub+0x326>
 8000892:	2e00      	cmp	r6, #0
 8000894:	d100      	bne.n	8000898 <__aeabi_fsub+0x264>
 8000896:	e713      	b.n	80006c0 <__aeabi_fsub+0x8c>
 8000898:	199b      	adds	r3, r3, r6
 800089a:	015a      	lsls	r2, r3, #5
 800089c:	d400      	bmi.n	80008a0 <__aeabi_fsub+0x26c>
 800089e:	e73e      	b.n	800071e <__aeabi_fsub+0xea>
 80008a0:	4a31      	ldr	r2, [pc, #196]	; (8000968 <__aeabi_fsub+0x334>)
 80008a2:	000c      	movs	r4, r1
 80008a4:	4013      	ands	r3, r2
 80008a6:	e70b      	b.n	80006c0 <__aeabi_fsub+0x8c>
 80008a8:	2c00      	cmp	r4, #0
 80008aa:	d11e      	bne.n	80008ea <__aeabi_fsub+0x2b6>
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d12f      	bne.n	8000910 <__aeabi_fsub+0x2dc>
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d04f      	beq.n	8000954 <__aeabi_fsub+0x320>
 80008b4:	0033      	movs	r3, r6
 80008b6:	000d      	movs	r5, r1
 80008b8:	e702      	b.n	80006c0 <__aeabi_fsub+0x8c>
 80008ba:	2601      	movs	r6, #1
 80008bc:	e755      	b.n	800076a <__aeabi_fsub+0x136>
 80008be:	2c00      	cmp	r4, #0
 80008c0:	d11f      	bne.n	8000902 <__aeabi_fsub+0x2ce>
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d043      	beq.n	800094e <__aeabi_fsub+0x31a>
 80008c6:	43c9      	mvns	r1, r1
 80008c8:	2900      	cmp	r1, #0
 80008ca:	d00b      	beq.n	80008e4 <__aeabi_fsub+0x2b0>
 80008cc:	28ff      	cmp	r0, #255	; 0xff
 80008ce:	d039      	beq.n	8000944 <__aeabi_fsub+0x310>
 80008d0:	291b      	cmp	r1, #27
 80008d2:	dc44      	bgt.n	800095e <__aeabi_fsub+0x32a>
 80008d4:	001c      	movs	r4, r3
 80008d6:	2720      	movs	r7, #32
 80008d8:	40cc      	lsrs	r4, r1
 80008da:	1a79      	subs	r1, r7, r1
 80008dc:	408b      	lsls	r3, r1
 80008de:	1e59      	subs	r1, r3, #1
 80008e0:	418b      	sbcs	r3, r1
 80008e2:	4323      	orrs	r3, r4
 80008e4:	199b      	adds	r3, r3, r6
 80008e6:	0004      	movs	r4, r0
 80008e8:	e740      	b.n	800076c <__aeabi_fsub+0x138>
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d11a      	bne.n	8000924 <__aeabi_fsub+0x2f0>
 80008ee:	2e00      	cmp	r6, #0
 80008f0:	d124      	bne.n	800093c <__aeabi_fsub+0x308>
 80008f2:	2780      	movs	r7, #128	; 0x80
 80008f4:	2200      	movs	r2, #0
 80008f6:	03ff      	lsls	r7, r7, #15
 80008f8:	e71b      	b.n	8000732 <__aeabi_fsub+0xfe>
 80008fa:	0033      	movs	r3, r6
 80008fc:	0004      	movs	r4, r0
 80008fe:	000d      	movs	r5, r1
 8000900:	e6de      	b.n	80006c0 <__aeabi_fsub+0x8c>
 8000902:	28ff      	cmp	r0, #255	; 0xff
 8000904:	d01e      	beq.n	8000944 <__aeabi_fsub+0x310>
 8000906:	2480      	movs	r4, #128	; 0x80
 8000908:	04e4      	lsls	r4, r4, #19
 800090a:	4249      	negs	r1, r1
 800090c:	4323      	orrs	r3, r4
 800090e:	e7df      	b.n	80008d0 <__aeabi_fsub+0x29c>
 8000910:	2e00      	cmp	r6, #0
 8000912:	d100      	bne.n	8000916 <__aeabi_fsub+0x2e2>
 8000914:	e6d4      	b.n	80006c0 <__aeabi_fsub+0x8c>
 8000916:	1b9f      	subs	r7, r3, r6
 8000918:	017a      	lsls	r2, r7, #5
 800091a:	d400      	bmi.n	800091e <__aeabi_fsub+0x2ea>
 800091c:	e737      	b.n	800078e <__aeabi_fsub+0x15a>
 800091e:	1af3      	subs	r3, r6, r3
 8000920:	000d      	movs	r5, r1
 8000922:	e6cd      	b.n	80006c0 <__aeabi_fsub+0x8c>
 8000924:	24ff      	movs	r4, #255	; 0xff
 8000926:	2e00      	cmp	r6, #0
 8000928:	d100      	bne.n	800092c <__aeabi_fsub+0x2f8>
 800092a:	e6c9      	b.n	80006c0 <__aeabi_fsub+0x8c>
 800092c:	2280      	movs	r2, #128	; 0x80
 800092e:	4650      	mov	r0, sl
 8000930:	03d2      	lsls	r2, r2, #15
 8000932:	4210      	tst	r0, r2
 8000934:	d0a4      	beq.n	8000880 <__aeabi_fsub+0x24c>
 8000936:	4660      	mov	r0, ip
 8000938:	4210      	tst	r0, r2
 800093a:	d1a1      	bne.n	8000880 <__aeabi_fsub+0x24c>
 800093c:	0033      	movs	r3, r6
 800093e:	000d      	movs	r5, r1
 8000940:	24ff      	movs	r4, #255	; 0xff
 8000942:	e6bd      	b.n	80006c0 <__aeabi_fsub+0x8c>
 8000944:	0033      	movs	r3, r6
 8000946:	24ff      	movs	r4, #255	; 0xff
 8000948:	e6ba      	b.n	80006c0 <__aeabi_fsub+0x8c>
 800094a:	2301      	movs	r3, #1
 800094c:	e76e      	b.n	800082c <__aeabi_fsub+0x1f8>
 800094e:	0033      	movs	r3, r6
 8000950:	0004      	movs	r4, r0
 8000952:	e6b5      	b.n	80006c0 <__aeabi_fsub+0x8c>
 8000954:	2700      	movs	r7, #0
 8000956:	2200      	movs	r2, #0
 8000958:	e71c      	b.n	8000794 <__aeabi_fsub+0x160>
 800095a:	0033      	movs	r3, r6
 800095c:	e6b0      	b.n	80006c0 <__aeabi_fsub+0x8c>
 800095e:	2301      	movs	r3, #1
 8000960:	e7c0      	b.n	80008e4 <__aeabi_fsub+0x2b0>
 8000962:	46c0      	nop			; (mov r8, r8)
 8000964:	7dffffff 	.word	0x7dffffff
 8000968:	fbffffff 	.word	0xfbffffff

0800096c <__aeabi_f2iz>:
 800096c:	0241      	lsls	r1, r0, #9
 800096e:	0043      	lsls	r3, r0, #1
 8000970:	0fc2      	lsrs	r2, r0, #31
 8000972:	0a49      	lsrs	r1, r1, #9
 8000974:	0e1b      	lsrs	r3, r3, #24
 8000976:	2000      	movs	r0, #0
 8000978:	2b7e      	cmp	r3, #126	; 0x7e
 800097a:	dd0d      	ble.n	8000998 <__aeabi_f2iz+0x2c>
 800097c:	2b9d      	cmp	r3, #157	; 0x9d
 800097e:	dc0c      	bgt.n	800099a <__aeabi_f2iz+0x2e>
 8000980:	2080      	movs	r0, #128	; 0x80
 8000982:	0400      	lsls	r0, r0, #16
 8000984:	4301      	orrs	r1, r0
 8000986:	2b95      	cmp	r3, #149	; 0x95
 8000988:	dc0a      	bgt.n	80009a0 <__aeabi_f2iz+0x34>
 800098a:	2096      	movs	r0, #150	; 0x96
 800098c:	1ac3      	subs	r3, r0, r3
 800098e:	40d9      	lsrs	r1, r3
 8000990:	4248      	negs	r0, r1
 8000992:	2a00      	cmp	r2, #0
 8000994:	d100      	bne.n	8000998 <__aeabi_f2iz+0x2c>
 8000996:	0008      	movs	r0, r1
 8000998:	4770      	bx	lr
 800099a:	4b03      	ldr	r3, [pc, #12]	; (80009a8 <__aeabi_f2iz+0x3c>)
 800099c:	18d0      	adds	r0, r2, r3
 800099e:	e7fb      	b.n	8000998 <__aeabi_f2iz+0x2c>
 80009a0:	3b96      	subs	r3, #150	; 0x96
 80009a2:	4099      	lsls	r1, r3
 80009a4:	e7f4      	b.n	8000990 <__aeabi_f2iz+0x24>
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	7fffffff 	.word	0x7fffffff

080009ac <__aeabi_ui2f>:
 80009ac:	b510      	push	{r4, lr}
 80009ae:	1e04      	subs	r4, r0, #0
 80009b0:	d027      	beq.n	8000a02 <__aeabi_ui2f+0x56>
 80009b2:	f000 f841 	bl	8000a38 <__clzsi2>
 80009b6:	239e      	movs	r3, #158	; 0x9e
 80009b8:	1a1b      	subs	r3, r3, r0
 80009ba:	2b96      	cmp	r3, #150	; 0x96
 80009bc:	dc0a      	bgt.n	80009d4 <__aeabi_ui2f+0x28>
 80009be:	2296      	movs	r2, #150	; 0x96
 80009c0:	1ad2      	subs	r2, r2, r3
 80009c2:	4094      	lsls	r4, r2
 80009c4:	0264      	lsls	r4, r4, #9
 80009c6:	0a64      	lsrs	r4, r4, #9
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	0264      	lsls	r4, r4, #9
 80009cc:	05db      	lsls	r3, r3, #23
 80009ce:	0a60      	lsrs	r0, r4, #9
 80009d0:	4318      	orrs	r0, r3
 80009d2:	bd10      	pop	{r4, pc}
 80009d4:	2b99      	cmp	r3, #153	; 0x99
 80009d6:	dc17      	bgt.n	8000a08 <__aeabi_ui2f+0x5c>
 80009d8:	2299      	movs	r2, #153	; 0x99
 80009da:	1ad2      	subs	r2, r2, r3
 80009dc:	2a00      	cmp	r2, #0
 80009de:	dd27      	ble.n	8000a30 <__aeabi_ui2f+0x84>
 80009e0:	4094      	lsls	r4, r2
 80009e2:	0022      	movs	r2, r4
 80009e4:	4c13      	ldr	r4, [pc, #76]	; (8000a34 <__aeabi_ui2f+0x88>)
 80009e6:	4014      	ands	r4, r2
 80009e8:	0751      	lsls	r1, r2, #29
 80009ea:	d004      	beq.n	80009f6 <__aeabi_ui2f+0x4a>
 80009ec:	210f      	movs	r1, #15
 80009ee:	400a      	ands	r2, r1
 80009f0:	2a04      	cmp	r2, #4
 80009f2:	d000      	beq.n	80009f6 <__aeabi_ui2f+0x4a>
 80009f4:	3404      	adds	r4, #4
 80009f6:	0162      	lsls	r2, r4, #5
 80009f8:	d412      	bmi.n	8000a20 <__aeabi_ui2f+0x74>
 80009fa:	01a4      	lsls	r4, r4, #6
 80009fc:	0a64      	lsrs	r4, r4, #9
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	e7e3      	b.n	80009ca <__aeabi_ui2f+0x1e>
 8000a02:	2300      	movs	r3, #0
 8000a04:	2400      	movs	r4, #0
 8000a06:	e7e0      	b.n	80009ca <__aeabi_ui2f+0x1e>
 8000a08:	22b9      	movs	r2, #185	; 0xb9
 8000a0a:	0021      	movs	r1, r4
 8000a0c:	1ad2      	subs	r2, r2, r3
 8000a0e:	4091      	lsls	r1, r2
 8000a10:	000a      	movs	r2, r1
 8000a12:	1e51      	subs	r1, r2, #1
 8000a14:	418a      	sbcs	r2, r1
 8000a16:	2105      	movs	r1, #5
 8000a18:	1a09      	subs	r1, r1, r0
 8000a1a:	40cc      	lsrs	r4, r1
 8000a1c:	4314      	orrs	r4, r2
 8000a1e:	e7db      	b.n	80009d8 <__aeabi_ui2f+0x2c>
 8000a20:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <__aeabi_ui2f+0x88>)
 8000a22:	401c      	ands	r4, r3
 8000a24:	239f      	movs	r3, #159	; 0x9f
 8000a26:	01a4      	lsls	r4, r4, #6
 8000a28:	1a1b      	subs	r3, r3, r0
 8000a2a:	0a64      	lsrs	r4, r4, #9
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	e7cc      	b.n	80009ca <__aeabi_ui2f+0x1e>
 8000a30:	0022      	movs	r2, r4
 8000a32:	e7d7      	b.n	80009e4 <__aeabi_ui2f+0x38>
 8000a34:	fbffffff 	.word	0xfbffffff

08000a38 <__clzsi2>:
 8000a38:	211c      	movs	r1, #28
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	041b      	lsls	r3, r3, #16
 8000a3e:	4298      	cmp	r0, r3
 8000a40:	d301      	bcc.n	8000a46 <__clzsi2+0xe>
 8000a42:	0c00      	lsrs	r0, r0, #16
 8000a44:	3910      	subs	r1, #16
 8000a46:	0a1b      	lsrs	r3, r3, #8
 8000a48:	4298      	cmp	r0, r3
 8000a4a:	d301      	bcc.n	8000a50 <__clzsi2+0x18>
 8000a4c:	0a00      	lsrs	r0, r0, #8
 8000a4e:	3908      	subs	r1, #8
 8000a50:	091b      	lsrs	r3, r3, #4
 8000a52:	4298      	cmp	r0, r3
 8000a54:	d301      	bcc.n	8000a5a <__clzsi2+0x22>
 8000a56:	0900      	lsrs	r0, r0, #4
 8000a58:	3904      	subs	r1, #4
 8000a5a:	a202      	add	r2, pc, #8	; (adr r2, 8000a64 <__clzsi2+0x2c>)
 8000a5c:	5c10      	ldrb	r0, [r2, r0]
 8000a5e:	1840      	adds	r0, r0, r1
 8000a60:	4770      	bx	lr
 8000a62:	46c0      	nop			; (mov r8, r8)
 8000a64:	02020304 	.word	0x02020304
 8000a68:	01010101 	.word	0x01010101
	...

08000a74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a74:	b510      	push	{r4, lr}
 8000a76:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000a78:	f000 ffc0 	bl	80019fc <HAL_RCC_GetHCLKFreq>
 8000a7c:	21fa      	movs	r1, #250	; 0xfa
 8000a7e:	0089      	lsls	r1, r1, #2
 8000a80:	f7ff fb42 	bl	8000108 <__udivsi3>
 8000a84:	f000 fad0 	bl	8001028 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	0021      	movs	r1, r4
 8000a8c:	2001      	movs	r0, #1
 8000a8e:	4240      	negs	r0, r0
 8000a90:	f000 fa8e 	bl	8000fb0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000a94:	2000      	movs	r0, #0
 8000a96:	bd10      	pop	{r4, pc}

08000a98 <HAL_Init>:
{
 8000a98:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a9a:	4a06      	ldr	r2, [pc, #24]	; (8000ab4 <HAL_Init+0x1c>)
 8000a9c:	6813      	ldr	r3, [r2, #0]
 8000a9e:	2110      	movs	r1, #16
 8000aa0:	430b      	orrs	r3, r1
 8000aa2:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	f7ff ffe5 	bl	8000a74 <HAL_InitTick>
  HAL_MspInit();
 8000aaa:	f003 faef 	bl	800408c <HAL_MspInit>
}
 8000aae:	2000      	movs	r0, #0
 8000ab0:	bd10      	pop	{r4, pc}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	40022000 	.word	0x40022000

08000ab8 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000ab8:	4a02      	ldr	r2, [pc, #8]	; (8000ac4 <HAL_IncTick+0xc>)
 8000aba:	6813      	ldr	r3, [r2, #0]
 8000abc:	3301      	adds	r3, #1
 8000abe:	6013      	str	r3, [r2, #0]
}
 8000ac0:	4770      	bx	lr
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	2000019c 	.word	0x2000019c

08000ac8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ac8:	4b01      	ldr	r3, [pc, #4]	; (8000ad0 <HAL_GetTick+0x8>)
 8000aca:	6818      	ldr	r0, [r3, #0]
}
 8000acc:	4770      	bx	lr
 8000ace:	46c0      	nop			; (mov r8, r8)
 8000ad0:	2000019c 	.word	0x2000019c

08000ad4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000ad4:	b530      	push	{r4, r5, lr}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ada:	f7ff fff5 	bl	8000ac8 <HAL_GetTick>
 8000ade:	0005      	movs	r5, r0
  uint32_t wait = Delay;
 8000ae0:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ae2:	1c63      	adds	r3, r4, #1
 8000ae4:	d000      	beq.n	8000ae8 <HAL_Delay+0x14>
  {
     wait++;
 8000ae6:	3401      	adds	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000ae8:	f7ff ffee 	bl	8000ac8 <HAL_GetTick>
 8000aec:	1b40      	subs	r0, r0, r5
 8000aee:	42a0      	cmp	r0, r4
 8000af0:	d3fa      	bcc.n	8000ae8 <HAL_Delay+0x14>
  {
  }
}
 8000af2:	b003      	add	sp, #12
 8000af4:	bd30      	pop	{r4, r5, pc}
	...

08000af8 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000af8:	b530      	push	{r4, r5, lr}
 8000afa:	b083      	sub	sp, #12
 8000afc:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8000afe:	2300      	movs	r3, #0
 8000b00:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000b02:	6802      	ldr	r2, [r0, #0]
 8000b04:	6891      	ldr	r1, [r2, #8]
 8000b06:	3303      	adds	r3, #3
 8000b08:	400b      	ands	r3, r1
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d011      	beq.n	8000b32 <ADC_Enable+0x3a>
 8000b0e:	2300      	movs	r3, #0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d142      	bne.n	8000b9a <ADC_Enable+0xa2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000b14:	6891      	ldr	r1, [r2, #8]
 8000b16:	4b22      	ldr	r3, [pc, #136]	; (8000ba0 <ADC_Enable+0xa8>)
 8000b18:	4219      	tst	r1, r3
 8000b1a:	d116      	bne.n	8000b4a <ADC_Enable+0x52>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000b1c:	6893      	ldr	r3, [r2, #8]
 8000b1e:	2101      	movs	r1, #1
 8000b20:	430b      	orrs	r3, r1
 8000b22:	6093      	str	r3, [r2, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000b24:	4b1f      	ldr	r3, [pc, #124]	; (8000ba4 <ADC_Enable+0xac>)
 8000b26:	6818      	ldr	r0, [r3, #0]
 8000b28:	491f      	ldr	r1, [pc, #124]	; (8000ba8 <ADC_Enable+0xb0>)
 8000b2a:	f7ff faed 	bl	8000108 <__udivsi3>
 8000b2e:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 8000b30:	e018      	b.n	8000b64 <ADC_Enable+0x6c>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000b32:	6813      	ldr	r3, [r2, #0]
 8000b34:	07db      	lsls	r3, r3, #31
 8000b36:	d404      	bmi.n	8000b42 <ADC_Enable+0x4a>
 8000b38:	68d3      	ldr	r3, [r2, #12]
 8000b3a:	041b      	lsls	r3, r3, #16
 8000b3c:	d403      	bmi.n	8000b46 <ADC_Enable+0x4e>
 8000b3e:	2300      	movs	r3, #0
 8000b40:	e7e6      	b.n	8000b10 <ADC_Enable+0x18>
 8000b42:	2301      	movs	r3, #1
 8000b44:	e7e4      	b.n	8000b10 <ADC_Enable+0x18>
 8000b46:	2301      	movs	r3, #1
 8000b48:	e7e2      	b.n	8000b10 <ADC_Enable+0x18>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b4a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000b4c:	2210      	movs	r2, #16
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b52:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000b54:	3a0f      	subs	r2, #15
 8000b56:	4313      	orrs	r3, r2
 8000b58:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	e01e      	b.n	8000b9c <ADC_Enable+0xa4>
    {
      wait_loop_index--;
 8000b5e:	9b01      	ldr	r3, [sp, #4]
 8000b60:	3b01      	subs	r3, #1
 8000b62:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000b64:	9b01      	ldr	r3, [sp, #4]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d1f9      	bne.n	8000b5e <ADC_Enable+0x66>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8000b6a:	f7ff ffad 	bl	8000ac8 <HAL_GetTick>
 8000b6e:	0005      	movs	r5, r0
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000b70:	6823      	ldr	r3, [r4, #0]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	07db      	lsls	r3, r3, #31
 8000b76:	d40e      	bmi.n	8000b96 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000b78:	f7ff ffa6 	bl	8000ac8 <HAL_GetTick>
 8000b7c:	1b40      	subs	r0, r0, r5
 8000b7e:	2802      	cmp	r0, #2
 8000b80:	d9f6      	bls.n	8000b70 <ADC_Enable+0x78>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b82:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000b84:	2210      	movs	r2, #16
 8000b86:	4313      	orrs	r3, r2
 8000b88:	6463      	str	r3, [r4, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b8a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000b8c:	3a0f      	subs	r2, #15
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	64a3      	str	r3, [r4, #72]	; 0x48
      
        return HAL_ERROR;
 8000b92:	2001      	movs	r0, #1
 8000b94:	e002      	b.n	8000b9c <ADC_Enable+0xa4>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000b96:	2000      	movs	r0, #0
 8000b98:	e000      	b.n	8000b9c <ADC_Enable+0xa4>
 8000b9a:	2000      	movs	r0, #0
}
 8000b9c:	b003      	add	sp, #12
 8000b9e:	bd30      	pop	{r4, r5, pc}
 8000ba0:	80000017 	.word	0x80000017
 8000ba4:	20000004 	.word	0x20000004
 8000ba8:	000f4240 	.word	0x000f4240

08000bac <HAL_ADC_Init>:
{
 8000bac:	b570      	push	{r4, r5, r6, lr}
 8000bae:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8000bb0:	d100      	bne.n	8000bb4 <HAL_ADC_Init+0x8>
 8000bb2:	e0b9      	b.n	8000d28 <HAL_ADC_Init+0x17c>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000bb4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d100      	bne.n	8000bbc <HAL_ADC_Init+0x10>
 8000bba:	e080      	b.n	8000cbe <HAL_ADC_Init+0x112>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000bbc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000bbe:	06db      	lsls	r3, r3, #27
 8000bc0:	d500      	bpl.n	8000bc4 <HAL_ADC_Init+0x18>
 8000bc2:	e0ab      	b.n	8000d1c <HAL_ADC_Init+0x170>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000bc4:	6822      	ldr	r2, [r4, #0]
 8000bc6:	6893      	ldr	r3, [r2, #8]
 8000bc8:	2104      	movs	r1, #4
 8000bca:	400b      	ands	r3, r1
      (tmp_hal_status == HAL_OK)                                &&
 8000bcc:	d000      	beq.n	8000bd0 <HAL_ADC_Init+0x24>
 8000bce:	e0a5      	b.n	8000d1c <HAL_ADC_Init+0x170>
    ADC_STATE_CLR_SET(hadc->State,
 8000bd0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000bd2:	4856      	ldr	r0, [pc, #344]	; (8000d2c <HAL_ADC_Init+0x180>)
 8000bd4:	4001      	ands	r1, r0
 8000bd6:	3006      	adds	r0, #6
 8000bd8:	30ff      	adds	r0, #255	; 0xff
 8000bda:	4301      	orrs	r1, r0
 8000bdc:	6461      	str	r1, [r4, #68]	; 0x44
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000bde:	6890      	ldr	r0, [r2, #8]
 8000be0:	2103      	movs	r1, #3
 8000be2:	4001      	ands	r1, r0
 8000be4:	2901      	cmp	r1, #1
 8000be6:	d070      	beq.n	8000cca <HAL_ADC_Init+0x11e>
 8000be8:	2100      	movs	r1, #0
 8000bea:	2900      	cmp	r1, #0
 8000bec:	d10c      	bne.n	8000c08 <HAL_ADC_Init+0x5c>
      MODIFY_REG(hadc->Instance->CFGR1,
 8000bee:	68d1      	ldr	r1, [r2, #12]
 8000bf0:	2018      	movs	r0, #24
 8000bf2:	4381      	bics	r1, r0
 8000bf4:	68a0      	ldr	r0, [r4, #8]
 8000bf6:	4301      	orrs	r1, r0
 8000bf8:	60d1      	str	r1, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000bfa:	6821      	ldr	r1, [r4, #0]
 8000bfc:	690a      	ldr	r2, [r1, #16]
 8000bfe:	0092      	lsls	r2, r2, #2
 8000c00:	0892      	lsrs	r2, r2, #2
 8000c02:	6860      	ldr	r0, [r4, #4]
 8000c04:	4302      	orrs	r2, r0
 8000c06:	610a      	str	r2, [r1, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000c08:	6821      	ldr	r1, [r4, #0]
 8000c0a:	68ca      	ldr	r2, [r1, #12]
 8000c0c:	4848      	ldr	r0, [pc, #288]	; (8000d30 <HAL_ADC_Init+0x184>)
 8000c0e:	4002      	ands	r2, r0
 8000c10:	60ca      	str	r2, [r1, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000c12:	69a2      	ldr	r2, [r4, #24]
 8000c14:	0392      	lsls	r2, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8000c16:	69e1      	ldr	r1, [r4, #28]
 8000c18:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000c1a:	430a      	orrs	r2, r1
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8000c1c:	6a20      	ldr	r0, [r4, #32]
 8000c1e:	0341      	lsls	r1, r0, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8000c20:	430a      	orrs	r2, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8000c22:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000c24:	2901      	cmp	r1, #1
 8000c26:	d05c      	beq.n	8000ce2 <HAL_ADC_Init+0x136>
 8000c28:	2180      	movs	r1, #128	; 0x80
 8000c2a:	0149      	lsls	r1, r1, #5
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8000c2c:	430a      	orrs	r2, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8000c2e:	68e1      	ldr	r1, [r4, #12]
 8000c30:	430a      	orrs	r2, r1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000c32:	6921      	ldr	r1, [r4, #16]
 8000c34:	2902      	cmp	r1, #2
 8000c36:	d056      	beq.n	8000ce6 <HAL_ADC_Init+0x13a>
                 hadc->Init.DataAlign                                   |
 8000c38:	4313      	orrs	r3, r2
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8000c3a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000c3c:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000c3e:	4313      	orrs	r3, r2
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c40:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000c42:	2a01      	cmp	r2, #1
 8000c44:	d051      	beq.n	8000cea <HAL_ADC_Init+0x13e>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c46:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000c48:	21c2      	movs	r1, #194	; 0xc2
 8000c4a:	31ff      	adds	r1, #255	; 0xff
 8000c4c:	428a      	cmp	r2, r1
 8000c4e:	d002      	beq.n	8000c56 <HAL_ADC_Init+0xaa>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000c50:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000c52:	430a      	orrs	r2, r1
 8000c54:	4313      	orrs	r3, r2
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000c56:	6821      	ldr	r1, [r4, #0]
 8000c58:	68ca      	ldr	r2, [r1, #12]
 8000c5a:	431a      	orrs	r2, r3
 8000c5c:	60ca      	str	r2, [r1, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000c5e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000c60:	2180      	movs	r1, #128	; 0x80
 8000c62:	0549      	lsls	r1, r1, #21
 8000c64:	428a      	cmp	r2, r1
 8000c66:	d00d      	beq.n	8000c84 <HAL_ADC_Init+0xd8>
 8000c68:	2a01      	cmp	r2, #1
 8000c6a:	d00b      	beq.n	8000c84 <HAL_ADC_Init+0xd8>
 8000c6c:	2a02      	cmp	r2, #2
 8000c6e:	d009      	beq.n	8000c84 <HAL_ADC_Init+0xd8>
 8000c70:	2a03      	cmp	r2, #3
 8000c72:	d007      	beq.n	8000c84 <HAL_ADC_Init+0xd8>
 8000c74:	2a04      	cmp	r2, #4
 8000c76:	d005      	beq.n	8000c84 <HAL_ADC_Init+0xd8>
 8000c78:	2a05      	cmp	r2, #5
 8000c7a:	d003      	beq.n	8000c84 <HAL_ADC_Init+0xd8>
 8000c7c:	2a06      	cmp	r2, #6
 8000c7e:	d001      	beq.n	8000c84 <HAL_ADC_Init+0xd8>
 8000c80:	2a07      	cmp	r2, #7
 8000c82:	d10a      	bne.n	8000c9a <HAL_ADC_Init+0xee>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000c84:	6820      	ldr	r0, [r4, #0]
 8000c86:	6941      	ldr	r1, [r0, #20]
 8000c88:	2207      	movs	r2, #7
 8000c8a:	4391      	bics	r1, r2
 8000c8c:	6141      	str	r1, [r0, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000c8e:	6820      	ldr	r0, [r4, #0]
 8000c90:	6941      	ldr	r1, [r0, #20]
 8000c92:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000c94:	402a      	ands	r2, r5
 8000c96:	430a      	orrs	r2, r1
 8000c98:	6142      	str	r2, [r0, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000c9a:	6822      	ldr	r2, [r4, #0]
 8000c9c:	68d2      	ldr	r2, [r2, #12]
 8000c9e:	4925      	ldr	r1, [pc, #148]	; (8000d34 <HAL_ADC_Init+0x188>)
 8000ca0:	400a      	ands	r2, r1
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d030      	beq.n	8000d08 <HAL_ADC_Init+0x15c>
      ADC_STATE_CLR_SET(hadc->State,
 8000ca6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000ca8:	2212      	movs	r2, #18
 8000caa:	4393      	bics	r3, r2
 8000cac:	3a02      	subs	r2, #2
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cb2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000cb4:	3a0f      	subs	r2, #15
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	64a3      	str	r3, [r4, #72]	; 0x48
      tmp_hal_status = HAL_ERROR;
 8000cba:	2001      	movs	r0, #1
 8000cbc:	e033      	b.n	8000d26 <HAL_ADC_Init+0x17a>
    ADC_CLEAR_ERRORCODE(hadc);
 8000cbe:	6483      	str	r3, [r0, #72]	; 0x48
    hadc->Lock = HAL_UNLOCKED;
 8000cc0:	2240      	movs	r2, #64	; 0x40
 8000cc2:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8000cc4:	f003 f9fa 	bl	80040bc <HAL_ADC_MspInit>
 8000cc8:	e778      	b.n	8000bbc <HAL_ADC_Init+0x10>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000cca:	6811      	ldr	r1, [r2, #0]
 8000ccc:	07c9      	lsls	r1, r1, #31
 8000cce:	d404      	bmi.n	8000cda <HAL_ADC_Init+0x12e>
 8000cd0:	68d1      	ldr	r1, [r2, #12]
 8000cd2:	0409      	lsls	r1, r1, #16
 8000cd4:	d403      	bmi.n	8000cde <HAL_ADC_Init+0x132>
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	e787      	b.n	8000bea <HAL_ADC_Init+0x3e>
 8000cda:	2101      	movs	r1, #1
 8000cdc:	e785      	b.n	8000bea <HAL_ADC_Init+0x3e>
 8000cde:	2101      	movs	r1, #1
 8000ce0:	e783      	b.n	8000bea <HAL_ADC_Init+0x3e>
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8000ce2:	0019      	movs	r1, r3
 8000ce4:	e7a2      	b.n	8000c2c <HAL_ADC_Init+0x80>
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000ce6:	2304      	movs	r3, #4
 8000ce8:	e7a6      	b.n	8000c38 <HAL_ADC_Init+0x8c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000cea:	2800      	cmp	r0, #0
 8000cec:	d103      	bne.n	8000cf6 <HAL_ADC_Init+0x14a>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000cee:	2280      	movs	r2, #128	; 0x80
 8000cf0:	0252      	lsls	r2, r2, #9
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	e7a7      	b.n	8000c46 <HAL_ADC_Init+0x9a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cf6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000cf8:	2120      	movs	r1, #32
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cfe:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000d00:	391f      	subs	r1, #31
 8000d02:	430a      	orrs	r2, r1
 8000d04:	64a2      	str	r2, [r4, #72]	; 0x48
 8000d06:	e79e      	b.n	8000c46 <HAL_ADC_Init+0x9a>
      ADC_CLEAR_ERRORCODE(hadc);
 8000d08:	2300      	movs	r3, #0
 8000d0a:	64a3      	str	r3, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 8000d0c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000d0e:	2203      	movs	r2, #3
 8000d10:	4393      	bics	r3, r2
 8000d12:	3a02      	subs	r2, #2
 8000d14:	4313      	orrs	r3, r2
 8000d16:	6463      	str	r3, [r4, #68]	; 0x44
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d18:	2000      	movs	r0, #0
 8000d1a:	e004      	b.n	8000d26 <HAL_ADC_Init+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d1c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000d1e:	2210      	movs	r2, #16
 8000d20:	4313      	orrs	r3, r2
 8000d22:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8000d24:	2001      	movs	r0, #1
}
 8000d26:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000d28:	2001      	movs	r0, #1
 8000d2a:	e7fc      	b.n	8000d26 <HAL_ADC_Init+0x17a>
 8000d2c:	fffffefd 	.word	0xfffffefd
 8000d30:	fffe0219 	.word	0xfffe0219
 8000d34:	833fffe7 	.word	0x833fffe7

08000d38 <HAL_ADC_Start_DMA>:
{
 8000d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d3a:	0004      	movs	r4, r0
 8000d3c:	000e      	movs	r6, r1
 8000d3e:	0017      	movs	r7, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d40:	6803      	ldr	r3, [r0, #0]
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	075b      	lsls	r3, r3, #29
 8000d46:	d502      	bpl.n	8000d4e <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_BUSY;
 8000d48:	2502      	movs	r5, #2
}
 8000d4a:	0028      	movs	r0, r5
 8000d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8000d4e:	2340      	movs	r3, #64	; 0x40
 8000d50:	5cc3      	ldrb	r3, [r0, r3]
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d03a      	beq.n	8000dcc <HAL_ADC_Start_DMA+0x94>
 8000d56:	2201      	movs	r2, #1
 8000d58:	2340      	movs	r3, #64	; 0x40
 8000d5a:	54c2      	strb	r2, [r0, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000d5c:	69c3      	ldr	r3, [r0, #28]
 8000d5e:	2b01      	cmp	r3, #1
 8000d60:	d032      	beq.n	8000dc8 <HAL_ADC_Start_DMA+0x90>
      tmp_hal_status = ADC_Enable(hadc);
 8000d62:	f7ff fec9 	bl	8000af8 <ADC_Enable>
 8000d66:	0005      	movs	r5, r0
    if (tmp_hal_status == HAL_OK)
 8000d68:	2d00      	cmp	r5, #0
 8000d6a:	d1ee      	bne.n	8000d4a <HAL_ADC_Start_DMA+0x12>
      ADC_STATE_CLR_SET(hadc->State,
 8000d6c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000d6e:	4a18      	ldr	r2, [pc, #96]	; (8000dd0 <HAL_ADC_Start_DMA+0x98>)
 8000d70:	401a      	ands	r2, r3
 8000d72:	2380      	movs	r3, #128	; 0x80
 8000d74:	005b      	lsls	r3, r3, #1
 8000d76:	4313      	orrs	r3, r2
 8000d78:	6463      	str	r3, [r4, #68]	; 0x44
      ADC_CLEAR_ERRORCODE(hadc);
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	64a3      	str	r3, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 8000d7e:	2240      	movs	r2, #64	; 0x40
 8000d80:	54a3      	strb	r3, [r4, r2]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000d82:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000d84:	4a13      	ldr	r2, [pc, #76]	; (8000dd4 <HAL_ADC_Start_DMA+0x9c>)
 8000d86:	629a      	str	r2, [r3, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000d88:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000d8a:	4a13      	ldr	r2, [pc, #76]	; (8000dd8 <HAL_ADC_Start_DMA+0xa0>)
 8000d8c:	62da      	str	r2, [r3, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000d8e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000d90:	4a12      	ldr	r2, [pc, #72]	; (8000ddc <HAL_ADC_Start_DMA+0xa4>)
 8000d92:	631a      	str	r2, [r3, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000d94:	6823      	ldr	r3, [r4, #0]
 8000d96:	221c      	movs	r2, #28
 8000d98:	601a      	str	r2, [r3, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000d9a:	6822      	ldr	r2, [r4, #0]
 8000d9c:	6853      	ldr	r3, [r2, #4]
 8000d9e:	2110      	movs	r1, #16
 8000da0:	430b      	orrs	r3, r1
 8000da2:	6053      	str	r3, [r2, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8000da4:	6822      	ldr	r2, [r4, #0]
 8000da6:	68d3      	ldr	r3, [r2, #12]
 8000da8:	390f      	subs	r1, #15
 8000daa:	430b      	orrs	r3, r1
 8000dac:	60d3      	str	r3, [r2, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000dae:	6821      	ldr	r1, [r4, #0]
 8000db0:	3140      	adds	r1, #64	; 0x40
 8000db2:	003b      	movs	r3, r7
 8000db4:	0032      	movs	r2, r6
 8000db6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8000db8:	f000 f9a8 	bl	800110c <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000dbc:	6822      	ldr	r2, [r4, #0]
 8000dbe:	6893      	ldr	r3, [r2, #8]
 8000dc0:	2104      	movs	r1, #4
 8000dc2:	430b      	orrs	r3, r1
 8000dc4:	6093      	str	r3, [r2, #8]
 8000dc6:	e7c0      	b.n	8000d4a <HAL_ADC_Start_DMA+0x12>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dc8:	2500      	movs	r5, #0
 8000dca:	e7cd      	b.n	8000d68 <HAL_ADC_Start_DMA+0x30>
    __HAL_LOCK(hadc);
 8000dcc:	2502      	movs	r5, #2
 8000dce:	e7bc      	b.n	8000d4a <HAL_ADC_Start_DMA+0x12>
 8000dd0:	fffff0fe 	.word	0xfffff0fe
 8000dd4:	08000de5 	.word	0x08000de5
 8000dd8:	08000e57 	.word	0x08000e57
 8000ddc:	08000e63 	.word	0x08000e63

08000de0 <HAL_ADC_ConvCpltCallback>:
}
 8000de0:	4770      	bx	lr
	...

08000de4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000de4:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000de6:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000de8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000dea:	2150      	movs	r1, #80	; 0x50
 8000dec:	4211      	tst	r1, r2
 8000dee:	d12b      	bne.n	8000e48 <ADC_DMAConvCplt+0x64>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000df0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000df2:	2280      	movs	r2, #128	; 0x80
 8000df4:	0092      	lsls	r2, r2, #2
 8000df6:	430a      	orrs	r2, r1
 8000df8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	68d0      	ldr	r0, [r2, #12]
 8000dfe:	21c0      	movs	r1, #192	; 0xc0
 8000e00:	0109      	lsls	r1, r1, #4
 8000e02:	4208      	tst	r0, r1
 8000e04:	d113      	bne.n	8000e2e <ADC_DMAConvCplt+0x4a>
 8000e06:	6a19      	ldr	r1, [r3, #32]
 8000e08:	2900      	cmp	r1, #0
 8000e0a:	d110      	bne.n	8000e2e <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000e0c:	6811      	ldr	r1, [r2, #0]
 8000e0e:	0709      	lsls	r1, r1, #28
 8000e10:	d50d      	bpl.n	8000e2e <ADC_DMAConvCplt+0x4a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e12:	6891      	ldr	r1, [r2, #8]
 8000e14:	0749      	lsls	r1, r1, #29
 8000e16:	d40e      	bmi.n	8000e36 <ADC_DMAConvCplt+0x52>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000e18:	6851      	ldr	r1, [r2, #4]
 8000e1a:	200c      	movs	r0, #12
 8000e1c:	4381      	bics	r1, r0
 8000e1e:	6051      	str	r1, [r2, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000e20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000e22:	490b      	ldr	r1, [pc, #44]	; (8000e50 <ADC_DMAConvCplt+0x6c>)
 8000e24:	400a      	ands	r2, r1
 8000e26:	3104      	adds	r1, #4
 8000e28:	31ff      	adds	r1, #255	; 0xff
 8000e2a:	430a      	orrs	r2, r1
 8000e2c:	645a      	str	r2, [r3, #68]	; 0x44
        }
      }
    }

    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f7ff ffd6 	bl	8000de0 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8000e34:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000e38:	2120      	movs	r1, #32
 8000e3a:	430a      	orrs	r2, r1
 8000e3c:	645a      	str	r2, [r3, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000e40:	391f      	subs	r1, #31
 8000e42:	430a      	orrs	r2, r1
 8000e44:	649a      	str	r2, [r3, #72]	; 0x48
 8000e46:	e7f2      	b.n	8000e2e <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4c:	4798      	blx	r3
}
 8000e4e:	e7f1      	b.n	8000e34 <ADC_DMAConvCplt+0x50>
 8000e50:	fffffefe 	.word	0xfffffefe

08000e54 <HAL_ADC_ConvHalfCpltCallback>:
}
 8000e54:	4770      	bx	lr

08000e56 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000e56:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000e58:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000e5a:	f7ff fffb 	bl	8000e54 <HAL_ADC_ConvHalfCpltCallback>
}
 8000e5e:	bd10      	pop	{r4, pc}

08000e60 <HAL_ADC_ErrorCallback>:
}
 8000e60:	4770      	bx	lr

08000e62 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000e62:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000e64:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000e66:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000e68:	2240      	movs	r2, #64	; 0x40
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000e6e:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000e70:	3a3c      	subs	r2, #60	; 0x3c
 8000e72:	4313      	orrs	r3, r2
 8000e74:	6483      	str	r3, [r0, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000e76:	f7ff fff3 	bl	8000e60 <HAL_ADC_ErrorCallback>
}
 8000e7a:	bd10      	pop	{r4, pc}

08000e7c <HAL_ADC_ConfigChannel>:
{
 8000e7c:	b530      	push	{r4, r5, lr}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8000e82:	2300      	movs	r3, #0
 8000e84:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000e86:	3340      	adds	r3, #64	; 0x40
 8000e88:	5cc3      	ldrb	r3, [r0, r3]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d100      	bne.n	8000e90 <HAL_ADC_ConfigChannel+0x14>
 8000e8e:	e081      	b.n	8000f94 <HAL_ADC_ConfigChannel+0x118>
 8000e90:	2201      	movs	r2, #1
 8000e92:	2340      	movs	r3, #64	; 0x40
 8000e94:	54c2      	strb	r2, [r0, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e96:	6803      	ldr	r3, [r0, #0]
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	0752      	lsls	r2, r2, #29
 8000e9c:	d470      	bmi.n	8000f80 <HAL_ADC_ConfigChannel+0x104>
    if (sConfig->Rank != ADC_RANK_NONE)
 8000e9e:	4a3e      	ldr	r2, [pc, #248]	; (8000f98 <HAL_ADC_ConfigChannel+0x11c>)
 8000ea0:	6848      	ldr	r0, [r1, #4]
 8000ea2:	4290      	cmp	r0, r2
 8000ea4:	d053      	beq.n	8000f4e <HAL_ADC_ConfigChannel+0xd2>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000ea6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ea8:	2001      	movs	r0, #1
 8000eaa:	680d      	ldr	r5, [r1, #0]
 8000eac:	40a8      	lsls	r0, r5
 8000eae:	4302      	orrs	r2, r0
 8000eb0:	629a      	str	r2, [r3, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000eb2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000eb4:	2280      	movs	r2, #128	; 0x80
 8000eb6:	0552      	lsls	r2, r2, #21
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d01e      	beq.n	8000efa <HAL_ADC_ConfigChannel+0x7e>
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d01c      	beq.n	8000efa <HAL_ADC_ConfigChannel+0x7e>
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d01a      	beq.n	8000efa <HAL_ADC_ConfigChannel+0x7e>
 8000ec4:	2b03      	cmp	r3, #3
 8000ec6:	d018      	beq.n	8000efa <HAL_ADC_ConfigChannel+0x7e>
 8000ec8:	2b04      	cmp	r3, #4
 8000eca:	d016      	beq.n	8000efa <HAL_ADC_ConfigChannel+0x7e>
 8000ecc:	2b05      	cmp	r3, #5
 8000ece:	d014      	beq.n	8000efa <HAL_ADC_ConfigChannel+0x7e>
 8000ed0:	2b06      	cmp	r3, #6
 8000ed2:	d012      	beq.n	8000efa <HAL_ADC_ConfigChannel+0x7e>
 8000ed4:	2b07      	cmp	r3, #7
 8000ed6:	d010      	beq.n	8000efa <HAL_ADC_ConfigChannel+0x7e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000ed8:	6822      	ldr	r2, [r4, #0]
 8000eda:	6950      	ldr	r0, [r2, #20]
 8000edc:	2307      	movs	r3, #7
 8000ede:	4003      	ands	r3, r0
 8000ee0:	6888      	ldr	r0, [r1, #8]
 8000ee2:	4298      	cmp	r0, r3
 8000ee4:	d009      	beq.n	8000efa <HAL_ADC_ConfigChannel+0x7e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000ee6:	6950      	ldr	r0, [r2, #20]
 8000ee8:	2307      	movs	r3, #7
 8000eea:	4398      	bics	r0, r3
 8000eec:	6150      	str	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000eee:	6820      	ldr	r0, [r4, #0]
 8000ef0:	6942      	ldr	r2, [r0, #20]
 8000ef2:	688d      	ldr	r5, [r1, #8]
 8000ef4:	402b      	ands	r3, r5
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	6143      	str	r3, [r0, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000efa:	680b      	ldr	r3, [r1, #0]
 8000efc:	001a      	movs	r2, r3
 8000efe:	3a10      	subs	r2, #16
 8000f00:	2a01      	cmp	r2, #1
 8000f02:	d901      	bls.n	8000f08 <HAL_ADC_ConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f04:	2000      	movs	r0, #0
 8000f06:	e040      	b.n	8000f8a <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000f08:	4a24      	ldr	r2, [pc, #144]	; (8000f9c <HAL_ADC_ConfigChannel+0x120>)
 8000f0a:	6812      	ldr	r2, [r2, #0]
 8000f0c:	2b10      	cmp	r3, #16
 8000f0e:	d009      	beq.n	8000f24 <HAL_ADC_ConfigChannel+0xa8>
 8000f10:	2380      	movs	r3, #128	; 0x80
 8000f12:	03db      	lsls	r3, r3, #15
 8000f14:	4313      	orrs	r3, r2
 8000f16:	4a21      	ldr	r2, [pc, #132]	; (8000f9c <HAL_ADC_ConfigChannel+0x120>)
 8000f18:	6013      	str	r3, [r2, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000f1a:	680b      	ldr	r3, [r1, #0]
 8000f1c:	2b10      	cmp	r3, #16
 8000f1e:	d004      	beq.n	8000f2a <HAL_ADC_ConfigChannel+0xae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f20:	2000      	movs	r0, #0
 8000f22:	e032      	b.n	8000f8a <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000f24:	2380      	movs	r3, #128	; 0x80
 8000f26:	041b      	lsls	r3, r3, #16
 8000f28:	e7f4      	b.n	8000f14 <HAL_ADC_ConfigChannel+0x98>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f2a:	4b1d      	ldr	r3, [pc, #116]	; (8000fa0 <HAL_ADC_ConfigChannel+0x124>)
 8000f2c:	6818      	ldr	r0, [r3, #0]
 8000f2e:	491d      	ldr	r1, [pc, #116]	; (8000fa4 <HAL_ADC_ConfigChannel+0x128>)
 8000f30:	f7ff f8ea 	bl	8000108 <__udivsi3>
 8000f34:	0083      	lsls	r3, r0, #2
 8000f36:	1818      	adds	r0, r3, r0
 8000f38:	0043      	lsls	r3, r0, #1
 8000f3a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000f3c:	e002      	b.n	8000f44 <HAL_ADC_ConfigChannel+0xc8>
            wait_loop_index--;
 8000f3e:	9b01      	ldr	r3, [sp, #4]
 8000f40:	3b01      	subs	r3, #1
 8000f42:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000f44:	9b01      	ldr	r3, [sp, #4]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d1f9      	bne.n	8000f3e <HAL_ADC_ConfigChannel+0xc2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	e01d      	b.n	8000f8a <HAL_ADC_ConfigChannel+0x10e>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000f4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f50:	2001      	movs	r0, #1
 8000f52:	680d      	ldr	r5, [r1, #0]
 8000f54:	40a8      	lsls	r0, r5
 8000f56:	4382      	bics	r2, r0
 8000f58:	629a      	str	r2, [r3, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000f5a:	680b      	ldr	r3, [r1, #0]
 8000f5c:	001a      	movs	r2, r3
 8000f5e:	3a10      	subs	r2, #16
 8000f60:	2a01      	cmp	r2, #1
 8000f62:	d901      	bls.n	8000f68 <HAL_ADC_ConfigChannel+0xec>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f64:	2000      	movs	r0, #0
 8000f66:	e010      	b.n	8000f8a <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000f68:	4a0c      	ldr	r2, [pc, #48]	; (8000f9c <HAL_ADC_ConfigChannel+0x120>)
 8000f6a:	6812      	ldr	r2, [r2, #0]
 8000f6c:	2b10      	cmp	r3, #16
 8000f6e:	d005      	beq.n	8000f7c <HAL_ADC_ConfigChannel+0x100>
 8000f70:	4b0d      	ldr	r3, [pc, #52]	; (8000fa8 <HAL_ADC_ConfigChannel+0x12c>)
 8000f72:	4013      	ands	r3, r2
 8000f74:	4a09      	ldr	r2, [pc, #36]	; (8000f9c <HAL_ADC_ConfigChannel+0x120>)
 8000f76:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f78:	2000      	movs	r0, #0
 8000f7a:	e006      	b.n	8000f8a <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000f7c:	4b0b      	ldr	r3, [pc, #44]	; (8000fac <HAL_ADC_ConfigChannel+0x130>)
 8000f7e:	e7f8      	b.n	8000f72 <HAL_ADC_ConfigChannel+0xf6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f80:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000f82:	2220      	movs	r2, #32
 8000f84:	4313      	orrs	r3, r2
 8000f86:	6443      	str	r3, [r0, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8000f88:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2340      	movs	r3, #64	; 0x40
 8000f8e:	54e2      	strb	r2, [r4, r3]
}
 8000f90:	b003      	add	sp, #12
 8000f92:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 8000f94:	2002      	movs	r0, #2
 8000f96:	e7fb      	b.n	8000f90 <HAL_ADC_ConfigChannel+0x114>
 8000f98:	00001001 	.word	0x00001001
 8000f9c:	40012708 	.word	0x40012708
 8000fa0:	20000004 	.word	0x20000004
 8000fa4:	000f4240 	.word	0x000f4240
 8000fa8:	ffbfffff 	.word	0xffbfffff
 8000fac:	ff7fffff 	.word	0xff7fffff

08000fb0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fb0:	b570      	push	{r4, r5, r6, lr}
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000fb2:	2800      	cmp	r0, #0
 8000fb4:	db11      	blt.n	8000fda <HAL_NVIC_SetPriority+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fb6:	0883      	lsrs	r3, r0, #2
 8000fb8:	4d14      	ldr	r5, [pc, #80]	; (800100c <HAL_NVIC_SetPriority+0x5c>)
 8000fba:	33c0      	adds	r3, #192	; 0xc0
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	595c      	ldr	r4, [r3, r5]
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	4010      	ands	r0, r2
 8000fc4:	00c0      	lsls	r0, r0, #3
 8000fc6:	32fc      	adds	r2, #252	; 0xfc
 8000fc8:	0016      	movs	r6, r2
 8000fca:	4086      	lsls	r6, r0
 8000fcc:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fce:	0189      	lsls	r1, r1, #6
 8000fd0:	400a      	ands	r2, r1
 8000fd2:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fd4:	4322      	orrs	r2, r4
 8000fd6:	515a      	str	r2, [r3, r5]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000fd8:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fda:	b2c0      	uxtb	r0, r0
 8000fdc:	230f      	movs	r3, #15
 8000fde:	4003      	ands	r3, r0
 8000fe0:	3b08      	subs	r3, #8
 8000fe2:	089b      	lsrs	r3, r3, #2
 8000fe4:	3306      	adds	r3, #6
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	4a09      	ldr	r2, [pc, #36]	; (8001010 <HAL_NVIC_SetPriority+0x60>)
 8000fea:	4694      	mov	ip, r2
 8000fec:	4463      	add	r3, ip
 8000fee:	685d      	ldr	r5, [r3, #4]
 8000ff0:	2203      	movs	r2, #3
 8000ff2:	4010      	ands	r0, r2
 8000ff4:	00c0      	lsls	r0, r0, #3
 8000ff6:	24ff      	movs	r4, #255	; 0xff
 8000ff8:	0022      	movs	r2, r4
 8000ffa:	4082      	lsls	r2, r0
 8000ffc:	4395      	bics	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ffe:	0189      	lsls	r1, r1, #6
 8001000:	400c      	ands	r4, r1
 8001002:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001004:	432c      	orrs	r4, r5
 8001006:	605c      	str	r4, [r3, #4]
 8001008:	e7e6      	b.n	8000fd8 <HAL_NVIC_SetPriority+0x28>
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	e000e100 	.word	0xe000e100
 8001010:	e000ed00 	.word	0xe000ed00

08001014 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001014:	231f      	movs	r3, #31
 8001016:	4018      	ands	r0, r3
 8001018:	3b1e      	subs	r3, #30
 800101a:	4083      	lsls	r3, r0
 800101c:	4a01      	ldr	r2, [pc, #4]	; (8001024 <HAL_NVIC_EnableIRQ+0x10>)
 800101e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001020:	4770      	bx	lr
 8001022:	46c0      	nop			; (mov r8, r8)
 8001024:	e000e100 	.word	0xe000e100

08001028 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001028:	3801      	subs	r0, #1
 800102a:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <HAL_SYSTICK_Config+0x2c>)
 800102c:	4298      	cmp	r0, r3
 800102e:	d80f      	bhi.n	8001050 <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001030:	4a09      	ldr	r2, [pc, #36]	; (8001058 <HAL_SYSTICK_Config+0x30>)
 8001032:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001034:	4809      	ldr	r0, [pc, #36]	; (800105c <HAL_SYSTICK_Config+0x34>)
 8001036:	6a03      	ldr	r3, [r0, #32]
 8001038:	021b      	lsls	r3, r3, #8
 800103a:	0a1b      	lsrs	r3, r3, #8
 800103c:	21c0      	movs	r1, #192	; 0xc0
 800103e:	0609      	lsls	r1, r1, #24
 8001040:	430b      	orrs	r3, r1
 8001042:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001044:	2300      	movs	r3, #0
 8001046:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001048:	3307      	adds	r3, #7
 800104a:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800104c:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800104e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001050:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8001052:	e7fc      	b.n	800104e <HAL_SYSTICK_Config+0x26>
 8001054:	00ffffff 	.word	0x00ffffff
 8001058:	e000e010 	.word	0xe000e010
 800105c:	e000ed00 	.word	0xe000ed00

08001060 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001060:	b570      	push	{r4, r5, r6, lr}
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001062:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8001064:	2401      	movs	r4, #1
 8001066:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8001068:	40b4      	lsls	r4, r6
 800106a:	606c      	str	r4, [r5, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800106c:	6804      	ldr	r4, [r0, #0]
 800106e:	6063      	str	r3, [r4, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001070:	6843      	ldr	r3, [r0, #4]
 8001072:	2b10      	cmp	r3, #16
 8001074:	d004      	beq.n	8001080 <DMA_SetConfig+0x20>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001076:	6803      	ldr	r3, [r0, #0]
 8001078:	6099      	str	r1, [r3, #8]
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800107a:	6803      	ldr	r3, [r0, #0]
 800107c:	60da      	str	r2, [r3, #12]
  }
}
 800107e:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CPAR = DstAddress;
 8001080:	6803      	ldr	r3, [r0, #0]
 8001082:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001084:	6803      	ldr	r3, [r0, #0]
 8001086:	60d9      	str	r1, [r3, #12]
 8001088:	e7f9      	b.n	800107e <DMA_SetConfig+0x1e>
	...

0800108c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800108c:	b510      	push	{r4, lr}
 800108e:	0004      	movs	r4, r0
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001090:	6803      	ldr	r3, [r0, #0]
 8001092:	4a06      	ldr	r2, [pc, #24]	; (80010ac <DMA_CalcBaseAndBitshift+0x20>)
 8001094:	4694      	mov	ip, r2
 8001096:	4463      	add	r3, ip
 8001098:	0018      	movs	r0, r3
 800109a:	2114      	movs	r1, #20
 800109c:	f7ff f834 	bl	8000108 <__udivsi3>
 80010a0:	0080      	lsls	r0, r0, #2
 80010a2:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80010a4:	4b02      	ldr	r3, [pc, #8]	; (80010b0 <DMA_CalcBaseAndBitshift+0x24>)
 80010a6:	63e3      	str	r3, [r4, #60]	; 0x3c
#endif
}
 80010a8:	bd10      	pop	{r4, pc}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	bffdfff8 	.word	0xbffdfff8
 80010b0:	40020000 	.word	0x40020000

080010b4 <HAL_DMA_Init>:
{ 
 80010b4:	b570      	push	{r4, r5, r6, lr}
 80010b6:	1e04      	subs	r4, r0, #0
  if(NULL == hdma)
 80010b8:	d024      	beq.n	8001104 <HAL_DMA_Init+0x50>
  hdma->State = HAL_DMA_STATE_BUSY;
 80010ba:	2521      	movs	r5, #33	; 0x21
 80010bc:	2302      	movs	r3, #2
 80010be:	5543      	strb	r3, [r0, r5]
  tmp = hdma->Instance->CCR;
 80010c0:	6801      	ldr	r1, [r0, #0]
 80010c2:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80010c4:	4a10      	ldr	r2, [pc, #64]	; (8001108 <HAL_DMA_Init+0x54>)
 80010c6:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 80010c8:	6843      	ldr	r3, [r0, #4]
 80010ca:	6880      	ldr	r0, [r0, #8]
 80010cc:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010ce:	68e0      	ldr	r0, [r4, #12]
 80010d0:	4303      	orrs	r3, r0
 80010d2:	6920      	ldr	r0, [r4, #16]
 80010d4:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010d6:	6960      	ldr	r0, [r4, #20]
 80010d8:	4303      	orrs	r3, r0
 80010da:	69a0      	ldr	r0, [r4, #24]
 80010dc:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80010de:	69e0      	ldr	r0, [r4, #28]
 80010e0:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 80010e2:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;  
 80010e4:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 80010e6:	0020      	movs	r0, r4
 80010e8:	f7ff ffd0 	bl	800108c <DMA_CalcBaseAndBitshift>
  hdma->XferCpltCallback = NULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	62a3      	str	r3, [r4, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80010f0:	62e3      	str	r3, [r4, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80010f2:	6323      	str	r3, [r4, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80010f4:	6363      	str	r3, [r4, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010f6:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80010f8:	2201      	movs	r2, #1
 80010fa:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 80010fc:	321f      	adds	r2, #31
 80010fe:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8001100:	2000      	movs	r0, #0
}  
 8001102:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001104:	2001      	movs	r0, #1
 8001106:	e7fc      	b.n	8001102 <HAL_DMA_Init+0x4e>
 8001108:	ffffc00f 	.word	0xffffc00f

0800110c <HAL_DMA_Start_IT>:
{
 800110c:	b570      	push	{r4, r5, r6, lr}
 800110e:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8001110:	2020      	movs	r0, #32
 8001112:	5c20      	ldrb	r0, [r4, r0]
 8001114:	2801      	cmp	r0, #1
 8001116:	d032      	beq.n	800117e <HAL_DMA_Start_IT+0x72>
 8001118:	2501      	movs	r5, #1
 800111a:	2020      	movs	r0, #32
 800111c:	5425      	strb	r5, [r4, r0]
  if(HAL_DMA_STATE_READY == hdma->State)
 800111e:	3001      	adds	r0, #1
 8001120:	5c20      	ldrb	r0, [r4, r0]
 8001122:	2801      	cmp	r0, #1
 8001124:	d004      	beq.n	8001130 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8001126:	2200      	movs	r2, #0
 8001128:	2320      	movs	r3, #32
 800112a:	54e2      	strb	r2, [r4, r3]
    status = HAL_BUSY;
 800112c:	2002      	movs	r0, #2
} 
 800112e:	bd70      	pop	{r4, r5, r6, pc}
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001130:	3501      	adds	r5, #1
 8001132:	3020      	adds	r0, #32
 8001134:	5425      	strb	r5, [r4, r0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001136:	2000      	movs	r0, #0
 8001138:	63a0      	str	r0, [r4, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800113a:	6825      	ldr	r5, [r4, #0]
 800113c:	6828      	ldr	r0, [r5, #0]
 800113e:	2601      	movs	r6, #1
 8001140:	43b0      	bics	r0, r6
 8001142:	6028      	str	r0, [r5, #0]
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001144:	0020      	movs	r0, r4
 8001146:	f7ff ff8b 	bl	8001060 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback )
 800114a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800114c:	2b00      	cmp	r3, #0
 800114e:	d00b      	beq.n	8001168 <HAL_DMA_Start_IT+0x5c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001150:	6822      	ldr	r2, [r4, #0]
 8001152:	6813      	ldr	r3, [r2, #0]
 8001154:	210e      	movs	r1, #14
 8001156:	430b      	orrs	r3, r1
 8001158:	6013      	str	r3, [r2, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800115a:	6822      	ldr	r2, [r4, #0]
 800115c:	6813      	ldr	r3, [r2, #0]
 800115e:	2101      	movs	r1, #1
 8001160:	430b      	orrs	r3, r1
 8001162:	6013      	str	r3, [r2, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001164:	2000      	movs	r0, #0
 8001166:	e7e2      	b.n	800112e <HAL_DMA_Start_IT+0x22>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001168:	6822      	ldr	r2, [r4, #0]
 800116a:	6813      	ldr	r3, [r2, #0]
 800116c:	210a      	movs	r1, #10
 800116e:	430b      	orrs	r3, r1
 8001170:	6013      	str	r3, [r2, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001172:	6822      	ldr	r2, [r4, #0]
 8001174:	6813      	ldr	r3, [r2, #0]
 8001176:	3906      	subs	r1, #6
 8001178:	438b      	bics	r3, r1
 800117a:	6013      	str	r3, [r2, #0]
 800117c:	e7ed      	b.n	800115a <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 800117e:	2002      	movs	r0, #2
 8001180:	e7d5      	b.n	800112e <HAL_DMA_Start_IT+0x22>

08001182 <HAL_DMA_IRQHandler>:
{
 8001182:	b570      	push	{r4, r5, r6, lr}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001184:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001186:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001188:	6804      	ldr	r4, [r0, #0]
 800118a:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800118c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800118e:	2304      	movs	r3, #4
 8001190:	408b      	lsls	r3, r1
 8001192:	4213      	tst	r3, r2
 8001194:	d012      	beq.n	80011bc <HAL_DMA_IRQHandler+0x3a>
 8001196:	076b      	lsls	r3, r5, #29
 8001198:	d510      	bpl.n	80011bc <HAL_DMA_IRQHandler+0x3a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800119a:	6823      	ldr	r3, [r4, #0]
 800119c:	069b      	lsls	r3, r3, #26
 800119e:	d403      	bmi.n	80011a8 <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80011a0:	6823      	ldr	r3, [r4, #0]
 80011a2:	2204      	movs	r2, #4
 80011a4:	4393      	bics	r3, r2
 80011a6:	6023      	str	r3, [r4, #0]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80011a8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80011aa:	2304      	movs	r3, #4
 80011ac:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80011ae:	408b      	lsls	r3, r1
 80011b0:	6053      	str	r3, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 80011b2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d000      	beq.n	80011ba <HAL_DMA_IRQHandler+0x38>
  		hdma->XferHalfCpltCallback(hdma);
 80011b8:	4798      	blx	r3
}  
 80011ba:	bd70      	pop	{r4, r5, r6, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80011bc:	2302      	movs	r3, #2
 80011be:	408b      	lsls	r3, r1
 80011c0:	4213      	tst	r3, r2
 80011c2:	d018      	beq.n	80011f6 <HAL_DMA_IRQHandler+0x74>
 80011c4:	07ab      	lsls	r3, r5, #30
 80011c6:	d516      	bpl.n	80011f6 <HAL_DMA_IRQHandler+0x74>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011c8:	6823      	ldr	r3, [r4, #0]
 80011ca:	069b      	lsls	r3, r3, #26
 80011cc:	d406      	bmi.n	80011dc <HAL_DMA_IRQHandler+0x5a>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80011ce:	6823      	ldr	r3, [r4, #0]
 80011d0:	220a      	movs	r2, #10
 80011d2:	4393      	bics	r3, r2
 80011d4:	6023      	str	r3, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 80011d6:	3a09      	subs	r2, #9
 80011d8:	2321      	movs	r3, #33	; 0x21
 80011da:	54c2      	strb	r2, [r0, r3]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80011dc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80011de:	2302      	movs	r3, #2
 80011e0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80011e2:	408b      	lsls	r3, r1
 80011e4:	6053      	str	r3, [r2, #4]
  	__HAL_UNLOCK(hdma);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2320      	movs	r3, #32
 80011ea:	54c2      	strb	r2, [r0, r3]
  	if(hdma->XferCpltCallback != NULL)
 80011ec:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d0e3      	beq.n	80011ba <HAL_DMA_IRQHandler+0x38>
  		hdma->XferCpltCallback(hdma);
 80011f2:	4798      	blx	r3
 80011f4:	e7e1      	b.n	80011ba <HAL_DMA_IRQHandler+0x38>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80011f6:	2308      	movs	r3, #8
 80011f8:	408b      	lsls	r3, r1
 80011fa:	4213      	tst	r3, r2
 80011fc:	d0dd      	beq.n	80011ba <HAL_DMA_IRQHandler+0x38>
 80011fe:	072b      	lsls	r3, r5, #28
 8001200:	d5db      	bpl.n	80011ba <HAL_DMA_IRQHandler+0x38>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001202:	6823      	ldr	r3, [r4, #0]
 8001204:	220e      	movs	r2, #14
 8001206:	4393      	bics	r3, r2
 8001208:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800120a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800120c:	2301      	movs	r3, #1
 800120e:	0019      	movs	r1, r3
 8001210:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001212:	40a1      	lsls	r1, r4
 8001214:	6051      	str	r1, [r2, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001216:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001218:	2221      	movs	r2, #33	; 0x21
 800121a:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma); 
 800121c:	2200      	movs	r2, #0
 800121e:	331f      	adds	r3, #31
 8001220:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferErrorCallback != NULL)
 8001222:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001224:	2b00      	cmp	r3, #0
 8001226:	d0c8      	beq.n	80011ba <HAL_DMA_IRQHandler+0x38>
    	hdma->XferErrorCallback(hdma);
 8001228:	4798      	blx	r3
}  
 800122a:	e7c6      	b.n	80011ba <HAL_DMA_IRQHandler+0x38>

0800122c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800122c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800122e:	46c6      	mov	lr, r8
 8001230:	b500      	push	{lr}
 8001232:	b082      	sub	sp, #8
  uint32_t position = 0x00U;
 8001234:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001236:	e07e      	b.n	8001336 <HAL_GPIO_Init+0x10a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8001238:	08df      	lsrs	r7, r3, #3
 800123a:	3708      	adds	r7, #8
 800123c:	00bf      	lsls	r7, r7, #2
 800123e:	583e      	ldr	r6, [r7, r0]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001240:	2507      	movs	r5, #7
 8001242:	401d      	ands	r5, r3
 8001244:	00ad      	lsls	r5, r5, #2
 8001246:	240f      	movs	r4, #15
 8001248:	40ac      	lsls	r4, r5
 800124a:	43a6      	bics	r6, r4
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 800124c:	690c      	ldr	r4, [r1, #16]
 800124e:	40ac      	lsls	r4, r5
 8001250:	0025      	movs	r5, r4
 8001252:	4335      	orrs	r5, r6
        GPIOx->AFR[position >> 3U] = temp;
 8001254:	503d      	str	r5, [r7, r0]
 8001256:	e07e      	b.n	8001356 <HAL_GPIO_Init+0x12a>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001258:	6885      	ldr	r5, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800125a:	4664      	mov	r4, ip
 800125c:	4025      	ands	r5, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800125e:	68ce      	ldr	r6, [r1, #12]
 8001260:	40be      	lsls	r6, r7
 8001262:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8001264:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001266:	6845      	ldr	r5, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001268:	002c      	movs	r4, r5
 800126a:	4645      	mov	r5, r8
 800126c:	43ac      	bics	r4, r5
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800126e:	684d      	ldr	r5, [r1, #4]
 8001270:	092e      	lsrs	r6, r5, #4
 8001272:	2501      	movs	r5, #1
 8001274:	4035      	ands	r5, r6
 8001276:	409d      	lsls	r5, r3
 8001278:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800127a:	6044      	str	r4, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800127c:	68c4      	ldr	r4, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800127e:	4665      	mov	r5, ip
 8001280:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001282:	688d      	ldr	r5, [r1, #8]
 8001284:	40bd      	lsls	r5, r7
 8001286:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8001288:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800128a:	684c      	ldr	r4, [r1, #4]
 800128c:	00e4      	lsls	r4, r4, #3
 800128e:	d551      	bpl.n	8001334 <HAL_GPIO_Init+0x108>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001290:	4d43      	ldr	r5, [pc, #268]	; (80013a0 <HAL_GPIO_Init+0x174>)
 8001292:	69ae      	ldr	r6, [r5, #24]
 8001294:	2401      	movs	r4, #1
 8001296:	4326      	orrs	r6, r4
 8001298:	61ae      	str	r6, [r5, #24]
 800129a:	69ad      	ldr	r5, [r5, #24]
 800129c:	402c      	ands	r4, r5
 800129e:	9401      	str	r4, [sp, #4]
 80012a0:	9c01      	ldr	r4, [sp, #4]
  
        temp = SYSCFG->EXTICR[position >> 2];
 80012a2:	089c      	lsrs	r4, r3, #2
 80012a4:	1ca5      	adds	r5, r4, #2
 80012a6:	00ad      	lsls	r5, r5, #2
 80012a8:	4e3e      	ldr	r6, [pc, #248]	; (80013a4 <HAL_GPIO_Init+0x178>)
 80012aa:	59ae      	ldr	r6, [r5, r6]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80012ac:	2503      	movs	r5, #3
 80012ae:	401d      	ands	r5, r3
 80012b0:	00ad      	lsls	r5, r5, #2
 80012b2:	270f      	movs	r7, #15
 80012b4:	40af      	lsls	r7, r5
 80012b6:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012b8:	2790      	movs	r7, #144	; 0x90
 80012ba:	05ff      	lsls	r7, r7, #23
 80012bc:	42b8      	cmp	r0, r7
 80012be:	d065      	beq.n	800138c <HAL_GPIO_Init+0x160>
 80012c0:	4f39      	ldr	r7, [pc, #228]	; (80013a8 <HAL_GPIO_Init+0x17c>)
 80012c2:	42b8      	cmp	r0, r7
 80012c4:	d064      	beq.n	8001390 <HAL_GPIO_Init+0x164>
 80012c6:	4f39      	ldr	r7, [pc, #228]	; (80013ac <HAL_GPIO_Init+0x180>)
 80012c8:	42b8      	cmp	r0, r7
 80012ca:	d063      	beq.n	8001394 <HAL_GPIO_Init+0x168>
 80012cc:	4f38      	ldr	r7, [pc, #224]	; (80013b0 <HAL_GPIO_Init+0x184>)
 80012ce:	42b8      	cmp	r0, r7
 80012d0:	d05a      	beq.n	8001388 <HAL_GPIO_Init+0x15c>
 80012d2:	2705      	movs	r7, #5
 80012d4:	40af      	lsls	r7, r5
 80012d6:	003d      	movs	r5, r7
 80012d8:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 80012da:	3402      	adds	r4, #2
 80012dc:	00a4      	lsls	r4, r4, #2
 80012de:	4e31      	ldr	r6, [pc, #196]	; (80013a4 <HAL_GPIO_Init+0x178>)
 80012e0:	51a5      	str	r5, [r4, r6]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012e2:	4c34      	ldr	r4, [pc, #208]	; (80013b4 <HAL_GPIO_Init+0x188>)
 80012e4:	6825      	ldr	r5, [r4, #0]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80012e6:	43d4      	mvns	r4, r2
 80012e8:	0026      	movs	r6, r4
 80012ea:	402e      	ands	r6, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012ec:	684f      	ldr	r7, [r1, #4]
 80012ee:	03ff      	lsls	r7, r7, #15
 80012f0:	d501      	bpl.n	80012f6 <HAL_GPIO_Init+0xca>
        {
          SET_BIT(temp, iocurrent); 
 80012f2:	4315      	orrs	r5, r2
 80012f4:	002e      	movs	r6, r5
        }
        EXTI->IMR = temp;
 80012f6:	4d2f      	ldr	r5, [pc, #188]	; (80013b4 <HAL_GPIO_Init+0x188>)
 80012f8:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 80012fa:	686d      	ldr	r5, [r5, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80012fc:	002e      	movs	r6, r5
 80012fe:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001300:	684f      	ldr	r7, [r1, #4]
 8001302:	03bf      	lsls	r7, r7, #14
 8001304:	d501      	bpl.n	800130a <HAL_GPIO_Init+0xde>
        { 
          SET_BIT(temp, iocurrent); 
 8001306:	4315      	orrs	r5, r2
 8001308:	002e      	movs	r6, r5
        }
        EXTI->EMR = temp;
 800130a:	4d2a      	ldr	r5, [pc, #168]	; (80013b4 <HAL_GPIO_Init+0x188>)
 800130c:	606e      	str	r6, [r5, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800130e:	68ad      	ldr	r5, [r5, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001310:	002e      	movs	r6, r5
 8001312:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001314:	684f      	ldr	r7, [r1, #4]
 8001316:	02ff      	lsls	r7, r7, #11
 8001318:	d501      	bpl.n	800131e <HAL_GPIO_Init+0xf2>
        {
          SET_BIT(temp, iocurrent); 
 800131a:	4315      	orrs	r5, r2
 800131c:	002e      	movs	r6, r5
        }
        EXTI->RTSR = temp;
 800131e:	4d25      	ldr	r5, [pc, #148]	; (80013b4 <HAL_GPIO_Init+0x188>)
 8001320:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8001322:	68ed      	ldr	r5, [r5, #12]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001324:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001326:	684e      	ldr	r6, [r1, #4]
 8001328:	02b6      	lsls	r6, r6, #10
 800132a:	d501      	bpl.n	8001330 <HAL_GPIO_Init+0x104>
        {
          SET_BIT(temp, iocurrent); 
 800132c:	432a      	orrs	r2, r5
 800132e:	0014      	movs	r4, r2
        }
        EXTI->FTSR = temp;
 8001330:	4a20      	ldr	r2, [pc, #128]	; (80013b4 <HAL_GPIO_Init+0x188>)
 8001332:	60d4      	str	r4, [r2, #12]
      }
    }
    
    position++;
 8001334:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001336:	680a      	ldr	r2, [r1, #0]
 8001338:	0014      	movs	r4, r2
 800133a:	40dc      	lsrs	r4, r3
 800133c:	d02c      	beq.n	8001398 <HAL_GPIO_Init+0x16c>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800133e:	2401      	movs	r4, #1
 8001340:	409c      	lsls	r4, r3
 8001342:	46a0      	mov	r8, r4
 8001344:	4022      	ands	r2, r4
    if(iocurrent)
 8001346:	d0f5      	beq.n	8001334 <HAL_GPIO_Init+0x108>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001348:	684d      	ldr	r5, [r1, #4]
 800134a:	2d02      	cmp	r5, #2
 800134c:	d100      	bne.n	8001350 <HAL_GPIO_Init+0x124>
 800134e:	e773      	b.n	8001238 <HAL_GPIO_Init+0xc>
 8001350:	2d12      	cmp	r5, #18
 8001352:	d100      	bne.n	8001356 <HAL_GPIO_Init+0x12a>
 8001354:	e770      	b.n	8001238 <HAL_GPIO_Init+0xc>
      temp = GPIOx->MODER;
 8001356:	6806      	ldr	r6, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001358:	005f      	lsls	r7, r3, #1
 800135a:	2503      	movs	r5, #3
 800135c:	002c      	movs	r4, r5
 800135e:	40bc      	lsls	r4, r7
 8001360:	43e4      	mvns	r4, r4
 8001362:	46a4      	mov	ip, r4
 8001364:	4026      	ands	r6, r4
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001366:	684c      	ldr	r4, [r1, #4]
 8001368:	4025      	ands	r5, r4
 800136a:	40bd      	lsls	r5, r7
 800136c:	4335      	orrs	r5, r6
      GPIOx->MODER = temp;
 800136e:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001370:	684d      	ldr	r5, [r1, #4]
 8001372:	1e6e      	subs	r6, r5, #1
 8001374:	2e01      	cmp	r6, #1
 8001376:	d800      	bhi.n	800137a <HAL_GPIO_Init+0x14e>
 8001378:	e76e      	b.n	8001258 <HAL_GPIO_Init+0x2c>
 800137a:	2d11      	cmp	r5, #17
 800137c:	d100      	bne.n	8001380 <HAL_GPIO_Init+0x154>
 800137e:	e76b      	b.n	8001258 <HAL_GPIO_Init+0x2c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001380:	2d12      	cmp	r5, #18
 8001382:	d000      	beq.n	8001386 <HAL_GPIO_Init+0x15a>
 8001384:	e77a      	b.n	800127c <HAL_GPIO_Init+0x50>
 8001386:	e767      	b.n	8001258 <HAL_GPIO_Init+0x2c>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001388:	2703      	movs	r7, #3
 800138a:	e7a3      	b.n	80012d4 <HAL_GPIO_Init+0xa8>
 800138c:	2700      	movs	r7, #0
 800138e:	e7a1      	b.n	80012d4 <HAL_GPIO_Init+0xa8>
 8001390:	2701      	movs	r7, #1
 8001392:	e79f      	b.n	80012d4 <HAL_GPIO_Init+0xa8>
 8001394:	2702      	movs	r7, #2
 8001396:	e79d      	b.n	80012d4 <HAL_GPIO_Init+0xa8>
  } 
}
 8001398:	b002      	add	sp, #8
 800139a:	bc04      	pop	{r2}
 800139c:	4690      	mov	r8, r2
 800139e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013a0:	40021000 	.word	0x40021000
 80013a4:	40010000 	.word	0x40010000
 80013a8:	48000400 	.word	0x48000400
 80013ac:	48000800 	.word	0x48000800
 80013b0:	48000c00 	.word	0x48000c00
 80013b4:	40010400 	.word	0x40010400

080013b8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013b8:	6903      	ldr	r3, [r0, #16]
 80013ba:	420b      	tst	r3, r1
 80013bc:	d101      	bne.n	80013c2 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013be:	2000      	movs	r0, #0
  }
  return bitstatus;
  }
 80013c0:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 80013c2:	2001      	movs	r0, #1
 80013c4:	e7fc      	b.n	80013c0 <HAL_GPIO_ReadPin+0x8>

080013c6 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013c6:	2a00      	cmp	r2, #0
 80013c8:	d101      	bne.n	80013ce <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013ca:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80013cc:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013ce:	6181      	str	r1, [r0, #24]
 80013d0:	e7fc      	b.n	80013cc <HAL_GPIO_WritePin+0x6>
	...

080013d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013d4:	b510      	push	{r4, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80013d6:	4b05      	ldr	r3, [pc, #20]	; (80013ec <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	4218      	tst	r0, r3
 80013dc:	d100      	bne.n	80013e0 <HAL_GPIO_EXTI_IRQHandler+0xc>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 80013de:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013e0:	4b02      	ldr	r3, [pc, #8]	; (80013ec <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80013e2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80013e4:	f002 fd82 	bl	8003eec <HAL_GPIO_EXTI_Callback>
}
 80013e8:	e7f9      	b.n	80013de <HAL_GPIO_EXTI_IRQHandler+0xa>
 80013ea:	46c0      	nop			; (mov r8, r8)
 80013ec:	40010400 	.word	0x40010400

080013f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013f0:	b570      	push	{r4, r5, r6, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	0004      	movs	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013f6:	6803      	ldr	r3, [r0, #0]
 80013f8:	07db      	lsls	r3, r3, #31
 80013fa:	d536      	bpl.n	800146a <HAL_RCC_OscConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80013fc:	4bc1      	ldr	r3, [pc, #772]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80013fe:	685a      	ldr	r2, [r3, #4]
 8001400:	230c      	movs	r3, #12
 8001402:	4013      	ands	r3, r2
 8001404:	2b04      	cmp	r3, #4
 8001406:	d028      	beq.n	800145a <HAL_RCC_OscConfig+0x6a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001408:	4bbe      	ldr	r3, [pc, #760]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	230c      	movs	r3, #12
 800140e:	4013      	ands	r3, r2
 8001410:	2b08      	cmp	r3, #8
 8001412:	d01e      	beq.n	8001452 <HAL_RCC_OscConfig+0x62>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001414:	6863      	ldr	r3, [r4, #4]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d04b      	beq.n	80014b2 <HAL_RCC_OscConfig+0xc2>
 800141a:	2b00      	cmp	r3, #0
 800141c:	d150      	bne.n	80014c0 <HAL_RCC_OscConfig+0xd0>
 800141e:	4bb9      	ldr	r3, [pc, #740]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	49b9      	ldr	r1, [pc, #740]	; (8001708 <HAL_RCC_OscConfig+0x318>)
 8001424:	400a      	ands	r2, r1
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	49b8      	ldr	r1, [pc, #736]	; (800170c <HAL_RCC_OscConfig+0x31c>)
 800142c:	400a      	ands	r2, r1
 800142e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001430:	6863      	ldr	r3, [r4, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d05c      	beq.n	80014f0 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001436:	f7ff fb47 	bl	8000ac8 <HAL_GetTick>
 800143a:	0005      	movs	r5, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800143c:	4bb1      	ldr	r3, [pc, #708]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	039b      	lsls	r3, r3, #14
 8001442:	d412      	bmi.n	800146a <HAL_RCC_OscConfig+0x7a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001444:	f7ff fb40 	bl	8000ac8 <HAL_GetTick>
 8001448:	1b40      	subs	r0, r0, r5
 800144a:	2864      	cmp	r0, #100	; 0x64
 800144c:	d9f6      	bls.n	800143c <HAL_RCC_OscConfig+0x4c>
          {
            return HAL_TIMEOUT;
 800144e:	2003      	movs	r0, #3
 8001450:	e1ea      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001452:	4bac      	ldr	r3, [pc, #688]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	03db      	lsls	r3, r3, #15
 8001458:	d5dc      	bpl.n	8001414 <HAL_RCC_OscConfig+0x24>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800145a:	4baa      	ldr	r3, [pc, #680]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	039b      	lsls	r3, r3, #14
 8001460:	d503      	bpl.n	800146a <HAL_RCC_OscConfig+0x7a>
 8001462:	6863      	ldr	r3, [r4, #4]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d100      	bne.n	800146a <HAL_RCC_OscConfig+0x7a>
 8001468:	e1db      	b.n	8001822 <HAL_RCC_OscConfig+0x432>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800146a:	6823      	ldr	r3, [r4, #0]
 800146c:	079b      	lsls	r3, r3, #30
 800146e:	d562      	bpl.n	8001536 <HAL_RCC_OscConfig+0x146>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001470:	4ba4      	ldr	r3, [pc, #656]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	220c      	movs	r2, #12
 8001476:	421a      	tst	r2, r3
 8001478:	d04c      	beq.n	8001514 <HAL_RCC_OscConfig+0x124>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800147a:	4ba2      	ldr	r3, [pc, #648]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	230c      	movs	r3, #12
 8001480:	4013      	ands	r3, r2
 8001482:	2b08      	cmp	r3, #8
 8001484:	d042      	beq.n	800150c <HAL_RCC_OscConfig+0x11c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001486:	68e3      	ldr	r3, [r4, #12]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d076      	beq.n	800157a <HAL_RCC_OscConfig+0x18a>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800148c:	4a9d      	ldr	r2, [pc, #628]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800148e:	6813      	ldr	r3, [r2, #0]
 8001490:	2101      	movs	r1, #1
 8001492:	430b      	orrs	r3, r1
 8001494:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001496:	f7ff fb17 	bl	8000ac8 <HAL_GetTick>
 800149a:	0005      	movs	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800149c:	4b99      	ldr	r3, [pc, #612]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	079b      	lsls	r3, r3, #30
 80014a2:	d461      	bmi.n	8001568 <HAL_RCC_OscConfig+0x178>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014a4:	f7ff fb10 	bl	8000ac8 <HAL_GetTick>
 80014a8:	1b40      	subs	r0, r0, r5
 80014aa:	2802      	cmp	r0, #2
 80014ac:	d9f6      	bls.n	800149c <HAL_RCC_OscConfig+0xac>
          {
            return HAL_TIMEOUT;
 80014ae:	2003      	movs	r0, #3
 80014b0:	e1ba      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014b2:	4a94      	ldr	r2, [pc, #592]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80014b4:	6811      	ldr	r1, [r2, #0]
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	025b      	lsls	r3, r3, #9
 80014ba:	430b      	orrs	r3, r1
 80014bc:	6013      	str	r3, [r2, #0]
 80014be:	e7b7      	b.n	8001430 <HAL_RCC_OscConfig+0x40>
 80014c0:	2b05      	cmp	r3, #5
 80014c2:	d009      	beq.n	80014d8 <HAL_RCC_OscConfig+0xe8>
 80014c4:	4b8f      	ldr	r3, [pc, #572]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	498f      	ldr	r1, [pc, #572]	; (8001708 <HAL_RCC_OscConfig+0x318>)
 80014ca:	400a      	ands	r2, r1
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	498e      	ldr	r1, [pc, #568]	; (800170c <HAL_RCC_OscConfig+0x31c>)
 80014d2:	400a      	ands	r2, r1
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	e7ab      	b.n	8001430 <HAL_RCC_OscConfig+0x40>
 80014d8:	4b8a      	ldr	r3, [pc, #552]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80014da:	6819      	ldr	r1, [r3, #0]
 80014dc:	2280      	movs	r2, #128	; 0x80
 80014de:	02d2      	lsls	r2, r2, #11
 80014e0:	430a      	orrs	r2, r1
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	6819      	ldr	r1, [r3, #0]
 80014e6:	2280      	movs	r2, #128	; 0x80
 80014e8:	0252      	lsls	r2, r2, #9
 80014ea:	430a      	orrs	r2, r1
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	e79f      	b.n	8001430 <HAL_RCC_OscConfig+0x40>
        tickstart = HAL_GetTick();
 80014f0:	f7ff faea 	bl	8000ac8 <HAL_GetTick>
 80014f4:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014f6:	4b83      	ldr	r3, [pc, #524]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	039b      	lsls	r3, r3, #14
 80014fc:	d5b5      	bpl.n	800146a <HAL_RCC_OscConfig+0x7a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014fe:	f7ff fae3 	bl	8000ac8 <HAL_GetTick>
 8001502:	1b40      	subs	r0, r0, r5
 8001504:	2864      	cmp	r0, #100	; 0x64
 8001506:	d9f6      	bls.n	80014f6 <HAL_RCC_OscConfig+0x106>
            return HAL_TIMEOUT;
 8001508:	2003      	movs	r0, #3
 800150a:	e18d      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800150c:	4b7d      	ldr	r3, [pc, #500]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	03db      	lsls	r3, r3, #15
 8001512:	d4b8      	bmi.n	8001486 <HAL_RCC_OscConfig+0x96>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001514:	4b7b      	ldr	r3, [pc, #492]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	079b      	lsls	r3, r3, #30
 800151a:	d504      	bpl.n	8001526 <HAL_RCC_OscConfig+0x136>
 800151c:	68e3      	ldr	r3, [r4, #12]
 800151e:	2b01      	cmp	r3, #1
 8001520:	d001      	beq.n	8001526 <HAL_RCC_OscConfig+0x136>
        return HAL_ERROR;
 8001522:	2001      	movs	r0, #1
 8001524:	e180      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001526:	4977      	ldr	r1, [pc, #476]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 8001528:	680b      	ldr	r3, [r1, #0]
 800152a:	22f8      	movs	r2, #248	; 0xf8
 800152c:	4393      	bics	r3, r2
 800152e:	6922      	ldr	r2, [r4, #16]
 8001530:	00d2      	lsls	r2, r2, #3
 8001532:	4313      	orrs	r3, r2
 8001534:	600b      	str	r3, [r1, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001536:	6823      	ldr	r3, [r4, #0]
 8001538:	071b      	lsls	r3, r3, #28
 800153a:	d544      	bpl.n	80015c6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800153c:	69e3      	ldr	r3, [r4, #28]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d02e      	beq.n	80015a0 <HAL_RCC_OscConfig+0x1b0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001542:	4a70      	ldr	r2, [pc, #448]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 8001544:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001546:	2101      	movs	r1, #1
 8001548:	430b      	orrs	r3, r1
 800154a:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800154c:	f7ff fabc 	bl	8000ac8 <HAL_GetTick>
 8001550:	0005      	movs	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001552:	4b6c      	ldr	r3, [pc, #432]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 8001554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001556:	079b      	lsls	r3, r3, #30
 8001558:	d435      	bmi.n	80015c6 <HAL_RCC_OscConfig+0x1d6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800155a:	f7ff fab5 	bl	8000ac8 <HAL_GetTick>
 800155e:	1b40      	subs	r0, r0, r5
 8001560:	2802      	cmp	r0, #2
 8001562:	d9f6      	bls.n	8001552 <HAL_RCC_OscConfig+0x162>
        {
          return HAL_TIMEOUT;
 8001564:	2003      	movs	r0, #3
 8001566:	e15f      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001568:	4966      	ldr	r1, [pc, #408]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800156a:	680b      	ldr	r3, [r1, #0]
 800156c:	22f8      	movs	r2, #248	; 0xf8
 800156e:	4393      	bics	r3, r2
 8001570:	6922      	ldr	r2, [r4, #16]
 8001572:	00d2      	lsls	r2, r2, #3
 8001574:	4313      	orrs	r3, r2
 8001576:	600b      	str	r3, [r1, #0]
 8001578:	e7dd      	b.n	8001536 <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_DISABLE();
 800157a:	4a62      	ldr	r2, [pc, #392]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800157c:	6813      	ldr	r3, [r2, #0]
 800157e:	2101      	movs	r1, #1
 8001580:	438b      	bics	r3, r1
 8001582:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001584:	f7ff faa0 	bl	8000ac8 <HAL_GetTick>
 8001588:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800158a:	4b5e      	ldr	r3, [pc, #376]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	079b      	lsls	r3, r3, #30
 8001590:	d5d1      	bpl.n	8001536 <HAL_RCC_OscConfig+0x146>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001592:	f7ff fa99 	bl	8000ac8 <HAL_GetTick>
 8001596:	1b40      	subs	r0, r0, r5
 8001598:	2802      	cmp	r0, #2
 800159a:	d9f6      	bls.n	800158a <HAL_RCC_OscConfig+0x19a>
            return HAL_TIMEOUT;
 800159c:	2003      	movs	r0, #3
 800159e:	e143      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015a0:	4a58      	ldr	r2, [pc, #352]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80015a2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80015a4:	2101      	movs	r1, #1
 80015a6:	438b      	bics	r3, r1
 80015a8:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015aa:	f7ff fa8d 	bl	8000ac8 <HAL_GetTick>
 80015ae:	0005      	movs	r5, r0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015b0:	4b54      	ldr	r3, [pc, #336]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80015b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b4:	079b      	lsls	r3, r3, #30
 80015b6:	d506      	bpl.n	80015c6 <HAL_RCC_OscConfig+0x1d6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015b8:	f7ff fa86 	bl	8000ac8 <HAL_GetTick>
 80015bc:	1b40      	subs	r0, r0, r5
 80015be:	2802      	cmp	r0, #2
 80015c0:	d9f6      	bls.n	80015b0 <HAL_RCC_OscConfig+0x1c0>
        {
          return HAL_TIMEOUT;
 80015c2:	2003      	movs	r0, #3
 80015c4:	e130      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015c6:	6823      	ldr	r3, [r4, #0]
 80015c8:	075b      	lsls	r3, r3, #29
 80015ca:	d575      	bpl.n	80016b8 <HAL_RCC_OscConfig+0x2c8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015cc:	4b4d      	ldr	r3, [pc, #308]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80015ce:	69db      	ldr	r3, [r3, #28]
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	d42e      	bmi.n	8001632 <HAL_RCC_OscConfig+0x242>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015d4:	4a4b      	ldr	r2, [pc, #300]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80015d6:	69d1      	ldr	r1, [r2, #28]
 80015d8:	2080      	movs	r0, #128	; 0x80
 80015da:	0540      	lsls	r0, r0, #21
 80015dc:	4301      	orrs	r1, r0
 80015de:	61d1      	str	r1, [r2, #28]
 80015e0:	69d3      	ldr	r3, [r2, #28]
 80015e2:	4003      	ands	r3, r0
 80015e4:	9301      	str	r3, [sp, #4]
 80015e6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80015e8:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ea:	4b49      	ldr	r3, [pc, #292]	; (8001710 <HAL_RCC_OscConfig+0x320>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	05db      	lsls	r3, r3, #23
 80015f0:	d521      	bpl.n	8001636 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015f2:	68a3      	ldr	r3, [r4, #8]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d032      	beq.n	800165e <HAL_RCC_OscConfig+0x26e>
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d136      	bne.n	800166a <HAL_RCC_OscConfig+0x27a>
 80015fc:	4b41      	ldr	r3, [pc, #260]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80015fe:	6a1a      	ldr	r2, [r3, #32]
 8001600:	2101      	movs	r1, #1
 8001602:	438a      	bics	r2, r1
 8001604:	621a      	str	r2, [r3, #32]
 8001606:	6a1a      	ldr	r2, [r3, #32]
 8001608:	3103      	adds	r1, #3
 800160a:	438a      	bics	r2, r1
 800160c:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800160e:	68a3      	ldr	r3, [r4, #8]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d040      	beq.n	8001696 <HAL_RCC_OscConfig+0x2a6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001614:	f7ff fa58 	bl	8000ac8 <HAL_GetTick>
 8001618:	0006      	movs	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800161a:	4b3a      	ldr	r3, [pc, #232]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800161c:	6a1b      	ldr	r3, [r3, #32]
 800161e:	079b      	lsls	r3, r3, #30
 8001620:	d448      	bmi.n	80016b4 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001622:	f7ff fa51 	bl	8000ac8 <HAL_GetTick>
 8001626:	1b80      	subs	r0, r0, r6
 8001628:	4b3a      	ldr	r3, [pc, #232]	; (8001714 <HAL_RCC_OscConfig+0x324>)
 800162a:	4298      	cmp	r0, r3
 800162c:	d9f5      	bls.n	800161a <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 800162e:	2003      	movs	r0, #3
 8001630:	e0fa      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
    FlagStatus       pwrclkchanged = RESET;
 8001632:	2500      	movs	r5, #0
 8001634:	e7d9      	b.n	80015ea <HAL_RCC_OscConfig+0x1fa>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001636:	4a36      	ldr	r2, [pc, #216]	; (8001710 <HAL_RCC_OscConfig+0x320>)
 8001638:	6811      	ldr	r1, [r2, #0]
 800163a:	2380      	movs	r3, #128	; 0x80
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	430b      	orrs	r3, r1
 8001640:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001642:	f7ff fa41 	bl	8000ac8 <HAL_GetTick>
 8001646:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001648:	4b31      	ldr	r3, [pc, #196]	; (8001710 <HAL_RCC_OscConfig+0x320>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	05db      	lsls	r3, r3, #23
 800164e:	d4d0      	bmi.n	80015f2 <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001650:	f7ff fa3a 	bl	8000ac8 <HAL_GetTick>
 8001654:	1b80      	subs	r0, r0, r6
 8001656:	2864      	cmp	r0, #100	; 0x64
 8001658:	d9f6      	bls.n	8001648 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 800165a:	2003      	movs	r0, #3
 800165c:	e0e4      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800165e:	4a29      	ldr	r2, [pc, #164]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 8001660:	6a13      	ldr	r3, [r2, #32]
 8001662:	2101      	movs	r1, #1
 8001664:	430b      	orrs	r3, r1
 8001666:	6213      	str	r3, [r2, #32]
 8001668:	e7d1      	b.n	800160e <HAL_RCC_OscConfig+0x21e>
 800166a:	2b05      	cmp	r3, #5
 800166c:	d009      	beq.n	8001682 <HAL_RCC_OscConfig+0x292>
 800166e:	4b25      	ldr	r3, [pc, #148]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 8001670:	6a1a      	ldr	r2, [r3, #32]
 8001672:	2101      	movs	r1, #1
 8001674:	438a      	bics	r2, r1
 8001676:	621a      	str	r2, [r3, #32]
 8001678:	6a1a      	ldr	r2, [r3, #32]
 800167a:	3103      	adds	r1, #3
 800167c:	438a      	bics	r2, r1
 800167e:	621a      	str	r2, [r3, #32]
 8001680:	e7c5      	b.n	800160e <HAL_RCC_OscConfig+0x21e>
 8001682:	4b20      	ldr	r3, [pc, #128]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 8001684:	6a1a      	ldr	r2, [r3, #32]
 8001686:	2104      	movs	r1, #4
 8001688:	430a      	orrs	r2, r1
 800168a:	621a      	str	r2, [r3, #32]
 800168c:	6a1a      	ldr	r2, [r3, #32]
 800168e:	3903      	subs	r1, #3
 8001690:	430a      	orrs	r2, r1
 8001692:	621a      	str	r2, [r3, #32]
 8001694:	e7bb      	b.n	800160e <HAL_RCC_OscConfig+0x21e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001696:	f7ff fa17 	bl	8000ac8 <HAL_GetTick>
 800169a:	0006      	movs	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800169c:	4b19      	ldr	r3, [pc, #100]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 800169e:	6a1b      	ldr	r3, [r3, #32]
 80016a0:	079b      	lsls	r3, r3, #30
 80016a2:	d507      	bpl.n	80016b4 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016a4:	f7ff fa10 	bl	8000ac8 <HAL_GetTick>
 80016a8:	1b80      	subs	r0, r0, r6
 80016aa:	4b1a      	ldr	r3, [pc, #104]	; (8001714 <HAL_RCC_OscConfig+0x324>)
 80016ac:	4298      	cmp	r0, r3
 80016ae:	d9f5      	bls.n	800169c <HAL_RCC_OscConfig+0x2ac>
        {
          return HAL_TIMEOUT;
 80016b0:	2003      	movs	r0, #3
 80016b2:	e0b9      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016b4:	2d01      	cmp	r5, #1
 80016b6:	d01e      	beq.n	80016f6 <HAL_RCC_OscConfig+0x306>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80016b8:	6823      	ldr	r3, [r4, #0]
 80016ba:	06db      	lsls	r3, r3, #27
 80016bc:	d55a      	bpl.n	8001774 <HAL_RCC_OscConfig+0x384>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80016be:	6963      	ldr	r3, [r4, #20]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d02b      	beq.n	800171c <HAL_RCC_OscConfig+0x32c>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80016c4:	3305      	adds	r3, #5
 80016c6:	d049      	beq.n	800175c <HAL_RCC_OscConfig+0x36c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80016c8:	4b0e      	ldr	r3, [pc, #56]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80016ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016cc:	2104      	movs	r1, #4
 80016ce:	430a      	orrs	r2, r1
 80016d0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80016d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016d4:	3903      	subs	r1, #3
 80016d6:	438a      	bics	r2, r1
 80016d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016da:	f7ff f9f5 	bl	8000ac8 <HAL_GetTick>
 80016de:	0005      	movs	r5, r0
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80016e0:	4b08      	ldr	r3, [pc, #32]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80016e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016e4:	079b      	lsls	r3, r3, #30
 80016e6:	d545      	bpl.n	8001774 <HAL_RCC_OscConfig+0x384>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80016e8:	f7ff f9ee 	bl	8000ac8 <HAL_GetTick>
 80016ec:	1b40      	subs	r0, r0, r5
 80016ee:	2802      	cmp	r0, #2
 80016f0:	d9f6      	bls.n	80016e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80016f2:	2003      	movs	r0, #3
 80016f4:	e098      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
      __HAL_RCC_PWR_CLK_DISABLE();
 80016f6:	4a03      	ldr	r2, [pc, #12]	; (8001704 <HAL_RCC_OscConfig+0x314>)
 80016f8:	69d3      	ldr	r3, [r2, #28]
 80016fa:	4907      	ldr	r1, [pc, #28]	; (8001718 <HAL_RCC_OscConfig+0x328>)
 80016fc:	400b      	ands	r3, r1
 80016fe:	61d3      	str	r3, [r2, #28]
 8001700:	e7da      	b.n	80016b8 <HAL_RCC_OscConfig+0x2c8>
 8001702:	46c0      	nop			; (mov r8, r8)
 8001704:	40021000 	.word	0x40021000
 8001708:	fffeffff 	.word	0xfffeffff
 800170c:	fffbffff 	.word	0xfffbffff
 8001710:	40007000 	.word	0x40007000
 8001714:	00001388 	.word	0x00001388
 8001718:	efffffff 	.word	0xefffffff
      __HAL_RCC_HSI14ADC_DISABLE();
 800171c:	4b44      	ldr	r3, [pc, #272]	; (8001830 <HAL_RCC_OscConfig+0x440>)
 800171e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001720:	2104      	movs	r1, #4
 8001722:	430a      	orrs	r2, r1
 8001724:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8001726:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001728:	3903      	subs	r1, #3
 800172a:	430a      	orrs	r2, r1
 800172c:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 800172e:	f7ff f9cb 	bl	8000ac8 <HAL_GetTick>
 8001732:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001734:	4b3e      	ldr	r3, [pc, #248]	; (8001830 <HAL_RCC_OscConfig+0x440>)
 8001736:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001738:	079b      	lsls	r3, r3, #30
 800173a:	d406      	bmi.n	800174a <HAL_RCC_OscConfig+0x35a>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800173c:	f7ff f9c4 	bl	8000ac8 <HAL_GetTick>
 8001740:	1b40      	subs	r0, r0, r5
 8001742:	2802      	cmp	r0, #2
 8001744:	d9f6      	bls.n	8001734 <HAL_RCC_OscConfig+0x344>
          return HAL_TIMEOUT;
 8001746:	2003      	movs	r0, #3
 8001748:	e06e      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800174a:	4939      	ldr	r1, [pc, #228]	; (8001830 <HAL_RCC_OscConfig+0x440>)
 800174c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800174e:	22f8      	movs	r2, #248	; 0xf8
 8001750:	4393      	bics	r3, r2
 8001752:	69a2      	ldr	r2, [r4, #24]
 8001754:	00d2      	lsls	r2, r2, #3
 8001756:	4313      	orrs	r3, r2
 8001758:	634b      	str	r3, [r1, #52]	; 0x34
 800175a:	e00b      	b.n	8001774 <HAL_RCC_OscConfig+0x384>
      __HAL_RCC_HSI14ADC_ENABLE();
 800175c:	4a34      	ldr	r2, [pc, #208]	; (8001830 <HAL_RCC_OscConfig+0x440>)
 800175e:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8001760:	2104      	movs	r1, #4
 8001762:	438b      	bics	r3, r1
 8001764:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001766:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8001768:	31f4      	adds	r1, #244	; 0xf4
 800176a:	438b      	bics	r3, r1
 800176c:	69a1      	ldr	r1, [r4, #24]
 800176e:	00c9      	lsls	r1, r1, #3
 8001770:	430b      	orrs	r3, r1
 8001772:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001774:	6a23      	ldr	r3, [r4, #32]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d055      	beq.n	8001826 <HAL_RCC_OscConfig+0x436>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800177a:	4a2d      	ldr	r2, [pc, #180]	; (8001830 <HAL_RCC_OscConfig+0x440>)
 800177c:	6851      	ldr	r1, [r2, #4]
 800177e:	220c      	movs	r2, #12
 8001780:	400a      	ands	r2, r1
 8001782:	2a08      	cmp	r2, #8
 8001784:	d052      	beq.n	800182c <HAL_RCC_OscConfig+0x43c>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001786:	2b02      	cmp	r3, #2
 8001788:	d012      	beq.n	80017b0 <HAL_RCC_OscConfig+0x3c0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800178a:	4a29      	ldr	r2, [pc, #164]	; (8001830 <HAL_RCC_OscConfig+0x440>)
 800178c:	6813      	ldr	r3, [r2, #0]
 800178e:	4929      	ldr	r1, [pc, #164]	; (8001834 <HAL_RCC_OscConfig+0x444>)
 8001790:	400b      	ands	r3, r1
 8001792:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001794:	f7ff f998 	bl	8000ac8 <HAL_GetTick>
 8001798:	0004      	movs	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800179a:	4b25      	ldr	r3, [pc, #148]	; (8001830 <HAL_RCC_OscConfig+0x440>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	019b      	lsls	r3, r3, #6
 80017a0:	d53d      	bpl.n	800181e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017a2:	f7ff f991 	bl	8000ac8 <HAL_GetTick>
 80017a6:	1b00      	subs	r0, r0, r4
 80017a8:	2802      	cmp	r0, #2
 80017aa:	d9f6      	bls.n	800179a <HAL_RCC_OscConfig+0x3aa>
          {
            return HAL_TIMEOUT;
 80017ac:	2003      	movs	r0, #3
 80017ae:	e03b      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
        __HAL_RCC_PLL_DISABLE();
 80017b0:	4a1f      	ldr	r2, [pc, #124]	; (8001830 <HAL_RCC_OscConfig+0x440>)
 80017b2:	6813      	ldr	r3, [r2, #0]
 80017b4:	491f      	ldr	r1, [pc, #124]	; (8001834 <HAL_RCC_OscConfig+0x444>)
 80017b6:	400b      	ands	r3, r1
 80017b8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80017ba:	f7ff f985 	bl	8000ac8 <HAL_GetTick>
 80017be:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017c0:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <HAL_RCC_OscConfig+0x440>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	019b      	lsls	r3, r3, #6
 80017c6:	d506      	bpl.n	80017d6 <HAL_RCC_OscConfig+0x3e6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c8:	f7ff f97e 	bl	8000ac8 <HAL_GetTick>
 80017cc:	1b40      	subs	r0, r0, r5
 80017ce:	2802      	cmp	r0, #2
 80017d0:	d9f6      	bls.n	80017c0 <HAL_RCC_OscConfig+0x3d0>
            return HAL_TIMEOUT;
 80017d2:	2003      	movs	r0, #3
 80017d4:	e028      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017d6:	4b16      	ldr	r3, [pc, #88]	; (8001830 <HAL_RCC_OscConfig+0x440>)
 80017d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017da:	210f      	movs	r1, #15
 80017dc:	438a      	bics	r2, r1
 80017de:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80017e0:	430a      	orrs	r2, r1
 80017e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80017e4:	685a      	ldr	r2, [r3, #4]
 80017e6:	4914      	ldr	r1, [pc, #80]	; (8001838 <HAL_RCC_OscConfig+0x448>)
 80017e8:	400a      	ands	r2, r1
 80017ea:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80017ec:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80017ee:	4301      	orrs	r1, r0
 80017f0:	430a      	orrs	r2, r1
 80017f2:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 80017f4:	6819      	ldr	r1, [r3, #0]
 80017f6:	2280      	movs	r2, #128	; 0x80
 80017f8:	0452      	lsls	r2, r2, #17
 80017fa:	430a      	orrs	r2, r1
 80017fc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017fe:	f7ff f963 	bl	8000ac8 <HAL_GetTick>
 8001802:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001804:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <HAL_RCC_OscConfig+0x440>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	019b      	lsls	r3, r3, #6
 800180a:	d406      	bmi.n	800181a <HAL_RCC_OscConfig+0x42a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800180c:	f7ff f95c 	bl	8000ac8 <HAL_GetTick>
 8001810:	1b00      	subs	r0, r0, r4
 8001812:	2802      	cmp	r0, #2
 8001814:	d9f6      	bls.n	8001804 <HAL_RCC_OscConfig+0x414>
            return HAL_TIMEOUT;
 8001816:	2003      	movs	r0, #3
 8001818:	e006      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800181a:	2000      	movs	r0, #0
 800181c:	e004      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
 800181e:	2000      	movs	r0, #0
 8001820:	e002      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
        return HAL_ERROR;
 8001822:	2001      	movs	r0, #1
 8001824:	e000      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
  return HAL_OK;
 8001826:	2000      	movs	r0, #0
}
 8001828:	b002      	add	sp, #8
 800182a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800182c:	2001      	movs	r0, #1
 800182e:	e7fb      	b.n	8001828 <HAL_RCC_OscConfig+0x438>
 8001830:	40021000 	.word	0x40021000
 8001834:	feffffff 	.word	0xfeffffff
 8001838:	ffc2ffff 	.word	0xffc2ffff

0800183c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800183c:	b530      	push	{r4, r5, lr}
 800183e:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001840:	aa04      	add	r2, sp, #16
 8001842:	4b15      	ldr	r3, [pc, #84]	; (8001898 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001844:	0018      	movs	r0, r3
 8001846:	c832      	ldmia	r0!, {r1, r4, r5}
 8001848:	c232      	stmia	r2!, {r1, r4, r5}
 800184a:	0011      	movs	r1, r2
 800184c:	6802      	ldr	r2, [r0, #0]
 800184e:	600a      	str	r2, [r1, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001850:	466a      	mov	r2, sp
 8001852:	3310      	adds	r3, #16
 8001854:	cb13      	ldmia	r3!, {r0, r1, r4}
 8001856:	c213      	stmia	r2!, {r0, r1, r4}
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6013      	str	r3, [r2, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800185c:	4b0f      	ldr	r3, [pc, #60]	; (800189c <HAL_RCC_GetSysClockFreq+0x60>)
 800185e:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001860:	230c      	movs	r3, #12
 8001862:	4013      	ands	r3, r2
 8001864:	2b08      	cmp	r3, #8
 8001866:	d113      	bne.n	8001890 <HAL_RCC_GetSysClockFreq+0x54>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001868:	0c91      	lsrs	r1, r2, #18
 800186a:	3307      	adds	r3, #7
 800186c:	4019      	ands	r1, r3
 800186e:	a804      	add	r0, sp, #16
 8001870:	5c44      	ldrb	r4, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001872:	490a      	ldr	r1, [pc, #40]	; (800189c <HAL_RCC_GetSysClockFreq+0x60>)
 8001874:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8001876:	400b      	ands	r3, r1
 8001878:	4669      	mov	r1, sp
 800187a:	5cc9      	ldrb	r1, [r1, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800187c:	03d3      	lsls	r3, r2, #15
 800187e:	d402      	bmi.n	8001886 <HAL_RCC_GetSysClockFreq+0x4a>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8001880:	4807      	ldr	r0, [pc, #28]	; (80018a0 <HAL_RCC_GetSysClockFreq+0x64>)
 8001882:	4360      	muls	r0, r4
 8001884:	e005      	b.n	8001892 <HAL_RCC_GetSysClockFreq+0x56>
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001886:	4807      	ldr	r0, [pc, #28]	; (80018a4 <HAL_RCC_GetSysClockFreq+0x68>)
 8001888:	f7fe fc3e 	bl	8000108 <__udivsi3>
 800188c:	4360      	muls	r0, r4
 800188e:	e000      	b.n	8001892 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8001890:	4804      	ldr	r0, [pc, #16]	; (80018a4 <HAL_RCC_GetSysClockFreq+0x68>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001892:	b009      	add	sp, #36	; 0x24
 8001894:	bd30      	pop	{r4, r5, pc}
 8001896:	46c0      	nop			; (mov r8, r8)
 8001898:	08005ba4 	.word	0x08005ba4
 800189c:	40021000 	.word	0x40021000
 80018a0:	003d0900 	.word	0x003d0900
 80018a4:	007a1200 	.word	0x007a1200

080018a8 <HAL_RCC_ClockConfig>:
{
 80018a8:	b570      	push	{r4, r5, r6, lr}
 80018aa:	0005      	movs	r5, r0
 80018ac:	000c      	movs	r4, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018ae:	4b4d      	ldr	r3, [pc, #308]	; (80019e4 <HAL_RCC_ClockConfig+0x13c>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	2301      	movs	r3, #1
 80018b4:	4013      	ands	r3, r2
 80018b6:	428b      	cmp	r3, r1
 80018b8:	d20b      	bcs.n	80018d2 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ba:	494a      	ldr	r1, [pc, #296]	; (80019e4 <HAL_RCC_ClockConfig+0x13c>)
 80018bc:	680b      	ldr	r3, [r1, #0]
 80018be:	2201      	movs	r2, #1
 80018c0:	4393      	bics	r3, r2
 80018c2:	4323      	orrs	r3, r4
 80018c4:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018c6:	680b      	ldr	r3, [r1, #0]
 80018c8:	401a      	ands	r2, r3
 80018ca:	4294      	cmp	r4, r2
 80018cc:	d001      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 80018ce:	2001      	movs	r0, #1
 80018d0:	e085      	b.n	80019de <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018d2:	682b      	ldr	r3, [r5, #0]
 80018d4:	079b      	lsls	r3, r3, #30
 80018d6:	d506      	bpl.n	80018e6 <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018d8:	4a43      	ldr	r2, [pc, #268]	; (80019e8 <HAL_RCC_ClockConfig+0x140>)
 80018da:	6853      	ldr	r3, [r2, #4]
 80018dc:	21f0      	movs	r1, #240	; 0xf0
 80018de:	438b      	bics	r3, r1
 80018e0:	68a9      	ldr	r1, [r5, #8]
 80018e2:	430b      	orrs	r3, r1
 80018e4:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018e6:	682b      	ldr	r3, [r5, #0]
 80018e8:	07db      	lsls	r3, r3, #31
 80018ea:	d54c      	bpl.n	8001986 <HAL_RCC_ClockConfig+0xde>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ec:	686b      	ldr	r3, [r5, #4]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d021      	beq.n	8001936 <HAL_RCC_ClockConfig+0x8e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d025      	beq.n	8001942 <HAL_RCC_ClockConfig+0x9a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f6:	4a3c      	ldr	r2, [pc, #240]	; (80019e8 <HAL_RCC_ClockConfig+0x140>)
 80018f8:	6812      	ldr	r2, [r2, #0]
 80018fa:	0792      	lsls	r2, r2, #30
 80018fc:	d400      	bmi.n	8001900 <HAL_RCC_ClockConfig+0x58>
 80018fe:	e06f      	b.n	80019e0 <HAL_RCC_ClockConfig+0x138>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001900:	4939      	ldr	r1, [pc, #228]	; (80019e8 <HAL_RCC_ClockConfig+0x140>)
 8001902:	684a      	ldr	r2, [r1, #4]
 8001904:	2003      	movs	r0, #3
 8001906:	4382      	bics	r2, r0
 8001908:	4313      	orrs	r3, r2
 800190a:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 800190c:	f7ff f8dc 	bl	8000ac8 <HAL_GetTick>
 8001910:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001912:	686b      	ldr	r3, [r5, #4]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d01a      	beq.n	800194e <HAL_RCC_ClockConfig+0xa6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001918:	2b02      	cmp	r3, #2
 800191a:	d026      	beq.n	800196a <HAL_RCC_ClockConfig+0xc2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800191c:	4b32      	ldr	r3, [pc, #200]	; (80019e8 <HAL_RCC_ClockConfig+0x140>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	220c      	movs	r2, #12
 8001922:	421a      	tst	r2, r3
 8001924:	d02f      	beq.n	8001986 <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001926:	f7ff f8cf 	bl	8000ac8 <HAL_GetTick>
 800192a:	1b80      	subs	r0, r0, r6
 800192c:	4b2f      	ldr	r3, [pc, #188]	; (80019ec <HAL_RCC_ClockConfig+0x144>)
 800192e:	4298      	cmp	r0, r3
 8001930:	d9f4      	bls.n	800191c <HAL_RCC_ClockConfig+0x74>
          return HAL_TIMEOUT;
 8001932:	2003      	movs	r0, #3
 8001934:	e053      	b.n	80019de <HAL_RCC_ClockConfig+0x136>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001936:	4a2c      	ldr	r2, [pc, #176]	; (80019e8 <HAL_RCC_ClockConfig+0x140>)
 8001938:	6812      	ldr	r2, [r2, #0]
 800193a:	0392      	lsls	r2, r2, #14
 800193c:	d4e0      	bmi.n	8001900 <HAL_RCC_ClockConfig+0x58>
        return HAL_ERROR;
 800193e:	2001      	movs	r0, #1
 8001940:	e04d      	b.n	80019de <HAL_RCC_ClockConfig+0x136>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001942:	4a29      	ldr	r2, [pc, #164]	; (80019e8 <HAL_RCC_ClockConfig+0x140>)
 8001944:	6812      	ldr	r2, [r2, #0]
 8001946:	0192      	lsls	r2, r2, #6
 8001948:	d4da      	bmi.n	8001900 <HAL_RCC_ClockConfig+0x58>
        return HAL_ERROR;
 800194a:	2001      	movs	r0, #1
 800194c:	e047      	b.n	80019de <HAL_RCC_ClockConfig+0x136>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800194e:	4b26      	ldr	r3, [pc, #152]	; (80019e8 <HAL_RCC_ClockConfig+0x140>)
 8001950:	685a      	ldr	r2, [r3, #4]
 8001952:	230c      	movs	r3, #12
 8001954:	4013      	ands	r3, r2
 8001956:	2b04      	cmp	r3, #4
 8001958:	d015      	beq.n	8001986 <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800195a:	f7ff f8b5 	bl	8000ac8 <HAL_GetTick>
 800195e:	1b80      	subs	r0, r0, r6
 8001960:	4b22      	ldr	r3, [pc, #136]	; (80019ec <HAL_RCC_ClockConfig+0x144>)
 8001962:	4298      	cmp	r0, r3
 8001964:	d9f3      	bls.n	800194e <HAL_RCC_ClockConfig+0xa6>
          return HAL_TIMEOUT;
 8001966:	2003      	movs	r0, #3
 8001968:	e039      	b.n	80019de <HAL_RCC_ClockConfig+0x136>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800196a:	4b1f      	ldr	r3, [pc, #124]	; (80019e8 <HAL_RCC_ClockConfig+0x140>)
 800196c:	685a      	ldr	r2, [r3, #4]
 800196e:	230c      	movs	r3, #12
 8001970:	4013      	ands	r3, r2
 8001972:	2b08      	cmp	r3, #8
 8001974:	d007      	beq.n	8001986 <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001976:	f7ff f8a7 	bl	8000ac8 <HAL_GetTick>
 800197a:	1b80      	subs	r0, r0, r6
 800197c:	4b1b      	ldr	r3, [pc, #108]	; (80019ec <HAL_RCC_ClockConfig+0x144>)
 800197e:	4298      	cmp	r0, r3
 8001980:	d9f3      	bls.n	800196a <HAL_RCC_ClockConfig+0xc2>
          return HAL_TIMEOUT;
 8001982:	2003      	movs	r0, #3
 8001984:	e02b      	b.n	80019de <HAL_RCC_ClockConfig+0x136>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001986:	4b17      	ldr	r3, [pc, #92]	; (80019e4 <HAL_RCC_ClockConfig+0x13c>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	2301      	movs	r3, #1
 800198c:	4013      	ands	r3, r2
 800198e:	429c      	cmp	r4, r3
 8001990:	d20b      	bcs.n	80019aa <HAL_RCC_ClockConfig+0x102>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001992:	4914      	ldr	r1, [pc, #80]	; (80019e4 <HAL_RCC_ClockConfig+0x13c>)
 8001994:	680b      	ldr	r3, [r1, #0]
 8001996:	2201      	movs	r2, #1
 8001998:	4393      	bics	r3, r2
 800199a:	4323      	orrs	r3, r4
 800199c:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800199e:	680b      	ldr	r3, [r1, #0]
 80019a0:	401a      	ands	r2, r3
 80019a2:	4294      	cmp	r4, r2
 80019a4:	d001      	beq.n	80019aa <HAL_RCC_ClockConfig+0x102>
      return HAL_ERROR;
 80019a6:	2001      	movs	r0, #1
 80019a8:	e019      	b.n	80019de <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019aa:	682b      	ldr	r3, [r5, #0]
 80019ac:	075b      	lsls	r3, r3, #29
 80019ae:	d506      	bpl.n	80019be <HAL_RCC_ClockConfig+0x116>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80019b0:	4a0d      	ldr	r2, [pc, #52]	; (80019e8 <HAL_RCC_ClockConfig+0x140>)
 80019b2:	6853      	ldr	r3, [r2, #4]
 80019b4:	490e      	ldr	r1, [pc, #56]	; (80019f0 <HAL_RCC_ClockConfig+0x148>)
 80019b6:	400b      	ands	r3, r1
 80019b8:	68e9      	ldr	r1, [r5, #12]
 80019ba:	430b      	orrs	r3, r1
 80019bc:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80019be:	f7ff ff3d 	bl	800183c <HAL_RCC_GetSysClockFreq>
 80019c2:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <HAL_RCC_ClockConfig+0x140>)
 80019c4:	685a      	ldr	r2, [r3, #4]
 80019c6:	0912      	lsrs	r2, r2, #4
 80019c8:	230f      	movs	r3, #15
 80019ca:	4013      	ands	r3, r2
 80019cc:	4a09      	ldr	r2, [pc, #36]	; (80019f4 <HAL_RCC_ClockConfig+0x14c>)
 80019ce:	5cd3      	ldrb	r3, [r2, r3]
 80019d0:	40d8      	lsrs	r0, r3
 80019d2:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <HAL_RCC_ClockConfig+0x150>)
 80019d4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80019d6:	2000      	movs	r0, #0
 80019d8:	f7ff f84c 	bl	8000a74 <HAL_InitTick>
  return HAL_OK;
 80019dc:	2000      	movs	r0, #0
}
 80019de:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80019e0:	2001      	movs	r0, #1
 80019e2:	e7fc      	b.n	80019de <HAL_RCC_ClockConfig+0x136>
 80019e4:	40022000 	.word	0x40022000
 80019e8:	40021000 	.word	0x40021000
 80019ec:	00001388 	.word	0x00001388
 80019f0:	fffff8ff 	.word	0xfffff8ff
 80019f4:	08005c64 	.word	0x08005c64
 80019f8:	20000004 	.word	0x20000004

080019fc <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80019fc:	4b01      	ldr	r3, [pc, #4]	; (8001a04 <HAL_RCC_GetHCLKFreq+0x8>)
 80019fe:	6818      	ldr	r0, [r3, #0]
}
 8001a00:	4770      	bx	lr
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	20000004 	.word	0x20000004

08001a08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a08:	b570      	push	{r4, r5, r6, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001a0e:	6803      	ldr	r3, [r0, #0]
 8001a10:	03db      	lsls	r3, r3, #15
 8001a12:	d535      	bpl.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a14:	4b3c      	ldr	r3, [pc, #240]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001a16:	69db      	ldr	r3, [r3, #28]
 8001a18:	00db      	lsls	r3, r3, #3
 8001a1a:	d448      	bmi.n	8001aae <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a1c:	4a3a      	ldr	r2, [pc, #232]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001a1e:	69d1      	ldr	r1, [r2, #28]
 8001a20:	2080      	movs	r0, #128	; 0x80
 8001a22:	0540      	lsls	r0, r0, #21
 8001a24:	4301      	orrs	r1, r0
 8001a26:	61d1      	str	r1, [r2, #28]
 8001a28:	69d3      	ldr	r3, [r2, #28]
 8001a2a:	4003      	ands	r3, r0
 8001a2c:	9301      	str	r3, [sp, #4]
 8001a2e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001a30:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a32:	4b36      	ldr	r3, [pc, #216]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	05db      	lsls	r3, r3, #23
 8001a38:	d53b      	bpl.n	8001ab2 <HAL_RCCEx_PeriphCLKConfig+0xaa>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a3a:	4b33      	ldr	r3, [pc, #204]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	22c0      	movs	r2, #192	; 0xc0
 8001a40:	0092      	lsls	r2, r2, #2
 8001a42:	4013      	ands	r3, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a44:	d013      	beq.n	8001a6e <HAL_RCCEx_PeriphCLKConfig+0x66>
 8001a46:	6861      	ldr	r1, [r4, #4]
 8001a48:	400a      	ands	r2, r1
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d00f      	beq.n	8001a6e <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a4e:	4b2e      	ldr	r3, [pc, #184]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001a50:	6a18      	ldr	r0, [r3, #32]
 8001a52:	4a2f      	ldr	r2, [pc, #188]	; (8001b10 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001a54:	4002      	ands	r2, r0
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a56:	6a1e      	ldr	r6, [r3, #32]
 8001a58:	2180      	movs	r1, #128	; 0x80
 8001a5a:	0249      	lsls	r1, r1, #9
 8001a5c:	4331      	orrs	r1, r6
 8001a5e:	6219      	str	r1, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a60:	6a19      	ldr	r1, [r3, #32]
 8001a62:	4e2c      	ldr	r6, [pc, #176]	; (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001a64:	4031      	ands	r1, r6
 8001a66:	6219      	str	r1, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001a68:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a6a:	07c3      	lsls	r3, r0, #31
 8001a6c:	d435      	bmi.n	8001ada <HAL_RCCEx_PeriphCLKConfig+0xd2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a6e:	4a26      	ldr	r2, [pc, #152]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001a70:	6a13      	ldr	r3, [r2, #32]
 8001a72:	4927      	ldr	r1, [pc, #156]	; (8001b10 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001a74:	400b      	ands	r3, r1
 8001a76:	6861      	ldr	r1, [r4, #4]
 8001a78:	430b      	orrs	r3, r1
 8001a7a:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a7c:	2d01      	cmp	r5, #1
 8001a7e:	d03b      	beq.n	8001af8 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a80:	6823      	ldr	r3, [r4, #0]
 8001a82:	07db      	lsls	r3, r3, #31
 8001a84:	d506      	bpl.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a86:	4a20      	ldr	r2, [pc, #128]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001a88:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a8a:	2103      	movs	r1, #3
 8001a8c:	438b      	bics	r3, r1
 8001a8e:	68a1      	ldr	r1, [r4, #8]
 8001a90:	430b      	orrs	r3, r1
 8001a92:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a94:	6823      	ldr	r3, [r4, #0]
 8001a96:	069b      	lsls	r3, r3, #26
 8001a98:	d533      	bpl.n	8001b02 <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a9a:	4a1b      	ldr	r2, [pc, #108]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001a9c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a9e:	2110      	movs	r1, #16
 8001aa0:	438b      	bics	r3, r1
 8001aa2:	68e1      	ldr	r1, [r4, #12]
 8001aa4:	430b      	orrs	r3, r1
 8001aa6:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001aa8:	2000      	movs	r0, #0
}
 8001aaa:	b002      	add	sp, #8
 8001aac:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 8001aae:	2500      	movs	r5, #0
 8001ab0:	e7bf      	b.n	8001a32 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ab2:	4a16      	ldr	r2, [pc, #88]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001ab4:	6811      	ldr	r1, [r2, #0]
 8001ab6:	2380      	movs	r3, #128	; 0x80
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	430b      	orrs	r3, r1
 8001abc:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001abe:	f7ff f803 	bl	8000ac8 <HAL_GetTick>
 8001ac2:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ac4:	4b11      	ldr	r3, [pc, #68]	; (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	05db      	lsls	r3, r3, #23
 8001aca:	d4b6      	bmi.n	8001a3a <HAL_RCCEx_PeriphCLKConfig+0x32>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001acc:	f7fe fffc 	bl	8000ac8 <HAL_GetTick>
 8001ad0:	1b80      	subs	r0, r0, r6
 8001ad2:	2864      	cmp	r0, #100	; 0x64
 8001ad4:	d9f6      	bls.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0xbc>
          return HAL_TIMEOUT;
 8001ad6:	2003      	movs	r0, #3
 8001ad8:	e7e7      	b.n	8001aaa <HAL_RCCEx_PeriphCLKConfig+0xa2>
        tickstart = HAL_GetTick();
 8001ada:	f7fe fff5 	bl	8000ac8 <HAL_GetTick>
 8001ade:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ae0:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	079b      	lsls	r3, r3, #30
 8001ae6:	d4c2      	bmi.n	8001a6e <HAL_RCCEx_PeriphCLKConfig+0x66>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ae8:	f7fe ffee 	bl	8000ac8 <HAL_GetTick>
 8001aec:	1b80      	subs	r0, r0, r6
 8001aee:	4b0a      	ldr	r3, [pc, #40]	; (8001b18 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001af0:	4298      	cmp	r0, r3
 8001af2:	d9f5      	bls.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
            return HAL_TIMEOUT;
 8001af4:	2003      	movs	r0, #3
 8001af6:	e7d8      	b.n	8001aaa <HAL_RCCEx_PeriphCLKConfig+0xa2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001af8:	69d3      	ldr	r3, [r2, #28]
 8001afa:	4908      	ldr	r1, [pc, #32]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8001afc:	400b      	ands	r3, r1
 8001afe:	61d3      	str	r3, [r2, #28]
 8001b00:	e7be      	b.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x78>
  return HAL_OK;
 8001b02:	2000      	movs	r0, #0
 8001b04:	e7d1      	b.n	8001aaa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8001b06:	46c0      	nop			; (mov r8, r8)
 8001b08:	40021000 	.word	0x40021000
 8001b0c:	40007000 	.word	0x40007000
 8001b10:	fffffcff 	.word	0xfffffcff
 8001b14:	fffeffff 	.word	0xfffeffff
 8001b18:	00001388 	.word	0x00001388
 8001b1c:	efffffff 	.word	0xefffffff

08001b20 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8001b20:	b570      	push	{r4, r5, r6, lr}
 8001b22:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001b24:	6802      	ldr	r2, [r0, #0]
 8001b26:	68d3      	ldr	r3, [r2, #12]
 8001b28:	21a0      	movs	r1, #160	; 0xa0
 8001b2a:	438b      	bics	r3, r1
 8001b2c:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8001b2e:	f7fe ffcb 	bl	8000ac8 <HAL_GetTick>
 8001b32:	0005      	movs	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8001b34:	6823      	ldr	r3, [r4, #0]
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	069b      	lsls	r3, r3, #26
 8001b3a:	d408      	bmi.n	8001b4e <HAL_RTC_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8001b3c:	f7fe ffc4 	bl	8000ac8 <HAL_GetTick>
 8001b40:	1b40      	subs	r0, r0, r5
 8001b42:	23fa      	movs	r3, #250	; 0xfa
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	4298      	cmp	r0, r3
 8001b48:	d9f4      	bls.n	8001b34 <HAL_RTC_WaitForSynchro+0x14>
    {       
      return HAL_TIMEOUT;
 8001b4a:	2003      	movs	r0, #3
 8001b4c:	e000      	b.n	8001b50 <HAL_RTC_WaitForSynchro+0x30>
    } 
  }

  return HAL_OK;
 8001b4e:	2000      	movs	r0, #0
}
 8001b50:	bd70      	pop	{r4, r5, r6, pc}

08001b52 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8001b52:	b570      	push	{r4, r5, r6, lr}
 8001b54:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001b56:	6803      	ldr	r3, [r0, #0]
 8001b58:	68da      	ldr	r2, [r3, #12]
 8001b5a:	0652      	lsls	r2, r2, #25
 8001b5c:	d501      	bpl.n	8001b62 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 8001b5e:	2000      	movs	r0, #0
}
 8001b60:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8001b62:	2201      	movs	r2, #1
 8001b64:	4252      	negs	r2, r2
 8001b66:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8001b68:	f7fe ffae 	bl	8000ac8 <HAL_GetTick>
 8001b6c:	0005      	movs	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001b6e:	6823      	ldr	r3, [r4, #0]
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	065b      	lsls	r3, r3, #25
 8001b74:	d408      	bmi.n	8001b88 <RTC_EnterInitMode+0x36>
      if((HAL_GetTick()-tickstart) > RTC_TIMEOUT_VALUE)
 8001b76:	f7fe ffa7 	bl	8000ac8 <HAL_GetTick>
 8001b7a:	1b40      	subs	r0, r0, r5
 8001b7c:	23fa      	movs	r3, #250	; 0xfa
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	4298      	cmp	r0, r3
 8001b82:	d9f4      	bls.n	8001b6e <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8001b84:	2003      	movs	r0, #3
 8001b86:	e7eb      	b.n	8001b60 <RTC_EnterInitMode+0xe>
  return HAL_OK;  
 8001b88:	2000      	movs	r0, #0
 8001b8a:	e7e9      	b.n	8001b60 <RTC_EnterInitMode+0xe>

08001b8c <HAL_RTC_Init>:
{
 8001b8c:	b570      	push	{r4, r5, r6, lr}
 8001b8e:	1e04      	subs	r4, r0, #0
  if(hrtc == NULL)
 8001b90:	d057      	beq.n	8001c42 <HAL_RTC_Init+0xb6>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001b92:	7f43      	ldrb	r3, [r0, #29]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d03d      	beq.n	8001c14 <HAL_RTC_Init+0x88>
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8001b98:	2302      	movs	r3, #2
 8001b9a:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	22ca      	movs	r2, #202	; 0xca
 8001ba0:	625a      	str	r2, [r3, #36]	; 0x24
 8001ba2:	6823      	ldr	r3, [r4, #0]
 8001ba4:	3a77      	subs	r2, #119	; 0x77
 8001ba6:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001ba8:	0020      	movs	r0, r4
 8001baa:	f7ff ffd2 	bl	8001b52 <RTC_EnterInitMode>
 8001bae:	1e05      	subs	r5, r0, #0
 8001bb0:	d134      	bne.n	8001c1c <HAL_RTC_Init+0x90>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001bb2:	6822      	ldr	r2, [r4, #0]
 8001bb4:	6893      	ldr	r3, [r2, #8]
 8001bb6:	4924      	ldr	r1, [pc, #144]	; (8001c48 <HAL_RTC_Init+0xbc>)
 8001bb8:	400b      	ands	r3, r1
 8001bba:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001bbc:	6821      	ldr	r1, [r4, #0]
 8001bbe:	688a      	ldr	r2, [r1, #8]
 8001bc0:	6863      	ldr	r3, [r4, #4]
 8001bc2:	6920      	ldr	r0, [r4, #16]
 8001bc4:	4303      	orrs	r3, r0
 8001bc6:	6960      	ldr	r0, [r4, #20]
 8001bc8:	4303      	orrs	r3, r0
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001bce:	6823      	ldr	r3, [r4, #0]
 8001bd0:	68e2      	ldr	r2, [r4, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001bd4:	6821      	ldr	r1, [r4, #0]
 8001bd6:	690b      	ldr	r3, [r1, #16]
 8001bd8:	68a2      	ldr	r2, [r4, #8]
 8001bda:	0412      	lsls	r2, r2, #16
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	610b      	str	r3, [r1, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8001be0:	6822      	ldr	r2, [r4, #0]
 8001be2:	68d3      	ldr	r3, [r2, #12]
 8001be4:	2180      	movs	r1, #128	; 0x80
 8001be6:	438b      	bics	r3, r1
 8001be8:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001bea:	6823      	ldr	r3, [r4, #0]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	069b      	lsls	r3, r3, #26
 8001bf0:	d51b      	bpl.n	8001c2a <HAL_RTC_Init+0x9e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8001bf2:	6822      	ldr	r2, [r4, #0]
 8001bf4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001bf6:	4915      	ldr	r1, [pc, #84]	; (8001c4c <HAL_RTC_Init+0xc0>)
 8001bf8:	400b      	ands	r3, r1
 8001bfa:	6413      	str	r3, [r2, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8001bfc:	6822      	ldr	r2, [r4, #0]
 8001bfe:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001c00:	69a1      	ldr	r1, [r4, #24]
 8001c02:	430b      	orrs	r3, r1
 8001c04:	6413      	str	r3, [r2, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001c06:	6823      	ldr	r3, [r4, #0]
 8001c08:	22ff      	movs	r2, #255	; 0xff
 8001c0a:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	7763      	strb	r3, [r4, #29]
}
 8001c10:	0028      	movs	r0, r5
 8001c12:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8001c14:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8001c16:	f002 fa9d 	bl	8004154 <HAL_RTC_MspInit>
 8001c1a:	e7bd      	b.n	8001b98 <HAL_RTC_Init+0xc>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001c1c:	6823      	ldr	r3, [r4, #0]
 8001c1e:	22ff      	movs	r2, #255	; 0xff
 8001c20:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001c22:	2304      	movs	r3, #4
 8001c24:	7763      	strb	r3, [r4, #29]
    return HAL_ERROR;
 8001c26:	2501      	movs	r5, #1
 8001c28:	e7f2      	b.n	8001c10 <HAL_RTC_Init+0x84>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001c2a:	0020      	movs	r0, r4
 8001c2c:	f7ff ff78 	bl	8001b20 <HAL_RTC_WaitForSynchro>
 8001c30:	2800      	cmp	r0, #0
 8001c32:	d0de      	beq.n	8001bf2 <HAL_RTC_Init+0x66>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001c34:	6823      	ldr	r3, [r4, #0]
 8001c36:	22ff      	movs	r2, #255	; 0xff
 8001c38:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001c3a:	2304      	movs	r3, #4
 8001c3c:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 8001c3e:	2501      	movs	r5, #1
 8001c40:	e7e6      	b.n	8001c10 <HAL_RTC_Init+0x84>
     return HAL_ERROR;
 8001c42:	2501      	movs	r5, #1
 8001c44:	e7e4      	b.n	8001c10 <HAL_RTC_Init+0x84>
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	ff8fffbf 	.word	0xff8fffbf
 8001c4c:	fffbffff 	.word	0xfffbffff

08001c50 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8001c50:	2300      	movs	r3, #0
  
  while(Value >= 10U)
 8001c52:	e002      	b.n	8001c5a <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8001c54:	3301      	adds	r3, #1
    Value -= 10U;
 8001c56:	380a      	subs	r0, #10
 8001c58:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 8001c5a:	2809      	cmp	r0, #9
 8001c5c:	d8fa      	bhi.n	8001c54 <RTC_ByteToBcd2+0x4>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8001c5e:	011b      	lsls	r3, r3, #4
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	4318      	orrs	r0, r3
}
 8001c64:	4770      	bx	lr
	...

08001c68 <HAL_RTC_SetTime>:
{
 8001c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c6a:	0004      	movs	r4, r0
 8001c6c:	000e      	movs	r6, r1
  __HAL_LOCK(hrtc);
 8001c6e:	7f03      	ldrb	r3, [r0, #28]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d06f      	beq.n	8001d54 <HAL_RTC_SetTime+0xec>
 8001c74:	2301      	movs	r3, #1
 8001c76:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001c78:	3301      	adds	r3, #1
 8001c7a:	7743      	strb	r3, [r0, #29]
  if(Format == RTC_FORMAT_BIN)
 8001c7c:	2a00      	cmp	r2, #0
 8001c7e:	d141      	bne.n	8001d04 <HAL_RTC_SetTime+0x9c>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001c80:	6803      	ldr	r3, [r0, #0]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	065b      	lsls	r3, r3, #25
 8001c86:	d401      	bmi.n	8001c8c <HAL_RTC_SetTime+0x24>
      sTime->TimeFormat = 0x00U;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	70cb      	strb	r3, [r1, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001c8c:	7830      	ldrb	r0, [r6, #0]
 8001c8e:	f7ff ffdf 	bl	8001c50 <RTC_ByteToBcd2>
 8001c92:	0405      	lsls	r5, r0, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001c94:	7870      	ldrb	r0, [r6, #1]
 8001c96:	f7ff ffdb 	bl	8001c50 <RTC_ByteToBcd2>
 8001c9a:	0200      	lsls	r0, r0, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001c9c:	4305      	orrs	r5, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8001c9e:	78b0      	ldrb	r0, [r6, #2]
 8001ca0:	f7ff ffd6 	bl	8001c50 <RTC_ByteToBcd2>
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001ca4:	4305      	orrs	r5, r0
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8001ca6:	78f0      	ldrb	r0, [r6, #3]
 8001ca8:	0400      	lsls	r0, r0, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001caa:	4305      	orrs	r5, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001cac:	6823      	ldr	r3, [r4, #0]
 8001cae:	22ca      	movs	r2, #202	; 0xca
 8001cb0:	625a      	str	r2, [r3, #36]	; 0x24
 8001cb2:	6823      	ldr	r3, [r4, #0]
 8001cb4:	3a77      	subs	r2, #119	; 0x77
 8001cb6:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001cb8:	0020      	movs	r0, r4
 8001cba:	f7ff ff4a 	bl	8001b52 <RTC_EnterInitMode>
 8001cbe:	1e07      	subs	r7, r0, #0
 8001cc0:	d131      	bne.n	8001d26 <HAL_RTC_SetTime+0xbe>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001cc2:	6823      	ldr	r3, [r4, #0]
 8001cc4:	4825      	ldr	r0, [pc, #148]	; (8001d5c <HAL_RTC_SetTime+0xf4>)
 8001cc6:	4005      	ands	r5, r0
 8001cc8:	601d      	str	r5, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8001cca:	6822      	ldr	r2, [r4, #0]
 8001ccc:	6893      	ldr	r3, [r2, #8]
 8001cce:	4924      	ldr	r1, [pc, #144]	; (8001d60 <HAL_RTC_SetTime+0xf8>)
 8001cd0:	400b      	ands	r3, r1
 8001cd2:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001cd4:	6821      	ldr	r1, [r4, #0]
 8001cd6:	688b      	ldr	r3, [r1, #8]
 8001cd8:	68f2      	ldr	r2, [r6, #12]
 8001cda:	6930      	ldr	r0, [r6, #16]
 8001cdc:	4302      	orrs	r2, r0
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	608b      	str	r3, [r1, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8001ce2:	6822      	ldr	r2, [r4, #0]
 8001ce4:	68d3      	ldr	r3, [r2, #12]
 8001ce6:	2180      	movs	r1, #128	; 0x80
 8001ce8:	438b      	bics	r3, r1
 8001cea:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001cec:	6823      	ldr	r3, [r4, #0]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	069b      	lsls	r3, r3, #26
 8001cf2:	d521      	bpl.n	8001d38 <HAL_RTC_SetTime+0xd0>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001cf4:	6823      	ldr	r3, [r4, #0]
 8001cf6:	22ff      	movs	r2, #255	; 0xff
 8001cf8:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	7763      	strb	r3, [r4, #29]
   __HAL_UNLOCK(hrtc); 
 8001cfe:	2300      	movs	r3, #0
 8001d00:	7723      	strb	r3, [r4, #28]
   return HAL_OK;
 8001d02:	e028      	b.n	8001d56 <HAL_RTC_SetTime+0xee>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001d04:	6803      	ldr	r3, [r0, #0]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	065b      	lsls	r3, r3, #25
 8001d0a:	d401      	bmi.n	8001d10 <HAL_RTC_SetTime+0xa8>
      sTime->TimeFormat = 0x00U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	70cb      	strb	r3, [r1, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001d10:	7835      	ldrb	r5, [r6, #0]
 8001d12:	042d      	lsls	r5, r5, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001d14:	7870      	ldrb	r0, [r6, #1]
 8001d16:	0200      	lsls	r0, r0, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001d18:	4305      	orrs	r5, r0
              ((uint32_t)sTime->Seconds) | \
 8001d1a:	78b0      	ldrb	r0, [r6, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001d1c:	4305      	orrs	r5, r0
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 8001d1e:	78f0      	ldrb	r0, [r6, #3]
 8001d20:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001d22:	4305      	orrs	r5, r0
 8001d24:	e7c2      	b.n	8001cac <HAL_RTC_SetTime+0x44>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001d26:	6823      	ldr	r3, [r4, #0]
 8001d28:	22ff      	movs	r2, #255	; 0xff
 8001d2a:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001d2c:	2304      	movs	r3, #4
 8001d2e:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8001d30:	2300      	movs	r3, #0
 8001d32:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 8001d34:	2701      	movs	r7, #1
 8001d36:	e00e      	b.n	8001d56 <HAL_RTC_SetTime+0xee>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001d38:	0020      	movs	r0, r4
 8001d3a:	f7ff fef1 	bl	8001b20 <HAL_RTC_WaitForSynchro>
 8001d3e:	2800      	cmp	r0, #0
 8001d40:	d0d8      	beq.n	8001cf4 <HAL_RTC_SetTime+0x8c>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001d42:	6823      	ldr	r3, [r4, #0]
 8001d44:	22ff      	movs	r2, #255	; 0xff
 8001d46:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001d48:	2304      	movs	r3, #4
 8001d4a:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8001d50:	2701      	movs	r7, #1
 8001d52:	e000      	b.n	8001d56 <HAL_RTC_SetTime+0xee>
  __HAL_LOCK(hrtc);
 8001d54:	2702      	movs	r7, #2
}
 8001d56:	0038      	movs	r0, r7
 8001d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d5a:	46c0      	nop			; (mov r8, r8)
 8001d5c:	007f7f7f 	.word	0x007f7f7f
 8001d60:	fffbffff 	.word	0xfffbffff

08001d64 <HAL_RTC_SetDate>:
{
 8001d64:	b570      	push	{r4, r5, r6, lr}
 8001d66:	0004      	movs	r4, r0
 8001d68:	000e      	movs	r6, r1
 __HAL_LOCK(hrtc);
 8001d6a:	7f03      	ldrb	r3, [r0, #28]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d060      	beq.n	8001e32 <HAL_RTC_SetDate+0xce>
 8001d70:	2301      	movs	r3, #1
 8001d72:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8001d74:	3301      	adds	r3, #1
 8001d76:	7743      	strb	r3, [r0, #29]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001d78:	2a00      	cmp	r2, #0
 8001d7a:	d106      	bne.n	8001d8a <HAL_RTC_SetDate+0x26>
 8001d7c:	784b      	ldrb	r3, [r1, #1]
 8001d7e:	06d9      	lsls	r1, r3, #27
 8001d80:	d503      	bpl.n	8001d8a <HAL_RTC_SetDate+0x26>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001d82:	2110      	movs	r1, #16
 8001d84:	438b      	bics	r3, r1
 8001d86:	330a      	adds	r3, #10
 8001d88:	7073      	strb	r3, [r6, #1]
  if(Format == RTC_FORMAT_BIN)
 8001d8a:	2a00      	cmp	r2, #0
 8001d8c:	d12f      	bne.n	8001dee <HAL_RTC_SetDate+0x8a>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001d8e:	78f0      	ldrb	r0, [r6, #3]
 8001d90:	f7ff ff5e 	bl	8001c50 <RTC_ByteToBcd2>
 8001d94:	0405      	lsls	r5, r0, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8001d96:	7870      	ldrb	r0, [r6, #1]
 8001d98:	f7ff ff5a 	bl	8001c50 <RTC_ByteToBcd2>
 8001d9c:	0200      	lsls	r0, r0, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001d9e:	4305      	orrs	r5, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8001da0:	78b0      	ldrb	r0, [r6, #2]
 8001da2:	f7ff ff55 	bl	8001c50 <RTC_ByteToBcd2>
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8001da6:	4305      	orrs	r5, r0
                 ((uint32_t)sDate->WeekDay << 13U));   
 8001da8:	7830      	ldrb	r0, [r6, #0]
 8001daa:	0340      	lsls	r0, r0, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001dac:	4305      	orrs	r5, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001dae:	6823      	ldr	r3, [r4, #0]
 8001db0:	22ca      	movs	r2, #202	; 0xca
 8001db2:	625a      	str	r2, [r3, #36]	; 0x24
 8001db4:	6823      	ldr	r3, [r4, #0]
 8001db6:	3a77      	subs	r2, #119	; 0x77
 8001db8:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001dba:	0020      	movs	r0, r4
 8001dbc:	f7ff fec9 	bl	8001b52 <RTC_EnterInitMode>
 8001dc0:	1e06      	subs	r6, r0, #0
 8001dc2:	d11f      	bne.n	8001e04 <HAL_RTC_SetDate+0xa0>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001dc4:	6823      	ldr	r3, [r4, #0]
 8001dc6:	481c      	ldr	r0, [pc, #112]	; (8001e38 <HAL_RTC_SetDate+0xd4>)
 8001dc8:	4005      	ands	r5, r0
 8001dca:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8001dcc:	6822      	ldr	r2, [r4, #0]
 8001dce:	68d3      	ldr	r3, [r2, #12]
 8001dd0:	2180      	movs	r1, #128	; 0x80
 8001dd2:	438b      	bics	r3, r1
 8001dd4:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001dd6:	6823      	ldr	r3, [r4, #0]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	069b      	lsls	r3, r3, #26
 8001ddc:	d51b      	bpl.n	8001e16 <HAL_RTC_SetDate+0xb2>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001dde:	6823      	ldr	r3, [r4, #0]
 8001de0:	22ff      	movs	r2, #255	; 0xff
 8001de2:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8001de4:	2301      	movs	r3, #1
 8001de6:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8001de8:	2300      	movs	r3, #0
 8001dea:	7723      	strb	r3, [r4, #28]
    return HAL_OK;    
 8001dec:	e022      	b.n	8001e34 <HAL_RTC_SetDate+0xd0>
    datetmpreg = RTC_Bcd2ToByte(sDate->Month);
 8001dee:	7873      	ldrb	r3, [r6, #1]
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
 8001df0:	78b0      	ldrb	r0, [r6, #2]
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001df2:	78f5      	ldrb	r5, [r6, #3]
 8001df4:	042d      	lsls	r5, r5, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8001df6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001df8:	431d      	orrs	r5, r3
                  (((uint32_t)sDate->Month) << 8U) | \
 8001dfa:	4305      	orrs	r5, r0
                  (((uint32_t)sDate->WeekDay) << 13U));  
 8001dfc:	7830      	ldrb	r0, [r6, #0]
 8001dfe:	0340      	lsls	r0, r0, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001e00:	4305      	orrs	r5, r0
 8001e02:	e7d4      	b.n	8001dae <HAL_RTC_SetDate+0x4a>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001e04:	6823      	ldr	r3, [r4, #0]
 8001e06:	22ff      	movs	r2, #255	; 0xff
 8001e08:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001e0a:	2304      	movs	r3, #4
 8001e0c:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8001e0e:	2300      	movs	r3, #0
 8001e10:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 8001e12:	2601      	movs	r6, #1
 8001e14:	e00e      	b.n	8001e34 <HAL_RTC_SetDate+0xd0>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001e16:	0020      	movs	r0, r4
 8001e18:	f7ff fe82 	bl	8001b20 <HAL_RTC_WaitForSynchro>
 8001e1c:	2800      	cmp	r0, #0
 8001e1e:	d0de      	beq.n	8001dde <HAL_RTC_SetDate+0x7a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001e20:	6823      	ldr	r3, [r4, #0]
 8001e22:	22ff      	movs	r2, #255	; 0xff
 8001e24:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001e26:	2304      	movs	r3, #4
 8001e28:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8001e2e:	2601      	movs	r6, #1
 8001e30:	e000      	b.n	8001e34 <HAL_RTC_SetDate+0xd0>
 __HAL_LOCK(hrtc);
 8001e32:	2602      	movs	r6, #2
}
 8001e34:	0030      	movs	r0, r6
 8001e36:	bd70      	pop	{r4, r5, r6, pc}
 8001e38:	00ffff3f 	.word	0x00ffff3f

08001e3c <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8001e3c:	0902      	lsrs	r2, r0, #4
 8001e3e:	0093      	lsls	r3, r2, #2
 8001e40:	189b      	adds	r3, r3, r2
 8001e42:	005a      	lsls	r2, r3, #1
  return (tmp + (Value & (uint8_t)0x0FU));
 8001e44:	230f      	movs	r3, #15
 8001e46:	4018      	ands	r0, r3
 8001e48:	1880      	adds	r0, r0, r2
 8001e4a:	b2c0      	uxtb	r0, r0
}
 8001e4c:	4770      	bx	lr
	...

08001e50 <HAL_RTC_GetTime>:
{
 8001e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e52:	000c      	movs	r4, r1
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001e54:	6803      	ldr	r3, [r0, #0]
 8001e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e58:	604b      	str	r3, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001e5a:	6803      	ldr	r3, [r0, #0]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	045b      	lsls	r3, r3, #17
 8001e60:	0c5b      	lsrs	r3, r3, #17
 8001e62:	608b      	str	r3, [r1, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); 
 8001e64:	6803      	ldr	r3, [r0, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	490e      	ldr	r1, [pc, #56]	; (8001ea4 <HAL_RTC_GetTime+0x54>)
 8001e6a:	400b      	ands	r3, r1
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8001e6c:	0c1e      	lsrs	r6, r3, #16
 8001e6e:	203f      	movs	r0, #63	; 0x3f
 8001e70:	4030      	ands	r0, r6
 8001e72:	7020      	strb	r0, [r4, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 8001e74:	0a1d      	lsrs	r5, r3, #8
 8001e76:	277f      	movs	r7, #127	; 0x7f
 8001e78:	403d      	ands	r5, r7
 8001e7a:	7065      	strb	r5, [r4, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8001e7c:	401f      	ands	r7, r3
 8001e7e:	70a7      	strb	r7, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 8001e80:	2140      	movs	r1, #64	; 0x40
 8001e82:	4031      	ands	r1, r6
 8001e84:	70e1      	strb	r1, [r4, #3]
  if(Format == RTC_FORMAT_BIN)
 8001e86:	2a00      	cmp	r2, #0
 8001e88:	d10a      	bne.n	8001ea0 <HAL_RTC_GetTime+0x50>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8001e8a:	f7ff ffd7 	bl	8001e3c <RTC_Bcd2ToByte>
 8001e8e:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001e90:	0028      	movs	r0, r5
 8001e92:	f7ff ffd3 	bl	8001e3c <RTC_Bcd2ToByte>
 8001e96:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);  
 8001e98:	0038      	movs	r0, r7
 8001e9a:	f7ff ffcf 	bl	8001e3c <RTC_Bcd2ToByte>
 8001e9e:	70a0      	strb	r0, [r4, #2]
}
 8001ea0:	2000      	movs	r0, #0
 8001ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ea4:	007f7f7f 	.word	0x007f7f7f

08001ea8 <HAL_RTC_GetDate>:
{
 8001ea8:	b570      	push	{r4, r5, r6, lr}
 8001eaa:	000c      	movs	r4, r1
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK); 
 8001eac:	6803      	ldr	r3, [r0, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	490e      	ldr	r1, [pc, #56]	; (8001eec <HAL_RTC_GetDate+0x44>)
 8001eb2:	400b      	ands	r3, r1
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8001eb4:	0c18      	lsrs	r0, r3, #16
 8001eb6:	70e0      	strb	r0, [r4, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8001eb8:	0a19      	lsrs	r1, r3, #8
 8001eba:	261f      	movs	r6, #31
 8001ebc:	400e      	ands	r6, r1
 8001ebe:	7066      	strb	r6, [r4, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001ec0:	253f      	movs	r5, #63	; 0x3f
 8001ec2:	401d      	ands	r5, r3
 8001ec4:	70a5      	strb	r5, [r4, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8001ec6:	0b5b      	lsrs	r3, r3, #13
 8001ec8:	2107      	movs	r1, #7
 8001eca:	400b      	ands	r3, r1
 8001ecc:	7023      	strb	r3, [r4, #0]
  if(Format == RTC_FORMAT_BIN)
 8001ece:	2a00      	cmp	r2, #0
 8001ed0:	d10a      	bne.n	8001ee8 <HAL_RTC_GetDate+0x40>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8001ed2:	f7ff ffb3 	bl	8001e3c <RTC_Bcd2ToByte>
 8001ed6:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8001ed8:	0030      	movs	r0, r6
 8001eda:	f7ff ffaf 	bl	8001e3c <RTC_Bcd2ToByte>
 8001ede:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);  
 8001ee0:	0028      	movs	r0, r5
 8001ee2:	f7ff ffab 	bl	8001e3c <RTC_Bcd2ToByte>
 8001ee6:	70a0      	strb	r0, [r4, #2]
}
 8001ee8:	2000      	movs	r0, #0
 8001eea:	bd70      	pop	{r4, r5, r6, pc}
 8001eec:	00ffff3f 	.word	0x00ffff3f

08001ef0 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ef2:	0006      	movs	r6, r0
 8001ef4:	000c      	movs	r4, r1
 8001ef6:	0017      	movs	r7, r2
 8001ef8:	001d      	movs	r5, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001efa:	e03e      	b.n	8001f7a <SPI_WaitFlagStateUntilTimeout+0x8a>
  {
    if (Timeout != HAL_MAX_DELAY)
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8001efc:	2d00      	cmp	r5, #0
 8001efe:	d005      	beq.n	8001f0c <SPI_WaitFlagStateUntilTimeout+0x1c>
 8001f00:	f7fe fde2 	bl	8000ac8 <HAL_GetTick>
 8001f04:	9b06      	ldr	r3, [sp, #24]
 8001f06:	1ac0      	subs	r0, r0, r3
 8001f08:	4285      	cmp	r5, r0
 8001f0a:	d836      	bhi.n	8001f7a <SPI_WaitFlagStateUntilTimeout+0x8a>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001f0c:	6832      	ldr	r2, [r6, #0]
 8001f0e:	6853      	ldr	r3, [r2, #4]
 8001f10:	21e0      	movs	r1, #224	; 0xe0
 8001f12:	438b      	bics	r3, r1
 8001f14:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f16:	2382      	movs	r3, #130	; 0x82
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	6872      	ldr	r2, [r6, #4]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d00c      	beq.n	8001f3a <SPI_WaitFlagStateUntilTimeout+0x4a>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001f20:	2380      	movs	r3, #128	; 0x80
 8001f22:	019b      	lsls	r3, r3, #6
 8001f24:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d016      	beq.n	8001f58 <SPI_WaitFlagStateUntilTimeout+0x68>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	235d      	movs	r3, #93	; 0x5d
 8001f2e:	54f2      	strb	r2, [r6, r3]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001f30:	2200      	movs	r2, #0
 8001f32:	3b01      	subs	r3, #1
 8001f34:	54f2      	strb	r2, [r6, r3]

        return HAL_TIMEOUT;
 8001f36:	2003      	movs	r0, #3
 8001f38:	e027      	b.n	8001f8a <SPI_WaitFlagStateUntilTimeout+0x9a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f3a:	68b3      	ldr	r3, [r6, #8]
 8001f3c:	2280      	movs	r2, #128	; 0x80
 8001f3e:	0212      	lsls	r2, r2, #8
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d003      	beq.n	8001f4c <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f44:	2280      	movs	r2, #128	; 0x80
 8001f46:	00d2      	lsls	r2, r2, #3
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d1e9      	bne.n	8001f20 <SPI_WaitFlagStateUntilTimeout+0x30>
          __HAL_SPI_DISABLE(hspi);
 8001f4c:	6832      	ldr	r2, [r6, #0]
 8001f4e:	6813      	ldr	r3, [r2, #0]
 8001f50:	2140      	movs	r1, #64	; 0x40
 8001f52:	438b      	bics	r3, r1
 8001f54:	6013      	str	r3, [r2, #0]
 8001f56:	e7e3      	b.n	8001f20 <SPI_WaitFlagStateUntilTimeout+0x30>
          SPI_RESET_CRC(hspi);
 8001f58:	6832      	ldr	r2, [r6, #0]
 8001f5a:	6813      	ldr	r3, [r2, #0]
 8001f5c:	490b      	ldr	r1, [pc, #44]	; (8001f8c <SPI_WaitFlagStateUntilTimeout+0x9c>)
 8001f5e:	400b      	ands	r3, r1
 8001f60:	6013      	str	r3, [r2, #0]
 8001f62:	6832      	ldr	r2, [r6, #0]
 8001f64:	6811      	ldr	r1, [r2, #0]
 8001f66:	2380      	movs	r3, #128	; 0x80
 8001f68:	019b      	lsls	r3, r3, #6
 8001f6a:	430b      	orrs	r3, r1
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	e7dc      	b.n	8001f2a <SPI_WaitFlagStateUntilTimeout+0x3a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f70:	2301      	movs	r3, #1
 8001f72:	42bb      	cmp	r3, r7
 8001f74:	d008      	beq.n	8001f88 <SPI_WaitFlagStateUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 8001f76:	1c6b      	adds	r3, r5, #1
 8001f78:	d1c0      	bne.n	8001efc <SPI_WaitFlagStateUntilTimeout+0xc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f7a:	6833      	ldr	r3, [r6, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	4023      	ands	r3, r4
 8001f80:	429c      	cmp	r4, r3
 8001f82:	d0f5      	beq.n	8001f70 <SPI_WaitFlagStateUntilTimeout+0x80>
 8001f84:	2300      	movs	r3, #0
 8001f86:	e7f4      	b.n	8001f72 <SPI_WaitFlagStateUntilTimeout+0x82>
      }
    }
  }

  return HAL_OK;
 8001f88:	2000      	movs	r0, #0
}
 8001f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f8c:	ffffdfff 	.word	0xffffdfff

08001f90 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f92:	b083      	sub	sp, #12
 8001f94:	0007      	movs	r7, r0
 8001f96:	000c      	movs	r4, r1
 8001f98:	0015      	movs	r5, r2
 8001f9a:	001e      	movs	r6, r3
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 8001f9c:	e001      	b.n	8001fa2 <SPI_WaitFifoStateUntilTimeout+0x12>
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
      /* To avoid GCC warning */
      UNUSED(tmpreg);
    }

    if (Timeout != HAL_MAX_DELAY)
 8001f9e:	1c73      	adds	r3, r6, #1
 8001fa0:	d110      	bne.n	8001fc4 <SPI_WaitFifoStateUntilTimeout+0x34>
  while ((hspi->Instance->SR & Fifo) != State)
 8001fa2:	683a      	ldr	r2, [r7, #0]
 8001fa4:	6893      	ldr	r3, [r2, #8]
 8001fa6:	4023      	ands	r3, r4
 8001fa8:	42ab      	cmp	r3, r5
 8001faa:	d045      	beq.n	8002038 <SPI_WaitFifoStateUntilTimeout+0xa8>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001fac:	23c0      	movs	r3, #192	; 0xc0
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	429c      	cmp	r4, r3
 8001fb2:	d1f4      	bne.n	8001f9e <SPI_WaitFifoStateUntilTimeout+0xe>
 8001fb4:	2d00      	cmp	r5, #0
 8001fb6:	d1f2      	bne.n	8001f9e <SPI_WaitFifoStateUntilTimeout+0xe>
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8001fb8:	7b13      	ldrb	r3, [r2, #12]
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	466a      	mov	r2, sp
 8001fbe:	71d3      	strb	r3, [r2, #7]
      UNUSED(tmpreg);
 8001fc0:	79d3      	ldrb	r3, [r2, #7]
 8001fc2:	e7ec      	b.n	8001f9e <SPI_WaitFifoStateUntilTimeout+0xe>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8001fc4:	2e00      	cmp	r6, #0
 8001fc6:	d005      	beq.n	8001fd4 <SPI_WaitFifoStateUntilTimeout+0x44>
 8001fc8:	f7fe fd7e 	bl	8000ac8 <HAL_GetTick>
 8001fcc:	9b08      	ldr	r3, [sp, #32]
 8001fce:	1ac0      	subs	r0, r0, r3
 8001fd0:	4286      	cmp	r6, r0
 8001fd2:	d8e6      	bhi.n	8001fa2 <SPI_WaitFifoStateUntilTimeout+0x12>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001fd4:	683a      	ldr	r2, [r7, #0]
 8001fd6:	6853      	ldr	r3, [r2, #4]
 8001fd8:	21e0      	movs	r1, #224	; 0xe0
 8001fda:	438b      	bics	r3, r1
 8001fdc:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001fde:	2382      	movs	r3, #130	; 0x82
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d00c      	beq.n	8002002 <SPI_WaitFifoStateUntilTimeout+0x72>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001fe8:	2380      	movs	r3, #128	; 0x80
 8001fea:	019b      	lsls	r3, r3, #6
 8001fec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d016      	beq.n	8002020 <SPI_WaitFifoStateUntilTimeout+0x90>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	235d      	movs	r3, #93	; 0x5d
 8001ff6:	54fa      	strb	r2, [r7, r3]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	54fa      	strb	r2, [r7, r3]

        return HAL_TIMEOUT;
 8001ffe:	2003      	movs	r0, #3
 8002000:	e01b      	b.n	800203a <SPI_WaitFifoStateUntilTimeout+0xaa>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	2280      	movs	r2, #128	; 0x80
 8002006:	0212      	lsls	r2, r2, #8
 8002008:	4293      	cmp	r3, r2
 800200a:	d003      	beq.n	8002014 <SPI_WaitFifoStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800200c:	2280      	movs	r2, #128	; 0x80
 800200e:	00d2      	lsls	r2, r2, #3
 8002010:	4293      	cmp	r3, r2
 8002012:	d1e9      	bne.n	8001fe8 <SPI_WaitFifoStateUntilTimeout+0x58>
          __HAL_SPI_DISABLE(hspi);
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	6813      	ldr	r3, [r2, #0]
 8002018:	2140      	movs	r1, #64	; 0x40
 800201a:	438b      	bics	r3, r1
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	e7e3      	b.n	8001fe8 <SPI_WaitFifoStateUntilTimeout+0x58>
          SPI_RESET_CRC(hspi);
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	6813      	ldr	r3, [r2, #0]
 8002024:	4906      	ldr	r1, [pc, #24]	; (8002040 <SPI_WaitFifoStateUntilTimeout+0xb0>)
 8002026:	400b      	ands	r3, r1
 8002028:	6013      	str	r3, [r2, #0]
 800202a:	683a      	ldr	r2, [r7, #0]
 800202c:	6811      	ldr	r1, [r2, #0]
 800202e:	2380      	movs	r3, #128	; 0x80
 8002030:	019b      	lsls	r3, r3, #6
 8002032:	430b      	orrs	r3, r1
 8002034:	6013      	str	r3, [r2, #0]
 8002036:	e7dc      	b.n	8001ff2 <SPI_WaitFifoStateUntilTimeout+0x62>
      }
    }
  }

  return HAL_OK;
 8002038:	2000      	movs	r0, #0
}
 800203a:	b003      	add	sp, #12
 800203c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800203e:	46c0      	nop			; (mov r8, r8)
 8002040:	ffffdfff 	.word	0xffffdfff

08002044 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002044:	b570      	push	{r4, r5, r6, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	0004      	movs	r4, r0
 800204a:	000d      	movs	r5, r1
 800204c:	0016      	movs	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800204e:	9200      	str	r2, [sp, #0]
 8002050:	000b      	movs	r3, r1
 8002052:	2200      	movs	r2, #0
 8002054:	21c0      	movs	r1, #192	; 0xc0
 8002056:	0149      	lsls	r1, r1, #5
 8002058:	f7ff ff9a 	bl	8001f90 <SPI_WaitFifoStateUntilTimeout>
 800205c:	2800      	cmp	r0, #0
 800205e:	d006      	beq.n	800206e <SPI_EndRxTxTransaction+0x2a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002060:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002062:	2220      	movs	r2, #32
 8002064:	4313      	orrs	r3, r2
 8002066:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002068:	2003      	movs	r0, #3
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 800206a:	b002      	add	sp, #8
 800206c:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800206e:	9600      	str	r6, [sp, #0]
 8002070:	002b      	movs	r3, r5
 8002072:	2200      	movs	r2, #0
 8002074:	2180      	movs	r1, #128	; 0x80
 8002076:	0020      	movs	r0, r4
 8002078:	f7ff ff3a 	bl	8001ef0 <SPI_WaitFlagStateUntilTimeout>
 800207c:	2800      	cmp	r0, #0
 800207e:	d005      	beq.n	800208c <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002080:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002082:	2220      	movs	r2, #32
 8002084:	4313      	orrs	r3, r2
 8002086:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002088:	2003      	movs	r0, #3
 800208a:	e7ee      	b.n	800206a <SPI_EndRxTxTransaction+0x26>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800208c:	9600      	str	r6, [sp, #0]
 800208e:	002b      	movs	r3, r5
 8002090:	2200      	movs	r2, #0
 8002092:	21c0      	movs	r1, #192	; 0xc0
 8002094:	00c9      	lsls	r1, r1, #3
 8002096:	0020      	movs	r0, r4
 8002098:	f7ff ff7a 	bl	8001f90 <SPI_WaitFifoStateUntilTimeout>
 800209c:	2800      	cmp	r0, #0
 800209e:	d0e4      	beq.n	800206a <SPI_EndRxTxTransaction+0x26>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80020a0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80020a2:	2220      	movs	r2, #32
 80020a4:	4313      	orrs	r3, r2
 80020a6:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 80020a8:	2003      	movs	r0, #3
 80020aa:	e7de      	b.n	800206a <SPI_EndRxTxTransaction+0x26>

080020ac <HAL_SPI_Init>:
{
 80020ac:	b570      	push	{r4, r5, r6, lr}
 80020ae:	1e04      	subs	r4, r0, #0
  if (hspi == NULL)
 80020b0:	d05e      	beq.n	8002170 <HAL_SPI_Init+0xc4>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020b2:	2300      	movs	r3, #0
 80020b4:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80020b6:	335d      	adds	r3, #93	; 0x5d
 80020b8:	5cc3      	ldrb	r3, [r0, r3]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d04c      	beq.n	8002158 <HAL_SPI_Init+0xac>
  hspi->State = HAL_SPI_STATE_BUSY;
 80020be:	2202      	movs	r2, #2
 80020c0:	235d      	movs	r3, #93	; 0x5d
 80020c2:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 80020c4:	6822      	ldr	r2, [r4, #0]
 80020c6:	6813      	ldr	r3, [r2, #0]
 80020c8:	2140      	movs	r1, #64	; 0x40
 80020ca:	438b      	bics	r3, r1
 80020cc:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80020ce:	68e3      	ldr	r3, [r4, #12]
 80020d0:	22e0      	movs	r2, #224	; 0xe0
 80020d2:	00d2      	lsls	r2, r2, #3
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d945      	bls.n	8002164 <HAL_SPI_Init+0xb8>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80020d8:	2100      	movs	r1, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80020da:	22f0      	movs	r2, #240	; 0xf0
 80020dc:	0112      	lsls	r2, r2, #4
 80020de:	4293      	cmp	r3, r2
 80020e0:	d005      	beq.n	80020ee <HAL_SPI_Init+0x42>
 80020e2:	22e0      	movs	r2, #224	; 0xe0
 80020e4:	00d2      	lsls	r2, r2, #3
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d001      	beq.n	80020ee <HAL_SPI_Init+0x42>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020ea:	2200      	movs	r2, #0
 80020ec:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80020ee:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80020f0:	2a00      	cmp	r2, #0
 80020f2:	d105      	bne.n	8002100 <HAL_SPI_Init+0x54>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80020f4:	22e0      	movs	r2, #224	; 0xe0
 80020f6:	00d2      	lsls	r2, r2, #3
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d936      	bls.n	800216a <HAL_SPI_Init+0xbe>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80020fc:	2302      	movs	r3, #2
 80020fe:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002100:	6822      	ldr	r2, [r4, #0]
 8002102:	6863      	ldr	r3, [r4, #4]
 8002104:	68a0      	ldr	r0, [r4, #8]
 8002106:	4303      	orrs	r3, r0
 8002108:	6920      	ldr	r0, [r4, #16]
 800210a:	4303      	orrs	r3, r0
 800210c:	6960      	ldr	r0, [r4, #20]
 800210e:	4303      	orrs	r3, r0
 8002110:	2080      	movs	r0, #128	; 0x80
 8002112:	0080      	lsls	r0, r0, #2
 8002114:	69a5      	ldr	r5, [r4, #24]
 8002116:	4028      	ands	r0, r5
 8002118:	4303      	orrs	r3, r0
 800211a:	69e0      	ldr	r0, [r4, #28]
 800211c:	4303      	orrs	r3, r0
 800211e:	6a20      	ldr	r0, [r4, #32]
 8002120:	4303      	orrs	r3, r0
 8002122:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002124:	4303      	orrs	r3, r0
 8002126:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002128:	6822      	ldr	r2, [r4, #0]
 800212a:	8b60      	ldrh	r0, [r4, #26]
 800212c:	2304      	movs	r3, #4
 800212e:	4003      	ands	r3, r0
 8002130:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002132:	4303      	orrs	r3, r0
 8002134:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002136:	4303      	orrs	r3, r0
 8002138:	68e0      	ldr	r0, [r4, #12]
 800213a:	4303      	orrs	r3, r0
 800213c:	430b      	orrs	r3, r1
 800213e:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002140:	6822      	ldr	r2, [r4, #0]
 8002142:	69d3      	ldr	r3, [r2, #28]
 8002144:	490b      	ldr	r1, [pc, #44]	; (8002174 <HAL_SPI_Init+0xc8>)
 8002146:	400b      	ands	r3, r1
 8002148:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800214a:	2300      	movs	r3, #0
 800214c:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800214e:	2201      	movs	r2, #1
 8002150:	335d      	adds	r3, #93	; 0x5d
 8002152:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8002154:	2000      	movs	r0, #0
}
 8002156:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002158:	2200      	movs	r2, #0
 800215a:	335c      	adds	r3, #92	; 0x5c
 800215c:	54c2      	strb	r2, [r0, r3]
    HAL_SPI_MspInit(hspi);
 800215e:	f002 f809 	bl	8004174 <HAL_SPI_MspInit>
 8002162:	e7ac      	b.n	80020be <HAL_SPI_Init+0x12>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002164:	2180      	movs	r1, #128	; 0x80
 8002166:	0149      	lsls	r1, r1, #5
 8002168:	e7b7      	b.n	80020da <HAL_SPI_Init+0x2e>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800216a:	2301      	movs	r3, #1
 800216c:	6323      	str	r3, [r4, #48]	; 0x30
 800216e:	e7c7      	b.n	8002100 <HAL_SPI_Init+0x54>
    return HAL_ERROR;
 8002170:	2001      	movs	r0, #1
 8002172:	e7f0      	b.n	8002156 <HAL_SPI_Init+0xaa>
 8002174:	fffff7ff 	.word	0xfffff7ff

08002178 <HAL_SPI_Transmit>:
{
 8002178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800217a:	b085      	sub	sp, #20
 800217c:	0004      	movs	r4, r0
 800217e:	000d      	movs	r5, r1
 8002180:	0016      	movs	r6, r2
 8002182:	001f      	movs	r7, r3
  __HAL_LOCK(hspi);
 8002184:	235c      	movs	r3, #92	; 0x5c
 8002186:	5cc3      	ldrb	r3, [r0, r3]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d102      	bne.n	8002192 <HAL_SPI_Transmit+0x1a>
 800218c:	2002      	movs	r0, #2
}
 800218e:	b005      	add	sp, #20
 8002190:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 8002192:	2201      	movs	r2, #1
 8002194:	235c      	movs	r3, #92	; 0x5c
 8002196:	54c2      	strb	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8002198:	f7fe fc96 	bl	8000ac8 <HAL_GetTick>
 800219c:	9001      	str	r0, [sp, #4]
  if (hspi->State != HAL_SPI_STATE_READY)
 800219e:	235d      	movs	r3, #93	; 0x5d
 80021a0:	5ce3      	ldrb	r3, [r4, r3]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d007      	beq.n	80021b6 <HAL_SPI_Transmit+0x3e>
    errorcode = HAL_BUSY;
 80021a6:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80021a8:	2201      	movs	r2, #1
 80021aa:	235d      	movs	r3, #93	; 0x5d
 80021ac:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(hspi);
 80021ae:	2200      	movs	r2, #0
 80021b0:	3b01      	subs	r3, #1
 80021b2:	54e2      	strb	r2, [r4, r3]
  return errorcode;
 80021b4:	e7eb      	b.n	800218e <HAL_SPI_Transmit+0x16>
  if ((pData == NULL) || (Size == 0U))
 80021b6:	2d00      	cmp	r5, #0
 80021b8:	d100      	bne.n	80021bc <HAL_SPI_Transmit+0x44>
 80021ba:	e0b0      	b.n	800231e <HAL_SPI_Transmit+0x1a6>
 80021bc:	2e00      	cmp	r6, #0
 80021be:	d100      	bne.n	80021c2 <HAL_SPI_Transmit+0x4a>
 80021c0:	e0af      	b.n	8002322 <HAL_SPI_Transmit+0x1aa>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80021c2:	2203      	movs	r2, #3
 80021c4:	335c      	adds	r3, #92	; 0x5c
 80021c6:	54e2      	strb	r2, [r4, r3]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80021c8:	2300      	movs	r3, #0
 80021ca:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80021cc:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80021ce:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80021d0:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80021d2:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80021d4:	3241      	adds	r2, #65	; 0x41
 80021d6:	52a3      	strh	r3, [r4, r2]
  hspi->RxXferCount = 0U;
 80021d8:	3202      	adds	r2, #2
 80021da:	52a3      	strh	r3, [r4, r2]
  hspi->TxISR       = NULL;
 80021dc:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 80021de:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	021b      	lsls	r3, r3, #8
 80021e4:	68a2      	ldr	r2, [r4, #8]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d01c      	beq.n	8002224 <HAL_SPI_Transmit+0xac>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80021ea:	6823      	ldr	r3, [r4, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	0652      	lsls	r2, r2, #25
 80021f0:	d403      	bmi.n	80021fa <HAL_SPI_Transmit+0x82>
    __HAL_SPI_ENABLE(hspi);
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	2140      	movs	r1, #64	; 0x40
 80021f6:	430a      	orrs	r2, r1
 80021f8:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80021fa:	23e0      	movs	r3, #224	; 0xe0
 80021fc:	00db      	lsls	r3, r3, #3
 80021fe:	68e2      	ldr	r2, [r4, #12]
 8002200:	429a      	cmp	r2, r3
 8002202:	d931      	bls.n	8002268 <HAL_SPI_Transmit+0xf0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002204:	6863      	ldr	r3, [r4, #4]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_SPI_Transmit+0x9a>
 800220a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800220c:	b29b      	uxth	r3, r3
 800220e:	2b01      	cmp	r3, #1
 8002210:	d11a      	bne.n	8002248 <HAL_SPI_Transmit+0xd0>
      hspi->Instance->DR = *((uint16_t *)pData);
 8002212:	6823      	ldr	r3, [r4, #0]
 8002214:	882a      	ldrh	r2, [r5, #0]
 8002216:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8002218:	3502      	adds	r5, #2
      hspi->TxXferCount--;
 800221a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800221c:	3b01      	subs	r3, #1
 800221e:	b29b      	uxth	r3, r3
 8002220:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8002222:	e011      	b.n	8002248 <HAL_SPI_Transmit+0xd0>
    SPI_1LINE_TX(hspi);
 8002224:	6822      	ldr	r2, [r4, #0]
 8002226:	6811      	ldr	r1, [r2, #0]
 8002228:	2380      	movs	r3, #128	; 0x80
 800222a:	01db      	lsls	r3, r3, #7
 800222c:	430b      	orrs	r3, r1
 800222e:	6013      	str	r3, [r2, #0]
 8002230:	e7db      	b.n	80021ea <HAL_SPI_Transmit+0x72>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002232:	2f00      	cmp	r7, #0
 8002234:	d100      	bne.n	8002238 <HAL_SPI_Transmit+0xc0>
 8002236:	e076      	b.n	8002326 <HAL_SPI_Transmit+0x1ae>
 8002238:	1c7b      	adds	r3, r7, #1
 800223a:	d005      	beq.n	8002248 <HAL_SPI_Transmit+0xd0>
 800223c:	f7fe fc44 	bl	8000ac8 <HAL_GetTick>
 8002240:	9b01      	ldr	r3, [sp, #4]
 8002242:	1ac0      	subs	r0, r0, r3
 8002244:	4287      	cmp	r7, r0
 8002246:	d970      	bls.n	800232a <HAL_SPI_Transmit+0x1b2>
    while (hspi->TxXferCount > 0U)
 8002248:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800224a:	b29b      	uxth	r3, r3
 800224c:	2b00      	cmp	r3, #0
 800224e:	d04e      	beq.n	80022ee <HAL_SPI_Transmit+0x176>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002250:	6823      	ldr	r3, [r4, #0]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	0792      	lsls	r2, r2, #30
 8002256:	d5ec      	bpl.n	8002232 <HAL_SPI_Transmit+0xba>
        hspi->Instance->DR = *((uint16_t *)pData);
 8002258:	882a      	ldrh	r2, [r5, #0]
 800225a:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 800225c:	3502      	adds	r5, #2
        hspi->TxXferCount--;
 800225e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002260:	3b01      	subs	r3, #1
 8002262:	b29b      	uxth	r3, r3
 8002264:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8002266:	e7ef      	b.n	8002248 <HAL_SPI_Transmit+0xd0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002268:	6863      	ldr	r3, [r4, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d003      	beq.n	8002276 <HAL_SPI_Transmit+0xfe>
 800226e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002270:	b29b      	uxth	r3, r3
 8002272:	2b01      	cmp	r3, #1
 8002274:	d127      	bne.n	80022c6 <HAL_SPI_Transmit+0x14e>
      if (hspi->TxXferCount > 1U)
 8002276:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002278:	b29b      	uxth	r3, r3
 800227a:	2b01      	cmp	r3, #1
 800227c:	d908      	bls.n	8002290 <HAL_SPI_Transmit+0x118>
        hspi->Instance->DR = *((uint16_t *)pData);
 800227e:	6823      	ldr	r3, [r4, #0]
 8002280:	882a      	ldrh	r2, [r5, #0]
 8002282:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8002284:	3502      	adds	r5, #2
        hspi->TxXferCount -= 2U;
 8002286:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002288:	3b02      	subs	r3, #2
 800228a:	b29b      	uxth	r3, r3
 800228c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800228e:	e01a      	b.n	80022c6 <HAL_SPI_Transmit+0x14e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8002290:	782b      	ldrb	r3, [r5, #0]
 8002292:	6822      	ldr	r2, [r4, #0]
 8002294:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8002296:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002298:	3b01      	subs	r3, #1
 800229a:	b29b      	uxth	r3, r3
 800229c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 800229e:	3501      	adds	r5, #1
 80022a0:	e011      	b.n	80022c6 <HAL_SPI_Transmit+0x14e>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80022a2:	782a      	ldrb	r2, [r5, #0]
 80022a4:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 80022a6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80022a8:	3b01      	subs	r3, #1
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	87e3      	strh	r3, [r4, #62]	; 0x3e
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80022ae:	3501      	adds	r5, #1
 80022b0:	e009      	b.n	80022c6 <HAL_SPI_Transmit+0x14e>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80022b2:	2f00      	cmp	r7, #0
 80022b4:	d03b      	beq.n	800232e <HAL_SPI_Transmit+0x1b6>
 80022b6:	1c7b      	adds	r3, r7, #1
 80022b8:	d005      	beq.n	80022c6 <HAL_SPI_Transmit+0x14e>
 80022ba:	f7fe fc05 	bl	8000ac8 <HAL_GetTick>
 80022be:	9b01      	ldr	r3, [sp, #4]
 80022c0:	1ac0      	subs	r0, r0, r3
 80022c2:	4287      	cmp	r7, r0
 80022c4:	d935      	bls.n	8002332 <HAL_SPI_Transmit+0x1ba>
    while (hspi->TxXferCount > 0U)
 80022c6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00f      	beq.n	80022ee <HAL_SPI_Transmit+0x176>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80022ce:	6823      	ldr	r3, [r4, #0]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	0792      	lsls	r2, r2, #30
 80022d4:	d5ed      	bpl.n	80022b2 <HAL_SPI_Transmit+0x13a>
        if (hspi->TxXferCount > 1U)
 80022d6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80022d8:	b292      	uxth	r2, r2
 80022da:	2a01      	cmp	r2, #1
 80022dc:	d9e1      	bls.n	80022a2 <HAL_SPI_Transmit+0x12a>
          hspi->Instance->DR = *((uint16_t *)pData);
 80022de:	882a      	ldrh	r2, [r5, #0]
 80022e0:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80022e2:	3502      	adds	r5, #2
          hspi->TxXferCount -= 2U;
 80022e4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80022e6:	3b02      	subs	r3, #2
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80022ec:	e7eb      	b.n	80022c6 <HAL_SPI_Transmit+0x14e>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80022ee:	9a01      	ldr	r2, [sp, #4]
 80022f0:	0039      	movs	r1, r7
 80022f2:	0020      	movs	r0, r4
 80022f4:	f7ff fea6 	bl	8002044 <SPI_EndRxTxTransaction>
 80022f8:	2800      	cmp	r0, #0
 80022fa:	d001      	beq.n	8002300 <HAL_SPI_Transmit+0x188>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80022fc:	2320      	movs	r3, #32
 80022fe:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002300:	68a3      	ldr	r3, [r4, #8]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d106      	bne.n	8002314 <HAL_SPI_Transmit+0x19c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002306:	9303      	str	r3, [sp, #12]
 8002308:	6823      	ldr	r3, [r4, #0]
 800230a:	68da      	ldr	r2, [r3, #12]
 800230c:	9203      	str	r2, [sp, #12]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	9303      	str	r3, [sp, #12]
 8002312:	9b03      	ldr	r3, [sp, #12]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002314:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002316:	2b00      	cmp	r3, #0
 8002318:	d10d      	bne.n	8002336 <HAL_SPI_Transmit+0x1be>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800231a:	2000      	movs	r0, #0
 800231c:	e744      	b.n	80021a8 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 800231e:	2001      	movs	r0, #1
 8002320:	e742      	b.n	80021a8 <HAL_SPI_Transmit+0x30>
 8002322:	2001      	movs	r0, #1
 8002324:	e740      	b.n	80021a8 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8002326:	2003      	movs	r0, #3
 8002328:	e73e      	b.n	80021a8 <HAL_SPI_Transmit+0x30>
 800232a:	2003      	movs	r0, #3
 800232c:	e73c      	b.n	80021a8 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 800232e:	2003      	movs	r0, #3
 8002330:	e73a      	b.n	80021a8 <HAL_SPI_Transmit+0x30>
 8002332:	2003      	movs	r0, #3
 8002334:	e738      	b.n	80021a8 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8002336:	2001      	movs	r0, #1
 8002338:	e736      	b.n	80021a8 <HAL_SPI_Transmit+0x30>
	...

0800233c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800233c:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800233e:	6a03      	ldr	r3, [r0, #32]
 8002340:	2201      	movs	r2, #1
 8002342:	4393      	bics	r3, r2
 8002344:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002346:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002348:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800234a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800234c:	2573      	movs	r5, #115	; 0x73
 800234e:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002350:	680d      	ldr	r5, [r1, #0]
 8002352:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002354:	2502      	movs	r5, #2
 8002356:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002358:	688d      	ldr	r5, [r1, #8]
 800235a:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800235c:	4d12      	ldr	r5, [pc, #72]	; (80023a8 <TIM_OC1_SetConfig+0x6c>)
 800235e:	42a8      	cmp	r0, r5
 8002360:	d014      	beq.n	800238c <TIM_OC1_SetConfig+0x50>
 8002362:	4d12      	ldr	r5, [pc, #72]	; (80023ac <TIM_OC1_SetConfig+0x70>)
 8002364:	42a8      	cmp	r0, r5
 8002366:	d011      	beq.n	800238c <TIM_OC1_SetConfig+0x50>
 8002368:	4d11      	ldr	r5, [pc, #68]	; (80023b0 <TIM_OC1_SetConfig+0x74>)
 800236a:	42a8      	cmp	r0, r5
 800236c:	d00e      	beq.n	800238c <TIM_OC1_SetConfig+0x50>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800236e:	4d0e      	ldr	r5, [pc, #56]	; (80023a8 <TIM_OC1_SetConfig+0x6c>)
 8002370:	42a8      	cmp	r0, r5
 8002372:	d012      	beq.n	800239a <TIM_OC1_SetConfig+0x5e>
 8002374:	4d0d      	ldr	r5, [pc, #52]	; (80023ac <TIM_OC1_SetConfig+0x70>)
 8002376:	42a8      	cmp	r0, r5
 8002378:	d00f      	beq.n	800239a <TIM_OC1_SetConfig+0x5e>
 800237a:	4d0d      	ldr	r5, [pc, #52]	; (80023b0 <TIM_OC1_SetConfig+0x74>)
 800237c:	42a8      	cmp	r0, r5
 800237e:	d00c      	beq.n	800239a <TIM_OC1_SetConfig+0x5e>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002380:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002382:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002384:	684a      	ldr	r2, [r1, #4]
 8002386:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002388:	6203      	str	r3, [r0, #32]
}
 800238a:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC1NP;
 800238c:	2508      	movs	r5, #8
 800238e:	43ab      	bics	r3, r5
    tmpccer |= OC_Config->OCNPolarity;
 8002390:	68cd      	ldr	r5, [r1, #12]
 8002392:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8002394:	2504      	movs	r5, #4
 8002396:	43ab      	bics	r3, r5
 8002398:	e7e9      	b.n	800236e <TIM_OC1_SetConfig+0x32>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800239a:	4d06      	ldr	r5, [pc, #24]	; (80023b4 <TIM_OC1_SetConfig+0x78>)
 800239c:	402c      	ands	r4, r5
    tmpcr2 |= OC_Config->OCIdleState;
 800239e:	694d      	ldr	r5, [r1, #20]
 80023a0:	432c      	orrs	r4, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80023a2:	698d      	ldr	r5, [r1, #24]
 80023a4:	432c      	orrs	r4, r5
 80023a6:	e7eb      	b.n	8002380 <TIM_OC1_SetConfig+0x44>
 80023a8:	40012c00 	.word	0x40012c00
 80023ac:	40014400 	.word	0x40014400
 80023b0:	40014800 	.word	0x40014800
 80023b4:	fffffcff 	.word	0xfffffcff

080023b8 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80023b8:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023ba:	6a03      	ldr	r3, [r0, #32]
 80023bc:	4a19      	ldr	r2, [pc, #100]	; (8002424 <TIM_OC3_SetConfig+0x6c>)
 80023be:	4013      	ands	r3, r2
 80023c0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023c2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023c4:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023c6:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023c8:	3275      	adds	r2, #117	; 0x75
 80023ca:	32ff      	adds	r2, #255	; 0xff
 80023cc:	4394      	bics	r4, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023ce:	680a      	ldr	r2, [r1, #0]
 80023d0:	4314      	orrs	r4, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80023d2:	4a15      	ldr	r2, [pc, #84]	; (8002428 <TIM_OC3_SetConfig+0x70>)
 80023d4:	4013      	ands	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023d6:	688a      	ldr	r2, [r1, #8]
 80023d8:	0212      	lsls	r2, r2, #8
 80023da:	4313      	orrs	r3, r2

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023dc:	4a13      	ldr	r2, [pc, #76]	; (800242c <TIM_OC3_SetConfig+0x74>)
 80023de:	4290      	cmp	r0, r2
 80023e0:	d00e      	beq.n	8002400 <TIM_OC3_SetConfig+0x48>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80023e2:	4a12      	ldr	r2, [pc, #72]	; (800242c <TIM_OC3_SetConfig+0x74>)
 80023e4:	4290      	cmp	r0, r2
 80023e6:	d013      	beq.n	8002410 <TIM_OC3_SetConfig+0x58>
 80023e8:	4a11      	ldr	r2, [pc, #68]	; (8002430 <TIM_OC3_SetConfig+0x78>)
 80023ea:	4290      	cmp	r0, r2
 80023ec:	d010      	beq.n	8002410 <TIM_OC3_SetConfig+0x58>
 80023ee:	4a11      	ldr	r2, [pc, #68]	; (8002434 <TIM_OC3_SetConfig+0x7c>)
 80023f0:	4290      	cmp	r0, r2
 80023f2:	d00d      	beq.n	8002410 <TIM_OC3_SetConfig+0x58>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023f4:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80023f6:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80023f8:	684a      	ldr	r2, [r1, #4]
 80023fa:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023fc:	6203      	str	r3, [r0, #32]
}
 80023fe:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 8002400:	4a0d      	ldr	r2, [pc, #52]	; (8002438 <TIM_OC3_SetConfig+0x80>)
 8002402:	4013      	ands	r3, r2
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002404:	68ca      	ldr	r2, [r1, #12]
 8002406:	0212      	lsls	r2, r2, #8
 8002408:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC3NE;
 800240a:	4a0c      	ldr	r2, [pc, #48]	; (800243c <TIM_OC3_SetConfig+0x84>)
 800240c:	4013      	ands	r3, r2
 800240e:	e7e8      	b.n	80023e2 <TIM_OC3_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002410:	4a0b      	ldr	r2, [pc, #44]	; (8002440 <TIM_OC3_SetConfig+0x88>)
 8002412:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002414:	694a      	ldr	r2, [r1, #20]
 8002416:	0112      	lsls	r2, r2, #4
 8002418:	4315      	orrs	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800241a:	698a      	ldr	r2, [r1, #24]
 800241c:	0112      	lsls	r2, r2, #4
 800241e:	4315      	orrs	r5, r2
 8002420:	e7e8      	b.n	80023f4 <TIM_OC3_SetConfig+0x3c>
 8002422:	46c0      	nop			; (mov r8, r8)
 8002424:	fffffeff 	.word	0xfffffeff
 8002428:	fffffdff 	.word	0xfffffdff
 800242c:	40012c00 	.word	0x40012c00
 8002430:	40014400 	.word	0x40014400
 8002434:	40014800 	.word	0x40014800
 8002438:	fffff7ff 	.word	0xfffff7ff
 800243c:	fffffbff 	.word	0xfffffbff
 8002440:	ffffcfff 	.word	0xffffcfff

08002444 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002444:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002446:	6a03      	ldr	r3, [r0, #32]
 8002448:	4a12      	ldr	r2, [pc, #72]	; (8002494 <TIM_OC4_SetConfig+0x50>)
 800244a:	4013      	ands	r3, r2
 800244c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800244e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002450:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002452:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002454:	4c10      	ldr	r4, [pc, #64]	; (8002498 <TIM_OC4_SetConfig+0x54>)
 8002456:	4022      	ands	r2, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002458:	680c      	ldr	r4, [r1, #0]
 800245a:	0224      	lsls	r4, r4, #8
 800245c:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800245e:	4c0f      	ldr	r4, [pc, #60]	; (800249c <TIM_OC4_SetConfig+0x58>)
 8002460:	4023      	ands	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002462:	688c      	ldr	r4, [r1, #8]
 8002464:	0324      	lsls	r4, r4, #12
 8002466:	4323      	orrs	r3, r4

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002468:	4c0d      	ldr	r4, [pc, #52]	; (80024a0 <TIM_OC4_SetConfig+0x5c>)
 800246a:	42a0      	cmp	r0, r4
 800246c:	d00b      	beq.n	8002486 <TIM_OC4_SetConfig+0x42>
 800246e:	4c0d      	ldr	r4, [pc, #52]	; (80024a4 <TIM_OC4_SetConfig+0x60>)
 8002470:	42a0      	cmp	r0, r4
 8002472:	d008      	beq.n	8002486 <TIM_OC4_SetConfig+0x42>
 8002474:	4c0c      	ldr	r4, [pc, #48]	; (80024a8 <TIM_OC4_SetConfig+0x64>)
 8002476:	42a0      	cmp	r0, r4
 8002478:	d005      	beq.n	8002486 <TIM_OC4_SetConfig+0x42>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800247a:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800247c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800247e:	684a      	ldr	r2, [r1, #4]
 8002480:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002482:	6203      	str	r3, [r0, #32]
}
 8002484:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002486:	4c09      	ldr	r4, [pc, #36]	; (80024ac <TIM_OC4_SetConfig+0x68>)
 8002488:	402c      	ands	r4, r5
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800248a:	694d      	ldr	r5, [r1, #20]
 800248c:	01ad      	lsls	r5, r5, #6
 800248e:	4325      	orrs	r5, r4
 8002490:	e7f3      	b.n	800247a <TIM_OC4_SetConfig+0x36>
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	ffffefff 	.word	0xffffefff
 8002498:	ffff8cff 	.word	0xffff8cff
 800249c:	ffffdfff 	.word	0xffffdfff
 80024a0:	40012c00 	.word	0x40012c00
 80024a4:	40014400 	.word	0x40014400
 80024a8:	40014800 	.word	0x40014800
 80024ac:	ffffbfff 	.word	0xffffbfff

080024b0 <HAL_TIM_OnePulse_MspInit>:
}
 80024b0:	4770      	bx	lr

080024b2 <HAL_TIM_PeriodElapsedCallback>:
}
 80024b2:	4770      	bx	lr

080024b4 <HAL_TIM_OC_DelayElapsedCallback>:
}
 80024b4:	4770      	bx	lr

080024b6 <HAL_TIM_IC_CaptureCallback>:
}
 80024b6:	4770      	bx	lr

080024b8 <HAL_TIM_TriggerCallback>:
}
 80024b8:	4770      	bx	lr

080024ba <HAL_TIM_IRQHandler>:
{
 80024ba:	b510      	push	{r4, lr}
 80024bc:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80024be:	6803      	ldr	r3, [r0, #0]
 80024c0:	691a      	ldr	r2, [r3, #16]
 80024c2:	0792      	lsls	r2, r2, #30
 80024c4:	d50f      	bpl.n	80024e6 <HAL_TIM_IRQHandler+0x2c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80024c6:	68da      	ldr	r2, [r3, #12]
 80024c8:	0792      	lsls	r2, r2, #30
 80024ca:	d50c      	bpl.n	80024e6 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80024cc:	2203      	movs	r2, #3
 80024ce:	4252      	negs	r2, r2
 80024d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024d2:	2301      	movs	r3, #1
 80024d4:	7703      	strb	r3, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024d6:	6803      	ldr	r3, [r0, #0]
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	079b      	lsls	r3, r3, #30
 80024dc:	d063      	beq.n	80025a6 <HAL_TIM_IRQHandler+0xec>
          HAL_TIM_IC_CaptureCallback(htim);
 80024de:	f7ff ffea 	bl	80024b6 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024e2:	2300      	movs	r3, #0
 80024e4:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024e6:	6823      	ldr	r3, [r4, #0]
 80024e8:	691a      	ldr	r2, [r3, #16]
 80024ea:	0752      	lsls	r2, r2, #29
 80024ec:	d512      	bpl.n	8002514 <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80024ee:	68da      	ldr	r2, [r3, #12]
 80024f0:	0752      	lsls	r2, r2, #29
 80024f2:	d50f      	bpl.n	8002514 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024f4:	2205      	movs	r2, #5
 80024f6:	4252      	negs	r2, r2
 80024f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024fa:	2302      	movs	r3, #2
 80024fc:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024fe:	6823      	ldr	r3, [r4, #0]
 8002500:	699a      	ldr	r2, [r3, #24]
 8002502:	23c0      	movs	r3, #192	; 0xc0
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	421a      	tst	r2, r3
 8002508:	d053      	beq.n	80025b2 <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 800250a:	0020      	movs	r0, r4
 800250c:	f7ff ffd3 	bl	80024b6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002510:	2300      	movs	r3, #0
 8002512:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002514:	6823      	ldr	r3, [r4, #0]
 8002516:	691a      	ldr	r2, [r3, #16]
 8002518:	0712      	lsls	r2, r2, #28
 800251a:	d510      	bpl.n	800253e <HAL_TIM_IRQHandler+0x84>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800251c:	68da      	ldr	r2, [r3, #12]
 800251e:	0712      	lsls	r2, r2, #28
 8002520:	d50d      	bpl.n	800253e <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002522:	2209      	movs	r2, #9
 8002524:	4252      	negs	r2, r2
 8002526:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002528:	2304      	movs	r3, #4
 800252a:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800252c:	6823      	ldr	r3, [r4, #0]
 800252e:	69db      	ldr	r3, [r3, #28]
 8002530:	079b      	lsls	r3, r3, #30
 8002532:	d045      	beq.n	80025c0 <HAL_TIM_IRQHandler+0x106>
        HAL_TIM_IC_CaptureCallback(htim);
 8002534:	0020      	movs	r0, r4
 8002536:	f7ff ffbe 	bl	80024b6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800253a:	2300      	movs	r3, #0
 800253c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800253e:	6823      	ldr	r3, [r4, #0]
 8002540:	691a      	ldr	r2, [r3, #16]
 8002542:	06d2      	lsls	r2, r2, #27
 8002544:	d512      	bpl.n	800256c <HAL_TIM_IRQHandler+0xb2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002546:	68da      	ldr	r2, [r3, #12]
 8002548:	06d2      	lsls	r2, r2, #27
 800254a:	d50f      	bpl.n	800256c <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800254c:	2211      	movs	r2, #17
 800254e:	4252      	negs	r2, r2
 8002550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002552:	2308      	movs	r3, #8
 8002554:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002556:	6823      	ldr	r3, [r4, #0]
 8002558:	69da      	ldr	r2, [r3, #28]
 800255a:	23c0      	movs	r3, #192	; 0xc0
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	421a      	tst	r2, r3
 8002560:	d035      	beq.n	80025ce <HAL_TIM_IRQHandler+0x114>
        HAL_TIM_IC_CaptureCallback(htim);
 8002562:	0020      	movs	r0, r4
 8002564:	f7ff ffa7 	bl	80024b6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002568:	2300      	movs	r3, #0
 800256a:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800256c:	6823      	ldr	r3, [r4, #0]
 800256e:	691a      	ldr	r2, [r3, #16]
 8002570:	07d2      	lsls	r2, r2, #31
 8002572:	d502      	bpl.n	800257a <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002574:	68da      	ldr	r2, [r3, #12]
 8002576:	07d2      	lsls	r2, r2, #31
 8002578:	d430      	bmi.n	80025dc <HAL_TIM_IRQHandler+0x122>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800257a:	6823      	ldr	r3, [r4, #0]
 800257c:	691a      	ldr	r2, [r3, #16]
 800257e:	0612      	lsls	r2, r2, #24
 8002580:	d502      	bpl.n	8002588 <HAL_TIM_IRQHandler+0xce>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002582:	68da      	ldr	r2, [r3, #12]
 8002584:	0612      	lsls	r2, r2, #24
 8002586:	d430      	bmi.n	80025ea <HAL_TIM_IRQHandler+0x130>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002588:	6823      	ldr	r3, [r4, #0]
 800258a:	691a      	ldr	r2, [r3, #16]
 800258c:	0652      	lsls	r2, r2, #25
 800258e:	d502      	bpl.n	8002596 <HAL_TIM_IRQHandler+0xdc>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	0652      	lsls	r2, r2, #25
 8002594:	d430      	bmi.n	80025f8 <HAL_TIM_IRQHandler+0x13e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002596:	6823      	ldr	r3, [r4, #0]
 8002598:	691a      	ldr	r2, [r3, #16]
 800259a:	0692      	lsls	r2, r2, #26
 800259c:	d502      	bpl.n	80025a4 <HAL_TIM_IRQHandler+0xea>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800259e:	68da      	ldr	r2, [r3, #12]
 80025a0:	0692      	lsls	r2, r2, #26
 80025a2:	d430      	bmi.n	8002606 <HAL_TIM_IRQHandler+0x14c>
}
 80025a4:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025a6:	f7ff ff85 	bl	80024b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025aa:	0020      	movs	r0, r4
 80025ac:	f001 fd36 	bl	800401c <HAL_TIM_PWM_PulseFinishedCallback>
 80025b0:	e797      	b.n	80024e2 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025b2:	0020      	movs	r0, r4
 80025b4:	f7ff ff7e 	bl	80024b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025b8:	0020      	movs	r0, r4
 80025ba:	f001 fd2f 	bl	800401c <HAL_TIM_PWM_PulseFinishedCallback>
 80025be:	e7a7      	b.n	8002510 <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025c0:	0020      	movs	r0, r4
 80025c2:	f7ff ff77 	bl	80024b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025c6:	0020      	movs	r0, r4
 80025c8:	f001 fd28 	bl	800401c <HAL_TIM_PWM_PulseFinishedCallback>
 80025cc:	e7b5      	b.n	800253a <HAL_TIM_IRQHandler+0x80>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ce:	0020      	movs	r0, r4
 80025d0:	f7ff ff70 	bl	80024b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025d4:	0020      	movs	r0, r4
 80025d6:	f001 fd21 	bl	800401c <HAL_TIM_PWM_PulseFinishedCallback>
 80025da:	e7c5      	b.n	8002568 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025dc:	2202      	movs	r2, #2
 80025de:	4252      	negs	r2, r2
 80025e0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80025e2:	0020      	movs	r0, r4
 80025e4:	f7ff ff65 	bl	80024b2 <HAL_TIM_PeriodElapsedCallback>
 80025e8:	e7c7      	b.n	800257a <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025ea:	2281      	movs	r2, #129	; 0x81
 80025ec:	4252      	negs	r2, r2
 80025ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80025f0:	0020      	movs	r0, r4
 80025f2:	f000 fbb0 	bl	8002d56 <HAL_TIMEx_BreakCallback>
 80025f6:	e7c7      	b.n	8002588 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025f8:	2241      	movs	r2, #65	; 0x41
 80025fa:	4252      	negs	r2, r2
 80025fc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80025fe:	0020      	movs	r0, r4
 8002600:	f7ff ff5a 	bl	80024b8 <HAL_TIM_TriggerCallback>
 8002604:	e7c7      	b.n	8002596 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002606:	2221      	movs	r2, #33	; 0x21
 8002608:	4252      	negs	r2, r2
 800260a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800260c:	0020      	movs	r0, r4
 800260e:	f000 fba1 	bl	8002d54 <HAL_TIMEx_CommutationCallback>
}
 8002612:	e7c7      	b.n	80025a4 <HAL_TIM_IRQHandler+0xea>

08002614 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002614:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002616:	4a1b      	ldr	r2, [pc, #108]	; (8002684 <TIM_Base_SetConfig+0x70>)
 8002618:	4290      	cmp	r0, r2
 800261a:	d02a      	beq.n	8002672 <TIM_Base_SetConfig+0x5e>
 800261c:	4a1a      	ldr	r2, [pc, #104]	; (8002688 <TIM_Base_SetConfig+0x74>)
 800261e:	4290      	cmp	r0, r2
 8002620:	d027      	beq.n	8002672 <TIM_Base_SetConfig+0x5e>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002622:	4a18      	ldr	r2, [pc, #96]	; (8002684 <TIM_Base_SetConfig+0x70>)
 8002624:	4290      	cmp	r0, r2
 8002626:	d00b      	beq.n	8002640 <TIM_Base_SetConfig+0x2c>
 8002628:	4a17      	ldr	r2, [pc, #92]	; (8002688 <TIM_Base_SetConfig+0x74>)
 800262a:	4290      	cmp	r0, r2
 800262c:	d008      	beq.n	8002640 <TIM_Base_SetConfig+0x2c>
 800262e:	4a17      	ldr	r2, [pc, #92]	; (800268c <TIM_Base_SetConfig+0x78>)
 8002630:	4290      	cmp	r0, r2
 8002632:	d005      	beq.n	8002640 <TIM_Base_SetConfig+0x2c>
 8002634:	4a16      	ldr	r2, [pc, #88]	; (8002690 <TIM_Base_SetConfig+0x7c>)
 8002636:	4290      	cmp	r0, r2
 8002638:	d002      	beq.n	8002640 <TIM_Base_SetConfig+0x2c>
 800263a:	4a16      	ldr	r2, [pc, #88]	; (8002694 <TIM_Base_SetConfig+0x80>)
 800263c:	4290      	cmp	r0, r2
 800263e:	d103      	bne.n	8002648 <TIM_Base_SetConfig+0x34>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002640:	4a15      	ldr	r2, [pc, #84]	; (8002698 <TIM_Base_SetConfig+0x84>)
 8002642:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002644:	68ca      	ldr	r2, [r1, #12]
 8002646:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002648:	2280      	movs	r2, #128	; 0x80
 800264a:	4393      	bics	r3, r2
 800264c:	694a      	ldr	r2, [r1, #20]
 800264e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002650:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002652:	688b      	ldr	r3, [r1, #8]
 8002654:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002656:	680b      	ldr	r3, [r1, #0]
 8002658:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800265a:	4b0a      	ldr	r3, [pc, #40]	; (8002684 <TIM_Base_SetConfig+0x70>)
 800265c:	4298      	cmp	r0, r3
 800265e:	d00d      	beq.n	800267c <TIM_Base_SetConfig+0x68>
 8002660:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <TIM_Base_SetConfig+0x7c>)
 8002662:	4298      	cmp	r0, r3
 8002664:	d00a      	beq.n	800267c <TIM_Base_SetConfig+0x68>
 8002666:	4b0b      	ldr	r3, [pc, #44]	; (8002694 <TIM_Base_SetConfig+0x80>)
 8002668:	4298      	cmp	r0, r3
 800266a:	d007      	beq.n	800267c <TIM_Base_SetConfig+0x68>
  TIMx->EGR = TIM_EGR_UG;
 800266c:	2301      	movs	r3, #1
 800266e:	6143      	str	r3, [r0, #20]
}
 8002670:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002672:	2270      	movs	r2, #112	; 0x70
 8002674:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8002676:	684a      	ldr	r2, [r1, #4]
 8002678:	4313      	orrs	r3, r2
 800267a:	e7d2      	b.n	8002622 <TIM_Base_SetConfig+0xe>
    TIMx->RCR = Structure->RepetitionCounter;
 800267c:	690b      	ldr	r3, [r1, #16]
 800267e:	6303      	str	r3, [r0, #48]	; 0x30
 8002680:	e7f4      	b.n	800266c <TIM_Base_SetConfig+0x58>
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	40012c00 	.word	0x40012c00
 8002688:	40000400 	.word	0x40000400
 800268c:	40002000 	.word	0x40002000
 8002690:	40014400 	.word	0x40014400
 8002694:	40014800 	.word	0x40014800
 8002698:	fffffcff 	.word	0xfffffcff

0800269c <HAL_TIM_Base_Init>:
{
 800269c:	b570      	push	{r4, r5, r6, lr}
 800269e:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 80026a0:	d014      	beq.n	80026cc <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80026a2:	233d      	movs	r3, #61	; 0x3d
 80026a4:	5cc3      	ldrb	r3, [r0, r3]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d00a      	beq.n	80026c0 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 80026aa:	253d      	movs	r5, #61	; 0x3d
 80026ac:	2302      	movs	r3, #2
 80026ae:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026b0:	1d21      	adds	r1, r4, #4
 80026b2:	6820      	ldr	r0, [r4, #0]
 80026b4:	f7ff ffae 	bl	8002614 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80026b8:	2301      	movs	r3, #1
 80026ba:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80026bc:	2000      	movs	r0, #0
}
 80026be:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80026c0:	2200      	movs	r2, #0
 80026c2:	333c      	adds	r3, #60	; 0x3c
 80026c4:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80026c6:	f001 fdd7 	bl	8004278 <HAL_TIM_Base_MspInit>
 80026ca:	e7ee      	b.n	80026aa <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 80026cc:	2001      	movs	r0, #1
 80026ce:	e7f6      	b.n	80026be <HAL_TIM_Base_Init+0x22>

080026d0 <HAL_TIM_PWM_Init>:
{
 80026d0:	b570      	push	{r4, r5, r6, lr}
 80026d2:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 80026d4:	d014      	beq.n	8002700 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80026d6:	233d      	movs	r3, #61	; 0x3d
 80026d8:	5cc3      	ldrb	r3, [r0, r3]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00a      	beq.n	80026f4 <HAL_TIM_PWM_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 80026de:	253d      	movs	r5, #61	; 0x3d
 80026e0:	2302      	movs	r3, #2
 80026e2:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026e4:	1d21      	adds	r1, r4, #4
 80026e6:	6820      	ldr	r0, [r4, #0]
 80026e8:	f7ff ff94 	bl	8002614 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80026ec:	2301      	movs	r3, #1
 80026ee:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80026f0:	2000      	movs	r0, #0
}
 80026f2:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80026f4:	2200      	movs	r2, #0
 80026f6:	333c      	adds	r3, #60	; 0x3c
 80026f8:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 80026fa:	f001 fd6d 	bl	80041d8 <HAL_TIM_PWM_MspInit>
 80026fe:	e7ee      	b.n	80026de <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 8002700:	2001      	movs	r0, #1
 8002702:	e7f6      	b.n	80026f2 <HAL_TIM_PWM_Init+0x22>

08002704 <HAL_TIM_OnePulse_Init>:
{
 8002704:	b570      	push	{r4, r5, r6, lr}
 8002706:	0004      	movs	r4, r0
 8002708:	000e      	movs	r6, r1
  if(htim == NULL)
 800270a:	2800      	cmp	r0, #0
 800270c:	d01d      	beq.n	800274a <HAL_TIM_OnePulse_Init+0x46>
  if(htim->State == HAL_TIM_STATE_RESET)
 800270e:	233d      	movs	r3, #61	; 0x3d
 8002710:	5cc3      	ldrb	r3, [r0, r3]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d013      	beq.n	800273e <HAL_TIM_OnePulse_Init+0x3a>
  htim->State= HAL_TIM_STATE_BUSY;
 8002716:	253d      	movs	r5, #61	; 0x3d
 8002718:	2302      	movs	r3, #2
 800271a:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800271c:	1d21      	adds	r1, r4, #4
 800271e:	6820      	ldr	r0, [r4, #0]
 8002720:	f7ff ff78 	bl	8002614 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8002724:	6822      	ldr	r2, [r4, #0]
 8002726:	6813      	ldr	r3, [r2, #0]
 8002728:	2108      	movs	r1, #8
 800272a:	438b      	bics	r3, r1
 800272c:	6013      	str	r3, [r2, #0]
  htim->Instance->CR1 |= OnePulseMode;
 800272e:	6823      	ldr	r3, [r4, #0]
 8002730:	6819      	ldr	r1, [r3, #0]
 8002732:	4331      	orrs	r1, r6
 8002734:	6019      	str	r1, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 8002736:	2301      	movs	r3, #1
 8002738:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800273a:	2000      	movs	r0, #0
}
 800273c:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800273e:	2200      	movs	r2, #0
 8002740:	333c      	adds	r3, #60	; 0x3c
 8002742:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_OnePulse_MspInit(htim);
 8002744:	f7ff feb4 	bl	80024b0 <HAL_TIM_OnePulse_MspInit>
 8002748:	e7e5      	b.n	8002716 <HAL_TIM_OnePulse_Init+0x12>
    return HAL_ERROR;
 800274a:	2001      	movs	r0, #1
 800274c:	e7f6      	b.n	800273c <HAL_TIM_OnePulse_Init+0x38>
	...

08002750 <HAL_TIM_Encoder_Init>:
{
 8002750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002752:	46c6      	mov	lr, r8
 8002754:	b500      	push	{lr}
 8002756:	0004      	movs	r4, r0
 8002758:	000d      	movs	r5, r1
  if(htim == NULL)
 800275a:	2800      	cmp	r0, #0
 800275c:	d043      	beq.n	80027e6 <HAL_TIM_Encoder_Init+0x96>
  if(htim->State == HAL_TIM_STATE_RESET)
 800275e:	233d      	movs	r3, #61	; 0x3d
 8002760:	5cc3      	ldrb	r3, [r0, r3]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d039      	beq.n	80027da <HAL_TIM_Encoder_Init+0x8a>
  htim->State= HAL_TIM_STATE_BUSY;
 8002766:	263d      	movs	r6, #61	; 0x3d
 8002768:	2302      	movs	r3, #2
 800276a:	55a3      	strb	r3, [r4, r6]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800276c:	0021      	movs	r1, r4
 800276e:	c904      	ldmia	r1!, {r2}
 8002770:	6893      	ldr	r3, [r2, #8]
 8002772:	2007      	movs	r0, #7
 8002774:	4383      	bics	r3, r0
 8002776:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002778:	6820      	ldr	r0, [r4, #0]
 800277a:	f7ff ff4b 	bl	8002614 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 800277e:	6821      	ldr	r1, [r4, #0]
 8002780:	6888      	ldr	r0, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8002782:	698b      	ldr	r3, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8002784:	6a0a      	ldr	r2, [r1, #32]
 8002786:	4690      	mov	r8, r2
  tmpsmcr |= sConfig->EncoderMode;
 8002788:	682f      	ldr	r7, [r5, #0]
 800278a:	4338      	orrs	r0, r7
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800278c:	4f17      	ldr	r7, [pc, #92]	; (80027ec <HAL_TIM_Encoder_Init+0x9c>)
 800278e:	403b      	ands	r3, r7
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002790:	69af      	ldr	r7, [r5, #24]
 8002792:	023f      	lsls	r7, r7, #8
 8002794:	68aa      	ldr	r2, [r5, #8]
 8002796:	4317      	orrs	r7, r2
 8002798:	433b      	orrs	r3, r7
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800279a:	4f15      	ldr	r7, [pc, #84]	; (80027f0 <HAL_TIM_Encoder_Init+0xa0>)
 800279c:	403b      	ands	r3, r7
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800279e:	69ea      	ldr	r2, [r5, #28]
 80027a0:	0217      	lsls	r7, r2, #8
 80027a2:	68ea      	ldr	r2, [r5, #12]
 80027a4:	4317      	orrs	r7, r2
 80027a6:	433b      	orrs	r3, r7
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80027a8:	692a      	ldr	r2, [r5, #16]
 80027aa:	0117      	lsls	r7, r2, #4
 80027ac:	6a2a      	ldr	r2, [r5, #32]
 80027ae:	0312      	lsls	r2, r2, #12
 80027b0:	4317      	orrs	r7, r2
 80027b2:	433b      	orrs	r3, r7
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80027b4:	27aa      	movs	r7, #170	; 0xaa
 80027b6:	4642      	mov	r2, r8
 80027b8:	43ba      	bics	r2, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80027ba:	686f      	ldr	r7, [r5, #4]
 80027bc:	696d      	ldr	r5, [r5, #20]
 80027be:	012d      	lsls	r5, r5, #4
 80027c0:	433d      	orrs	r5, r7
 80027c2:	432a      	orrs	r2, r5
  htim->Instance->SMCR = tmpsmcr;
 80027c4:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 80027c6:	6821      	ldr	r1, [r4, #0]
 80027c8:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 80027ca:	6823      	ldr	r3, [r4, #0]
 80027cc:	621a      	str	r2, [r3, #32]
  htim->State= HAL_TIM_STATE_READY;
 80027ce:	2301      	movs	r3, #1
 80027d0:	55a3      	strb	r3, [r4, r6]
  return HAL_OK;
 80027d2:	2000      	movs	r0, #0
}
 80027d4:	bc04      	pop	{r2}
 80027d6:	4690      	mov	r8, r2
 80027d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 80027da:	2200      	movs	r2, #0
 80027dc:	333c      	adds	r3, #60	; 0x3c
 80027de:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Encoder_MspInit(htim);
 80027e0:	f001 fd1a 	bl	8004218 <HAL_TIM_Encoder_MspInit>
 80027e4:	e7bf      	b.n	8002766 <HAL_TIM_Encoder_Init+0x16>
    return HAL_ERROR;
 80027e6:	2001      	movs	r0, #1
 80027e8:	e7f4      	b.n	80027d4 <HAL_TIM_Encoder_Init+0x84>
 80027ea:	46c0      	nop			; (mov r8, r8)
 80027ec:	fffffcfc 	.word	0xfffffcfc
 80027f0:	ffff0303 	.word	0xffff0303

080027f4 <TIM_OC2_SetConfig>:
{
 80027f4:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027f6:	6a03      	ldr	r3, [r0, #32]
 80027f8:	2210      	movs	r2, #16
 80027fa:	4393      	bics	r3, r2
 80027fc:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80027fe:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002800:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002802:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002804:	4a16      	ldr	r2, [pc, #88]	; (8002860 <TIM_OC2_SetConfig+0x6c>)
 8002806:	4014      	ands	r4, r2
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002808:	680a      	ldr	r2, [r1, #0]
 800280a:	0212      	lsls	r2, r2, #8
 800280c:	4314      	orrs	r4, r2
  tmpccer &= ~TIM_CCER_CC2P;
 800280e:	2220      	movs	r2, #32
 8002810:	4393      	bics	r3, r2
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002812:	688a      	ldr	r2, [r1, #8]
 8002814:	0112      	lsls	r2, r2, #4
 8002816:	4313      	orrs	r3, r2
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002818:	4a12      	ldr	r2, [pc, #72]	; (8002864 <TIM_OC2_SetConfig+0x70>)
 800281a:	4290      	cmp	r0, r2
 800281c:	d00e      	beq.n	800283c <TIM_OC2_SetConfig+0x48>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800281e:	4a11      	ldr	r2, [pc, #68]	; (8002864 <TIM_OC2_SetConfig+0x70>)
 8002820:	4290      	cmp	r0, r2
 8002822:	d013      	beq.n	800284c <TIM_OC2_SetConfig+0x58>
 8002824:	4a10      	ldr	r2, [pc, #64]	; (8002868 <TIM_OC2_SetConfig+0x74>)
 8002826:	4290      	cmp	r0, r2
 8002828:	d010      	beq.n	800284c <TIM_OC2_SetConfig+0x58>
 800282a:	4a10      	ldr	r2, [pc, #64]	; (800286c <TIM_OC2_SetConfig+0x78>)
 800282c:	4290      	cmp	r0, r2
 800282e:	d00d      	beq.n	800284c <TIM_OC2_SetConfig+0x58>
  TIMx->CR2 = tmpcr2;
 8002830:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002832:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002834:	684a      	ldr	r2, [r1, #4]
 8002836:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002838:	6203      	str	r3, [r0, #32]
}
 800283a:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 800283c:	2280      	movs	r2, #128	; 0x80
 800283e:	4393      	bics	r3, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002840:	68ca      	ldr	r2, [r1, #12]
 8002842:	0112      	lsls	r2, r2, #4
 8002844:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC2NE;
 8002846:	2240      	movs	r2, #64	; 0x40
 8002848:	4393      	bics	r3, r2
 800284a:	e7e8      	b.n	800281e <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800284c:	4a08      	ldr	r2, [pc, #32]	; (8002870 <TIM_OC2_SetConfig+0x7c>)
 800284e:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002850:	694a      	ldr	r2, [r1, #20]
 8002852:	0092      	lsls	r2, r2, #2
 8002854:	4315      	orrs	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002856:	698a      	ldr	r2, [r1, #24]
 8002858:	0092      	lsls	r2, r2, #2
 800285a:	4315      	orrs	r5, r2
 800285c:	e7e8      	b.n	8002830 <TIM_OC2_SetConfig+0x3c>
 800285e:	46c0      	nop			; (mov r8, r8)
 8002860:	ffff8cff 	.word	0xffff8cff
 8002864:	40012c00 	.word	0x40012c00
 8002868:	40014400 	.word	0x40014400
 800286c:	40014800 	.word	0x40014800
 8002870:	fffff3ff 	.word	0xfffff3ff

08002874 <HAL_TIM_PWM_ConfigChannel>:
{
 8002874:	b570      	push	{r4, r5, r6, lr}
 8002876:	0004      	movs	r4, r0
 8002878:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 800287a:	233c      	movs	r3, #60	; 0x3c
 800287c:	5cc3      	ldrb	r3, [r0, r3]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d069      	beq.n	8002956 <HAL_TIM_PWM_ConfigChannel+0xe2>
 8002882:	2101      	movs	r1, #1
 8002884:	233c      	movs	r3, #60	; 0x3c
 8002886:	54c1      	strb	r1, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8002888:	3101      	adds	r1, #1
 800288a:	3301      	adds	r3, #1
 800288c:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 800288e:	2a04      	cmp	r2, #4
 8002890:	d037      	beq.n	8002902 <HAL_TIM_PWM_ConfigChannel+0x8e>
 8002892:	d919      	bls.n	80028c8 <HAL_TIM_PWM_ConfigChannel+0x54>
 8002894:	2a08      	cmp	r2, #8
 8002896:	d04a      	beq.n	800292e <HAL_TIM_PWM_ConfigChannel+0xba>
 8002898:	2a0c      	cmp	r2, #12
 800289a:	d12a      	bne.n	80028f2 <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800289c:	0029      	movs	r1, r5
 800289e:	6800      	ldr	r0, [r0, #0]
 80028a0:	f7ff fdd0 	bl	8002444 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028a4:	6822      	ldr	r2, [r4, #0]
 80028a6:	69d1      	ldr	r1, [r2, #28]
 80028a8:	2380      	movs	r3, #128	; 0x80
 80028aa:	011b      	lsls	r3, r3, #4
 80028ac:	430b      	orrs	r3, r1
 80028ae:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80028b0:	6822      	ldr	r2, [r4, #0]
 80028b2:	69d3      	ldr	r3, [r2, #28]
 80028b4:	4929      	ldr	r1, [pc, #164]	; (800295c <HAL_TIM_PWM_ConfigChannel+0xe8>)
 80028b6:	400b      	ands	r3, r1
 80028b8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80028ba:	6821      	ldr	r1, [r4, #0]
 80028bc:	69cb      	ldr	r3, [r1, #28]
 80028be:	692a      	ldr	r2, [r5, #16]
 80028c0:	0212      	lsls	r2, r2, #8
 80028c2:	4313      	orrs	r3, r2
 80028c4:	61cb      	str	r3, [r1, #28]
    break;
 80028c6:	e014      	b.n	80028f2 <HAL_TIM_PWM_ConfigChannel+0x7e>
  switch (Channel)
 80028c8:	2a00      	cmp	r2, #0
 80028ca:	d112      	bne.n	80028f2 <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80028cc:	0029      	movs	r1, r5
 80028ce:	6800      	ldr	r0, [r0, #0]
 80028d0:	f7ff fd34 	bl	800233c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028d4:	6822      	ldr	r2, [r4, #0]
 80028d6:	6993      	ldr	r3, [r2, #24]
 80028d8:	2108      	movs	r1, #8
 80028da:	430b      	orrs	r3, r1
 80028dc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028de:	6822      	ldr	r2, [r4, #0]
 80028e0:	6993      	ldr	r3, [r2, #24]
 80028e2:	3904      	subs	r1, #4
 80028e4:	438b      	bics	r3, r1
 80028e6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028e8:	6822      	ldr	r2, [r4, #0]
 80028ea:	6993      	ldr	r3, [r2, #24]
 80028ec:	6929      	ldr	r1, [r5, #16]
 80028ee:	430b      	orrs	r3, r1
 80028f0:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 80028f2:	2201      	movs	r2, #1
 80028f4:	233d      	movs	r3, #61	; 0x3d
 80028f6:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 80028f8:	2200      	movs	r2, #0
 80028fa:	3b01      	subs	r3, #1
 80028fc:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80028fe:	2000      	movs	r0, #0
}
 8002900:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002902:	0029      	movs	r1, r5
 8002904:	6800      	ldr	r0, [r0, #0]
 8002906:	f7ff ff75 	bl	80027f4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800290a:	6822      	ldr	r2, [r4, #0]
 800290c:	6991      	ldr	r1, [r2, #24]
 800290e:	2380      	movs	r3, #128	; 0x80
 8002910:	011b      	lsls	r3, r3, #4
 8002912:	430b      	orrs	r3, r1
 8002914:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002916:	6822      	ldr	r2, [r4, #0]
 8002918:	6993      	ldr	r3, [r2, #24]
 800291a:	4910      	ldr	r1, [pc, #64]	; (800295c <HAL_TIM_PWM_ConfigChannel+0xe8>)
 800291c:	400b      	ands	r3, r1
 800291e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002920:	6821      	ldr	r1, [r4, #0]
 8002922:	698b      	ldr	r3, [r1, #24]
 8002924:	692a      	ldr	r2, [r5, #16]
 8002926:	0212      	lsls	r2, r2, #8
 8002928:	4313      	orrs	r3, r2
 800292a:	618b      	str	r3, [r1, #24]
    break;
 800292c:	e7e1      	b.n	80028f2 <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800292e:	0029      	movs	r1, r5
 8002930:	6800      	ldr	r0, [r0, #0]
 8002932:	f7ff fd41 	bl	80023b8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002936:	6822      	ldr	r2, [r4, #0]
 8002938:	69d3      	ldr	r3, [r2, #28]
 800293a:	2108      	movs	r1, #8
 800293c:	430b      	orrs	r3, r1
 800293e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002940:	6822      	ldr	r2, [r4, #0]
 8002942:	69d3      	ldr	r3, [r2, #28]
 8002944:	3904      	subs	r1, #4
 8002946:	438b      	bics	r3, r1
 8002948:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800294a:	6822      	ldr	r2, [r4, #0]
 800294c:	69d3      	ldr	r3, [r2, #28]
 800294e:	6929      	ldr	r1, [r5, #16]
 8002950:	430b      	orrs	r3, r1
 8002952:	61d3      	str	r3, [r2, #28]
    break;
 8002954:	e7cd      	b.n	80028f2 <HAL_TIM_PWM_ConfigChannel+0x7e>
  __HAL_LOCK(htim);
 8002956:	2002      	movs	r0, #2
 8002958:	e7d2      	b.n	8002900 <HAL_TIM_PWM_ConfigChannel+0x8c>
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	fffffbff 	.word	0xfffffbff

08002960 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002960:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002962:	2401      	movs	r4, #1
 8002964:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002966:	6a03      	ldr	r3, [r0, #32]
 8002968:	43a3      	bics	r3, r4
 800296a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800296c:	6a03      	ldr	r3, [r0, #32]
 800296e:	408a      	lsls	r2, r1
 8002970:	431a      	orrs	r2, r3
 8002972:	6202      	str	r2, [r0, #32]
}
 8002974:	bd10      	pop	{r4, pc}
	...

08002978 <HAL_TIM_PWM_Start>:
{
 8002978:	b510      	push	{r4, lr}
 800297a:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800297c:	2201      	movs	r2, #1
 800297e:	6800      	ldr	r0, [r0, #0]
 8002980:	f7ff ffee 	bl	8002960 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002984:	6823      	ldr	r3, [r4, #0]
 8002986:	4a0f      	ldr	r2, [pc, #60]	; (80029c4 <HAL_TIM_PWM_Start+0x4c>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d016      	beq.n	80029ba <HAL_TIM_PWM_Start+0x42>
 800298c:	4a0e      	ldr	r2, [pc, #56]	; (80029c8 <HAL_TIM_PWM_Start+0x50>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d015      	beq.n	80029be <HAL_TIM_PWM_Start+0x46>
 8002992:	4a0e      	ldr	r2, [pc, #56]	; (80029cc <HAL_TIM_PWM_Start+0x54>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d00e      	beq.n	80029b6 <HAL_TIM_PWM_Start+0x3e>
 8002998:	2200      	movs	r2, #0
 800299a:	2a00      	cmp	r2, #0
 800299c:	d004      	beq.n	80029a8 <HAL_TIM_PWM_Start+0x30>
    __HAL_TIM_MOE_ENABLE(htim);
 800299e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80029a0:	2280      	movs	r2, #128	; 0x80
 80029a2:	0212      	lsls	r2, r2, #8
 80029a4:	430a      	orrs	r2, r1
 80029a6:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80029a8:	6822      	ldr	r2, [r4, #0]
 80029aa:	6813      	ldr	r3, [r2, #0]
 80029ac:	2101      	movs	r1, #1
 80029ae:	430b      	orrs	r3, r1
 80029b0:	6013      	str	r3, [r2, #0]
}
 80029b2:	2000      	movs	r0, #0
 80029b4:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80029b6:	2201      	movs	r2, #1
 80029b8:	e7ef      	b.n	800299a <HAL_TIM_PWM_Start+0x22>
 80029ba:	2201      	movs	r2, #1
 80029bc:	e7ed      	b.n	800299a <HAL_TIM_PWM_Start+0x22>
 80029be:	2201      	movs	r2, #1
 80029c0:	e7eb      	b.n	800299a <HAL_TIM_PWM_Start+0x22>
 80029c2:	46c0      	nop			; (mov r8, r8)
 80029c4:	40012c00 	.word	0x40012c00
 80029c8:	40014400 	.word	0x40014400
 80029cc:	40014800 	.word	0x40014800

080029d0 <HAL_TIM_PWM_Stop>:
{
 80029d0:	b510      	push	{r4, lr}
 80029d2:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80029d4:	2200      	movs	r2, #0
 80029d6:	6800      	ldr	r0, [r0, #0]
 80029d8:	f7ff ffc2 	bl	8002960 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80029dc:	6823      	ldr	r3, [r4, #0]
 80029de:	4a18      	ldr	r2, [pc, #96]	; (8002a40 <HAL_TIM_PWM_Stop+0x70>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d028      	beq.n	8002a36 <HAL_TIM_PWM_Stop+0x66>
 80029e4:	4a17      	ldr	r2, [pc, #92]	; (8002a44 <HAL_TIM_PWM_Stop+0x74>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d027      	beq.n	8002a3a <HAL_TIM_PWM_Stop+0x6a>
 80029ea:	4a17      	ldr	r2, [pc, #92]	; (8002a48 <HAL_TIM_PWM_Stop+0x78>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d020      	beq.n	8002a32 <HAL_TIM_PWM_Stop+0x62>
 80029f0:	2200      	movs	r2, #0
 80029f2:	2a00      	cmp	r2, #0
 80029f4:	d00b      	beq.n	8002a0e <HAL_TIM_PWM_Stop+0x3e>
    __HAL_TIM_MOE_DISABLE(htim);
 80029f6:	6a19      	ldr	r1, [r3, #32]
 80029f8:	4a14      	ldr	r2, [pc, #80]	; (8002a4c <HAL_TIM_PWM_Stop+0x7c>)
 80029fa:	4211      	tst	r1, r2
 80029fc:	d107      	bne.n	8002a0e <HAL_TIM_PWM_Stop+0x3e>
 80029fe:	6a19      	ldr	r1, [r3, #32]
 8002a00:	4a13      	ldr	r2, [pc, #76]	; (8002a50 <HAL_TIM_PWM_Stop+0x80>)
 8002a02:	4211      	tst	r1, r2
 8002a04:	d103      	bne.n	8002a0e <HAL_TIM_PWM_Stop+0x3e>
 8002a06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a08:	4912      	ldr	r1, [pc, #72]	; (8002a54 <HAL_TIM_PWM_Stop+0x84>)
 8002a0a:	400a      	ands	r2, r1
 8002a0c:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8002a0e:	6823      	ldr	r3, [r4, #0]
 8002a10:	6a19      	ldr	r1, [r3, #32]
 8002a12:	4a0e      	ldr	r2, [pc, #56]	; (8002a4c <HAL_TIM_PWM_Stop+0x7c>)
 8002a14:	4211      	tst	r1, r2
 8002a16:	d107      	bne.n	8002a28 <HAL_TIM_PWM_Stop+0x58>
 8002a18:	6a19      	ldr	r1, [r3, #32]
 8002a1a:	4a0d      	ldr	r2, [pc, #52]	; (8002a50 <HAL_TIM_PWM_Stop+0x80>)
 8002a1c:	4211      	tst	r1, r2
 8002a1e:	d103      	bne.n	8002a28 <HAL_TIM_PWM_Stop+0x58>
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	2101      	movs	r1, #1
 8002a24:	438a      	bics	r2, r1
 8002a26:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002a28:	2201      	movs	r2, #1
 8002a2a:	233d      	movs	r3, #61	; 0x3d
 8002a2c:	54e2      	strb	r2, [r4, r3]
}
 8002a2e:	2000      	movs	r0, #0
 8002a30:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a32:	2201      	movs	r2, #1
 8002a34:	e7dd      	b.n	80029f2 <HAL_TIM_PWM_Stop+0x22>
 8002a36:	2201      	movs	r2, #1
 8002a38:	e7db      	b.n	80029f2 <HAL_TIM_PWM_Stop+0x22>
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	e7d9      	b.n	80029f2 <HAL_TIM_PWM_Stop+0x22>
 8002a3e:	46c0      	nop			; (mov r8, r8)
 8002a40:	40012c00 	.word	0x40012c00
 8002a44:	40014400 	.word	0x40014400
 8002a48:	40014800 	.word	0x40014800
 8002a4c:	00001111 	.word	0x00001111
 8002a50:	00000444 	.word	0x00000444
 8002a54:	ffff7fff 	.word	0xffff7fff

08002a58 <HAL_TIM_PWM_Start_IT>:
{
 8002a58:	b510      	push	{r4, lr}
 8002a5a:	0004      	movs	r4, r0
  switch (Channel)
 8002a5c:	2904      	cmp	r1, #4
 8002a5e:	d02e      	beq.n	8002abe <HAL_TIM_PWM_Start_IT+0x66>
 8002a60:	d909      	bls.n	8002a76 <HAL_TIM_PWM_Start_IT+0x1e>
 8002a62:	2908      	cmp	r1, #8
 8002a64:	d031      	beq.n	8002aca <HAL_TIM_PWM_Start_IT+0x72>
 8002a66:	290c      	cmp	r1, #12
 8002a68:	d10c      	bne.n	8002a84 <HAL_TIM_PWM_Start_IT+0x2c>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002a6a:	6802      	ldr	r2, [r0, #0]
 8002a6c:	68d3      	ldr	r3, [r2, #12]
 8002a6e:	2010      	movs	r0, #16
 8002a70:	4303      	orrs	r3, r0
 8002a72:	60d3      	str	r3, [r2, #12]
    break;
 8002a74:	e006      	b.n	8002a84 <HAL_TIM_PWM_Start_IT+0x2c>
  switch (Channel)
 8002a76:	2900      	cmp	r1, #0
 8002a78:	d104      	bne.n	8002a84 <HAL_TIM_PWM_Start_IT+0x2c>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002a7a:	6802      	ldr	r2, [r0, #0]
 8002a7c:	68d3      	ldr	r3, [r2, #12]
 8002a7e:	2002      	movs	r0, #2
 8002a80:	4303      	orrs	r3, r0
 8002a82:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a84:	2201      	movs	r2, #1
 8002a86:	6820      	ldr	r0, [r4, #0]
 8002a88:	f7ff ff6a 	bl	8002960 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a8c:	6823      	ldr	r3, [r4, #0]
 8002a8e:	4a15      	ldr	r2, [pc, #84]	; (8002ae4 <HAL_TIM_PWM_Start_IT+0x8c>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d022      	beq.n	8002ada <HAL_TIM_PWM_Start_IT+0x82>
 8002a94:	4a14      	ldr	r2, [pc, #80]	; (8002ae8 <HAL_TIM_PWM_Start_IT+0x90>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d021      	beq.n	8002ade <HAL_TIM_PWM_Start_IT+0x86>
 8002a9a:	4a14      	ldr	r2, [pc, #80]	; (8002aec <HAL_TIM_PWM_Start_IT+0x94>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d01a      	beq.n	8002ad6 <HAL_TIM_PWM_Start_IT+0x7e>
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	2a00      	cmp	r2, #0
 8002aa4:	d004      	beq.n	8002ab0 <HAL_TIM_PWM_Start_IT+0x58>
    __HAL_TIM_MOE_ENABLE(htim);
 8002aa6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002aa8:	2280      	movs	r2, #128	; 0x80
 8002aaa:	0212      	lsls	r2, r2, #8
 8002aac:	430a      	orrs	r2, r1
 8002aae:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002ab0:	6822      	ldr	r2, [r4, #0]
 8002ab2:	6813      	ldr	r3, [r2, #0]
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	430b      	orrs	r3, r1
 8002ab8:	6013      	str	r3, [r2, #0]
}
 8002aba:	2000      	movs	r0, #0
 8002abc:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002abe:	6802      	ldr	r2, [r0, #0]
 8002ac0:	68d3      	ldr	r3, [r2, #12]
 8002ac2:	2004      	movs	r0, #4
 8002ac4:	4303      	orrs	r3, r0
 8002ac6:	60d3      	str	r3, [r2, #12]
    break;
 8002ac8:	e7dc      	b.n	8002a84 <HAL_TIM_PWM_Start_IT+0x2c>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002aca:	6802      	ldr	r2, [r0, #0]
 8002acc:	68d3      	ldr	r3, [r2, #12]
 8002ace:	2008      	movs	r0, #8
 8002ad0:	4303      	orrs	r3, r0
 8002ad2:	60d3      	str	r3, [r2, #12]
    break;
 8002ad4:	e7d6      	b.n	8002a84 <HAL_TIM_PWM_Start_IT+0x2c>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	e7e3      	b.n	8002aa2 <HAL_TIM_PWM_Start_IT+0x4a>
 8002ada:	2201      	movs	r2, #1
 8002adc:	e7e1      	b.n	8002aa2 <HAL_TIM_PWM_Start_IT+0x4a>
 8002ade:	2201      	movs	r2, #1
 8002ae0:	e7df      	b.n	8002aa2 <HAL_TIM_PWM_Start_IT+0x4a>
 8002ae2:	46c0      	nop			; (mov r8, r8)
 8002ae4:	40012c00 	.word	0x40012c00
 8002ae8:	40014400 	.word	0x40014400
 8002aec:	40014800 	.word	0x40014800

08002af0 <HAL_TIM_PWM_Stop_IT>:
{
 8002af0:	b510      	push	{r4, lr}
 8002af2:	0004      	movs	r4, r0
  switch (Channel)
 8002af4:	2904      	cmp	r1, #4
 8002af6:	d03d      	beq.n	8002b74 <HAL_TIM_PWM_Stop_IT+0x84>
 8002af8:	d909      	bls.n	8002b0e <HAL_TIM_PWM_Stop_IT+0x1e>
 8002afa:	2908      	cmp	r1, #8
 8002afc:	d040      	beq.n	8002b80 <HAL_TIM_PWM_Stop_IT+0x90>
 8002afe:	290c      	cmp	r1, #12
 8002b00:	d10c      	bne.n	8002b1c <HAL_TIM_PWM_Stop_IT+0x2c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8002b02:	6802      	ldr	r2, [r0, #0]
 8002b04:	68d3      	ldr	r3, [r2, #12]
 8002b06:	2010      	movs	r0, #16
 8002b08:	4383      	bics	r3, r0
 8002b0a:	60d3      	str	r3, [r2, #12]
    break;
 8002b0c:	e006      	b.n	8002b1c <HAL_TIM_PWM_Stop_IT+0x2c>
  switch (Channel)
 8002b0e:	2900      	cmp	r1, #0
 8002b10:	d104      	bne.n	8002b1c <HAL_TIM_PWM_Stop_IT+0x2c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8002b12:	6802      	ldr	r2, [r0, #0]
 8002b14:	68d3      	ldr	r3, [r2, #12]
 8002b16:	2002      	movs	r0, #2
 8002b18:	4383      	bics	r3, r0
 8002b1a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	6820      	ldr	r0, [r4, #0]
 8002b20:	f7ff ff1e 	bl	8002960 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b24:	6823      	ldr	r3, [r4, #0]
 8002b26:	4a1c      	ldr	r2, [pc, #112]	; (8002b98 <HAL_TIM_PWM_Stop_IT+0xa8>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d031      	beq.n	8002b90 <HAL_TIM_PWM_Stop_IT+0xa0>
 8002b2c:	4a1b      	ldr	r2, [pc, #108]	; (8002b9c <HAL_TIM_PWM_Stop_IT+0xac>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d030      	beq.n	8002b94 <HAL_TIM_PWM_Stop_IT+0xa4>
 8002b32:	4a1b      	ldr	r2, [pc, #108]	; (8002ba0 <HAL_TIM_PWM_Stop_IT+0xb0>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d029      	beq.n	8002b8c <HAL_TIM_PWM_Stop_IT+0x9c>
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2a00      	cmp	r2, #0
 8002b3c:	d00b      	beq.n	8002b56 <HAL_TIM_PWM_Stop_IT+0x66>
    __HAL_TIM_MOE_DISABLE(htim);
 8002b3e:	6a19      	ldr	r1, [r3, #32]
 8002b40:	4a18      	ldr	r2, [pc, #96]	; (8002ba4 <HAL_TIM_PWM_Stop_IT+0xb4>)
 8002b42:	4211      	tst	r1, r2
 8002b44:	d107      	bne.n	8002b56 <HAL_TIM_PWM_Stop_IT+0x66>
 8002b46:	6a19      	ldr	r1, [r3, #32]
 8002b48:	4a17      	ldr	r2, [pc, #92]	; (8002ba8 <HAL_TIM_PWM_Stop_IT+0xb8>)
 8002b4a:	4211      	tst	r1, r2
 8002b4c:	d103      	bne.n	8002b56 <HAL_TIM_PWM_Stop_IT+0x66>
 8002b4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b50:	4916      	ldr	r1, [pc, #88]	; (8002bac <HAL_TIM_PWM_Stop_IT+0xbc>)
 8002b52:	400a      	ands	r2, r1
 8002b54:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8002b56:	6823      	ldr	r3, [r4, #0]
 8002b58:	6a19      	ldr	r1, [r3, #32]
 8002b5a:	4a12      	ldr	r2, [pc, #72]	; (8002ba4 <HAL_TIM_PWM_Stop_IT+0xb4>)
 8002b5c:	4211      	tst	r1, r2
 8002b5e:	d107      	bne.n	8002b70 <HAL_TIM_PWM_Stop_IT+0x80>
 8002b60:	6a19      	ldr	r1, [r3, #32]
 8002b62:	4a11      	ldr	r2, [pc, #68]	; (8002ba8 <HAL_TIM_PWM_Stop_IT+0xb8>)
 8002b64:	4211      	tst	r1, r2
 8002b66:	d103      	bne.n	8002b70 <HAL_TIM_PWM_Stop_IT+0x80>
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	2101      	movs	r1, #1
 8002b6c:	438a      	bics	r2, r1
 8002b6e:	601a      	str	r2, [r3, #0]
}
 8002b70:	2000      	movs	r0, #0
 8002b72:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8002b74:	6802      	ldr	r2, [r0, #0]
 8002b76:	68d3      	ldr	r3, [r2, #12]
 8002b78:	2004      	movs	r0, #4
 8002b7a:	4383      	bics	r3, r0
 8002b7c:	60d3      	str	r3, [r2, #12]
    break;
 8002b7e:	e7cd      	b.n	8002b1c <HAL_TIM_PWM_Stop_IT+0x2c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8002b80:	6802      	ldr	r2, [r0, #0]
 8002b82:	68d3      	ldr	r3, [r2, #12]
 8002b84:	2008      	movs	r0, #8
 8002b86:	4383      	bics	r3, r0
 8002b88:	60d3      	str	r3, [r2, #12]
    break;
 8002b8a:	e7c7      	b.n	8002b1c <HAL_TIM_PWM_Stop_IT+0x2c>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	e7d4      	b.n	8002b3a <HAL_TIM_PWM_Stop_IT+0x4a>
 8002b90:	2201      	movs	r2, #1
 8002b92:	e7d2      	b.n	8002b3a <HAL_TIM_PWM_Stop_IT+0x4a>
 8002b94:	2201      	movs	r2, #1
 8002b96:	e7d0      	b.n	8002b3a <HAL_TIM_PWM_Stop_IT+0x4a>
 8002b98:	40012c00 	.word	0x40012c00
 8002b9c:	40014400 	.word	0x40014400
 8002ba0:	40014800 	.word	0x40014800
 8002ba4:	00001111 	.word	0x00001111
 8002ba8:	00000444 	.word	0x00000444
 8002bac:	ffff7fff 	.word	0xffff7fff

08002bb0 <HAL_TIM_OnePulse_Start_IT>:
{
 8002bb0:	b510      	push	{r4, lr}
 8002bb2:	0004      	movs	r4, r0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002bb4:	6802      	ldr	r2, [r0, #0]
 8002bb6:	68d3      	ldr	r3, [r2, #12]
 8002bb8:	2102      	movs	r1, #2
 8002bba:	430b      	orrs	r3, r1
 8002bbc:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002bbe:	6802      	ldr	r2, [r0, #0]
 8002bc0:	68d3      	ldr	r3, [r2, #12]
 8002bc2:	3102      	adds	r1, #2
 8002bc4:	430b      	orrs	r3, r1
 8002bc6:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002bc8:	2201      	movs	r2, #1
 8002bca:	2100      	movs	r1, #0
 8002bcc:	6800      	ldr	r0, [r0, #0]
 8002bce:	f7ff fec7 	bl	8002960 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	2104      	movs	r1, #4
 8002bd6:	6820      	ldr	r0, [r4, #0]
 8002bd8:	f7ff fec2 	bl	8002960 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002bdc:	6823      	ldr	r3, [r4, #0]
 8002bde:	4a0c      	ldr	r2, [pc, #48]	; (8002c10 <HAL_TIM_OnePulse_Start_IT+0x60>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d011      	beq.n	8002c08 <HAL_TIM_OnePulse_Start_IT+0x58>
 8002be4:	4a0b      	ldr	r2, [pc, #44]	; (8002c14 <HAL_TIM_OnePulse_Start_IT+0x64>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d010      	beq.n	8002c0c <HAL_TIM_OnePulse_Start_IT+0x5c>
 8002bea:	4a0b      	ldr	r2, [pc, #44]	; (8002c18 <HAL_TIM_OnePulse_Start_IT+0x68>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d009      	beq.n	8002c04 <HAL_TIM_OnePulse_Start_IT+0x54>
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	2a00      	cmp	r2, #0
 8002bf4:	d004      	beq.n	8002c00 <HAL_TIM_OnePulse_Start_IT+0x50>
    __HAL_TIM_MOE_ENABLE(htim);
 8002bf6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002bf8:	2280      	movs	r2, #128	; 0x80
 8002bfa:	0212      	lsls	r2, r2, #8
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	645a      	str	r2, [r3, #68]	; 0x44
}
 8002c00:	2000      	movs	r0, #0
 8002c02:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c04:	2201      	movs	r2, #1
 8002c06:	e7f4      	b.n	8002bf2 <HAL_TIM_OnePulse_Start_IT+0x42>
 8002c08:	2201      	movs	r2, #1
 8002c0a:	e7f2      	b.n	8002bf2 <HAL_TIM_OnePulse_Start_IT+0x42>
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	e7f0      	b.n	8002bf2 <HAL_TIM_OnePulse_Start_IT+0x42>
 8002c10:	40012c00 	.word	0x40012c00
 8002c14:	40014400 	.word	0x40014400
 8002c18:	40014800 	.word	0x40014800

08002c1c <HAL_TIM_Encoder_Start_IT>:
{
 8002c1c:	b510      	push	{r4, lr}
 8002c1e:	0004      	movs	r4, r0
  switch (Channel)
 8002c20:	2900      	cmp	r1, #0
 8002c22:	d016      	beq.n	8002c52 <HAL_TIM_Encoder_Start_IT+0x36>
 8002c24:	2904      	cmp	r1, #4
 8002c26:	d025      	beq.n	8002c74 <HAL_TIM_Encoder_Start_IT+0x58>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002c28:	2201      	movs	r2, #1
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	6800      	ldr	r0, [r0, #0]
 8002c2e:	f7ff fe97 	bl	8002960 <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002c32:	2201      	movs	r2, #1
 8002c34:	2104      	movs	r1, #4
 8002c36:	6820      	ldr	r0, [r4, #0]
 8002c38:	f7ff fe92 	bl	8002960 <TIM_CCxChannelCmd>
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002c3c:	6822      	ldr	r2, [r4, #0]
 8002c3e:	68d3      	ldr	r3, [r2, #12]
 8002c40:	2102      	movs	r1, #2
 8002c42:	430b      	orrs	r3, r1
 8002c44:	60d3      	str	r3, [r2, #12]
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002c46:	6822      	ldr	r2, [r4, #0]
 8002c48:	68d3      	ldr	r3, [r2, #12]
 8002c4a:	3102      	adds	r1, #2
 8002c4c:	430b      	orrs	r3, r1
 8002c4e:	60d3      	str	r3, [r2, #12]
     break;
 8002c50:	e009      	b.n	8002c66 <HAL_TIM_Encoder_Start_IT+0x4a>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002c52:	2201      	movs	r2, #1
 8002c54:	2100      	movs	r1, #0
 8002c56:	6800      	ldr	r0, [r0, #0]
 8002c58:	f7ff fe82 	bl	8002960 <TIM_CCxChannelCmd>
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002c5c:	6822      	ldr	r2, [r4, #0]
 8002c5e:	68d3      	ldr	r3, [r2, #12]
 8002c60:	2102      	movs	r1, #2
 8002c62:	430b      	orrs	r3, r1
 8002c64:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8002c66:	6822      	ldr	r2, [r4, #0]
 8002c68:	6813      	ldr	r3, [r2, #0]
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	430b      	orrs	r3, r1
 8002c6e:	6013      	str	r3, [r2, #0]
}
 8002c70:	2000      	movs	r0, #0
 8002c72:	bd10      	pop	{r4, pc}
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002c74:	2201      	movs	r2, #1
 8002c76:	2104      	movs	r1, #4
 8002c78:	6800      	ldr	r0, [r0, #0]
 8002c7a:	f7ff fe71 	bl	8002960 <TIM_CCxChannelCmd>
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002c7e:	6822      	ldr	r2, [r4, #0]
 8002c80:	68d3      	ldr	r3, [r2, #12]
 8002c82:	2104      	movs	r1, #4
 8002c84:	430b      	orrs	r3, r1
 8002c86:	60d3      	str	r3, [r2, #12]
      break;
 8002c88:	e7ed      	b.n	8002c66 <HAL_TIM_Encoder_Start_IT+0x4a>

08002c8a <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002c8a:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002c8c:	233c      	movs	r3, #60	; 0x3c
 8002c8e:	5cc3      	ldrb	r3, [r0, r3]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d01e      	beq.n	8002cd2 <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8002c94:	223c      	movs	r2, #60	; 0x3c
 8002c96:	2501      	movs	r5, #1
 8002c98:	5485      	strb	r5, [r0, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002c9a:	243d      	movs	r4, #61	; 0x3d
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	5503      	strb	r3, [r0, r4]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002ca0:	6806      	ldr	r6, [r0, #0]
 8002ca2:	6873      	ldr	r3, [r6, #4]
 8002ca4:	2770      	movs	r7, #112	; 0x70
 8002ca6:	43bb      	bics	r3, r7
 8002ca8:	6073      	str	r3, [r6, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002caa:	6806      	ldr	r6, [r0, #0]
 8002cac:	6873      	ldr	r3, [r6, #4]
 8002cae:	680f      	ldr	r7, [r1, #0]
 8002cb0:	433b      	orrs	r3, r7
 8002cb2:	6073      	str	r3, [r6, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002cb4:	6806      	ldr	r6, [r0, #0]
 8002cb6:	68b3      	ldr	r3, [r6, #8]
 8002cb8:	2780      	movs	r7, #128	; 0x80
 8002cba:	43bb      	bics	r3, r7
 8002cbc:	60b3      	str	r3, [r6, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002cbe:	6806      	ldr	r6, [r0, #0]
 8002cc0:	68b3      	ldr	r3, [r6, #8]
 8002cc2:	6849      	ldr	r1, [r1, #4]
 8002cc4:	430b      	orrs	r3, r1
 8002cc6:	60b3      	str	r3, [r6, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002cc8:	5505      	strb	r5, [r0, r4]

  __HAL_UNLOCK(htim);
 8002cca:	2300      	movs	r3, #0
 8002ccc:	5483      	strb	r3, [r0, r2]

  return HAL_OK;
 8002cce:	2000      	movs	r0, #0
}
 8002cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8002cd2:	2002      	movs	r0, #2
 8002cd4:	e7fc      	b.n	8002cd0 <HAL_TIMEx_MasterConfigSynchronization+0x46>
	...

08002cd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002cd8:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cda:	233c      	movs	r3, #60	; 0x3c
 8002cdc:	5cc3      	ldrb	r3, [r0, r3]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d028      	beq.n	8002d34 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
 8002ce2:	223c      	movs	r2, #60	; 0x3c
 8002ce4:	2501      	movs	r5, #1
 8002ce6:	5485      	strb	r5, [r0, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002ce8:	243d      	movs	r4, #61	; 0x3d
 8002cea:	2302      	movs	r3, #2
 8002cec:	5503      	strb	r3, [r0, r4]
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002cee:	4b12      	ldr	r3, [pc, #72]	; (8002d38 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8002cf0:	68ce      	ldr	r6, [r1, #12]
 8002cf2:	4033      	ands	r3, r6
 8002cf4:	688e      	ldr	r6, [r1, #8]
 8002cf6:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002cf8:	4e10      	ldr	r6, [pc, #64]	; (8002d3c <HAL_TIMEx_ConfigBreakDeadTime+0x64>)
 8002cfa:	4033      	ands	r3, r6
 8002cfc:	684e      	ldr	r6, [r1, #4]
 8002cfe:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002d00:	4e0f      	ldr	r6, [pc, #60]	; (8002d40 <HAL_TIMEx_ConfigBreakDeadTime+0x68>)
 8002d02:	4033      	ands	r3, r6
 8002d04:	680e      	ldr	r6, [r1, #0]
 8002d06:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002d08:	4e0e      	ldr	r6, [pc, #56]	; (8002d44 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>)
 8002d0a:	4033      	ands	r3, r6
 8002d0c:	690e      	ldr	r6, [r1, #16]
 8002d0e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002d10:	4e0d      	ldr	r6, [pc, #52]	; (8002d48 <HAL_TIMEx_ConfigBreakDeadTime+0x70>)
 8002d12:	4033      	ands	r3, r6
 8002d14:	694e      	ldr	r6, [r1, #20]
 8002d16:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002d18:	4e0c      	ldr	r6, [pc, #48]	; (8002d4c <HAL_TIMEx_ConfigBreakDeadTime+0x74>)
 8002d1a:	4033      	ands	r3, r6
 8002d1c:	6989      	ldr	r1, [r1, #24]
 8002d1e:	430b      	orrs	r3, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002d20:	4e0b      	ldr	r6, [pc, #44]	; (8002d50 <HAL_TIMEx_ConfigBreakDeadTime+0x78>)
 8002d22:	4033      	ands	r3, r6
 8002d24:	430b      	orrs	r3, r1
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002d26:	6801      	ldr	r1, [r0, #0]
 8002d28:	644b      	str	r3, [r1, #68]	; 0x44
  
  htim->State = HAL_TIM_STATE_READY;
 8002d2a:	5505      	strb	r5, [r0, r4]

  __HAL_UNLOCK(htim);
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	5483      	strb	r3, [r0, r2]

  return HAL_OK;
 8002d30:	2000      	movs	r0, #0
}
 8002d32:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 8002d34:	2002      	movs	r0, #2
 8002d36:	e7fc      	b.n	8002d32 <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8002d38:	fffffcff 	.word	0xfffffcff
 8002d3c:	fffffbff 	.word	0xfffffbff
 8002d40:	fffff7ff 	.word	0xfffff7ff
 8002d44:	ffffefff 	.word	0xffffefff
 8002d48:	ffffdfff 	.word	0xffffdfff
 8002d4c:	ffffbfff 	.word	0xffffbfff
 8002d50:	ffff7fff 	.word	0xffff7fff

08002d54 <HAL_TIMEx_CommutationCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8002d54:	4770      	bx	lr

08002d56 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d56:	4770      	bx	lr

08002d58 <TimePointCompare>:
#ifndef RTCFUNC_C_
#define RTCFUNC_C_

#include "RTCfunc.h"

uint16_t TimePointCompare(RTC_TimePointTypeDef *point0, RTC_TimePointTypeDef *point1){
 8002d58:	b510      	push	{r4, lr}
	int16_t temp=0;
	if (point0->sDate.Date == point1->sDate.Date){
 8002d5a:	7d82      	ldrb	r2, [r0, #22]
 8002d5c:	7d8b      	ldrb	r3, [r1, #22]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d014      	beq.n	8002d8c <TimePointCompare+0x34>
		temp = ((((point1->sTime.Hours - point0->sTime.Hours)*60 \
				+(point1->sTime.Minutes - point0->sTime.Minutes))*60 \
						+(point1->sTime.Seconds - point0->sTime.Seconds)));
	} else{
		temp= ((((24 + point1->sTime.Hours - point0->sTime.Hours)*60				//min
 8002d62:	780b      	ldrb	r3, [r1, #0]
 8002d64:	3318      	adds	r3, #24
 8002d66:	7802      	ldrb	r2, [r0, #0]
 8002d68:	1a9b      	subs	r3, r3, r2
 8002d6a:	011a      	lsls	r2, r3, #4
 8002d6c:	1ad2      	subs	r2, r2, r3
 8002d6e:	0093      	lsls	r3, r2, #2
					+(point1->sTime.Minutes - point0->sTime.Minutes))*60			//sec
 8002d70:	784a      	ldrb	r2, [r1, #1]
 8002d72:	7844      	ldrb	r4, [r0, #1]
 8002d74:	1b12      	subs	r2, r2, r4
 8002d76:	189a      	adds	r2, r3, r2
							+(point1->sTime.Seconds - point0->sTime.Seconds)));		//sec
 8002d78:	788b      	ldrb	r3, [r1, #2]
 8002d7a:	7880      	ldrb	r0, [r0, #2]
 8002d7c:	1a18      	subs	r0, r3, r0
 8002d7e:	b280      	uxth	r0, r0
 8002d80:	233c      	movs	r3, #60	; 0x3c
 8002d82:	4353      	muls	r3, r2
 8002d84:	18c0      	adds	r0, r0, r3
		temp= ((((24 + point1->sTime.Hours - point0->sTime.Hours)*60				//min
 8002d86:	b200      	sxth	r0, r0
	}
	if(temp <0){
		//error???
	}
	return temp;
 8002d88:	b280      	uxth	r0, r0
}
 8002d8a:	bd10      	pop	{r4, pc}
		temp = ((((point1->sTime.Hours - point0->sTime.Hours)*60 \
 8002d8c:	780a      	ldrb	r2, [r1, #0]
 8002d8e:	7803      	ldrb	r3, [r0, #0]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	011a      	lsls	r2, r3, #4
 8002d94:	1ad2      	subs	r2, r2, r3
 8002d96:	0093      	lsls	r3, r2, #2
				+(point1->sTime.Minutes - point0->sTime.Minutes))*60 \
 8002d98:	784a      	ldrb	r2, [r1, #1]
 8002d9a:	7844      	ldrb	r4, [r0, #1]
 8002d9c:	1b12      	subs	r2, r2, r4
 8002d9e:	189a      	adds	r2, r3, r2
						+(point1->sTime.Seconds - point0->sTime.Seconds)));
 8002da0:	788b      	ldrb	r3, [r1, #2]
 8002da2:	7880      	ldrb	r0, [r0, #2]
 8002da4:	1a18      	subs	r0, r3, r0
 8002da6:	b280      	uxth	r0, r0
 8002da8:	233c      	movs	r3, #60	; 0x3c
 8002daa:	4353      	muls	r3, r2
 8002dac:	18c0      	adds	r0, r0, r3
		temp = ((((point1->sTime.Hours - point0->sTime.Hours)*60 \
 8002dae:	b200      	sxth	r0, r0
 8002db0:	e7ea      	b.n	8002d88 <TimePointCompare+0x30>

08002db2 <encoder>:
 *      Author: Z13
 */

#include "encoder.h"

uint16_t encoder(EncoderTypeDef *encoder){
 8002db2:	b510      	push	{r4, lr}
    if (encoder->Previous_Values != encoder->htim->Instance->CNT){
 8002db4:	2200      	movs	r2, #0
 8002db6:	5e83      	ldrsh	r3, [r0, r2]
 8002db8:	6882      	ldr	r2, [r0, #8]
 8002dba:	6811      	ldr	r1, [r2, #0]
 8002dbc:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002dbe:	42a3      	cmp	r3, r4
 8002dc0:	d019      	beq.n	8002df6 <encoder+0x44>
      encoder->Difference = encoder->Previous_Values - encoder->htim->Instance->CNT;            //encoder_difference
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8002dc6:	1a5b      	subs	r3, r3, r1
 8002dc8:	b21b      	sxth	r3, r3
 8002dca:	8043      	strh	r3, [r0, #2]
      encoder->Previous_Values = encoder->htim->Instance->CNT;
 8002dcc:	6811      	ldr	r1, [r2, #0]
 8002dce:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8002dd0:	8001      	strh	r1, [r0, #0]

      if(encoder->Difference == encoder->htim->Init.Period)               //processing, cyclic shift of the timer
 8002dd2:	68d1      	ldr	r1, [r2, #12]
 8002dd4:	428b      	cmp	r3, r1
 8002dd6:	d007      	beq.n	8002de8 <encoder+0x36>
    	  encoder->Difference =-2;
      if(encoder->Difference == -(encoder->htim->Init.Period) )
 8002dd8:	2302      	movs	r3, #2
 8002dda:	5ec1      	ldrsh	r1, [r0, r3]
 8002ddc:	68d3      	ldr	r3, [r2, #12]
 8002dde:	425b      	negs	r3, r3
 8002de0:	4299      	cmp	r1, r3
 8002de2:	d005      	beq.n	8002df0 <encoder+0x3e>
    	  encoder->Difference = 2;
    }else encoder->Difference = 0;
    return encoder->Difference;
 8002de4:	8840      	ldrh	r0, [r0, #2]
}
 8002de6:	bd10      	pop	{r4, pc}
    	  encoder->Difference =-2;
 8002de8:	2302      	movs	r3, #2
 8002dea:	425b      	negs	r3, r3
 8002dec:	8043      	strh	r3, [r0, #2]
 8002dee:	e7f3      	b.n	8002dd8 <encoder+0x26>
    	  encoder->Difference = 2;
 8002df0:	2302      	movs	r3, #2
 8002df2:	8043      	strh	r3, [r0, #2]
 8002df4:	e7f6      	b.n	8002de4 <encoder+0x32>
    }else encoder->Difference = 0;
 8002df6:	2300      	movs	r3, #0
 8002df8:	8043      	strh	r3, [r0, #2]
 8002dfa:	e7f3      	b.n	8002de4 <encoder+0x32>

08002dfc <EncoderButton_Handler>:


void EncoderButton_Handler(EncoderTypeDef *encoder, RTC_HandleTypeDef *hrtc)
{
 8002dfc:	b570      	push	{r4, r5, r6, lr}
 8002dfe:	0004      	movs	r4, r0
 8002e00:	000d      	movs	r5, r1
	if(encoder->ButtonIsPressed)
 8002e02:	7903      	ldrb	r3, [r0, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d019      	beq.n	8002e3c <EncoderButton_Handler+0x40>
	{
		HAL_RTC_GetTime(hrtc, &encoder->TPoint[1].sTime, RTC_FORMAT_BCD);
 8002e08:	0006      	movs	r6, r0
 8002e0a:	3624      	adds	r6, #36	; 0x24
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	0031      	movs	r1, r6
 8002e10:	0028      	movs	r0, r5
 8002e12:	f7ff f81d 	bl	8001e50 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(hrtc, &encoder->TPoint[1].sDate, RTC_FORMAT_BCD);
 8002e16:	0021      	movs	r1, r4
 8002e18:	3138      	adds	r1, #56	; 0x38
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	0028      	movs	r0, r5
 8002e1e:	f7ff f843 	bl	8001ea8 <HAL_RTC_GetDate>
		encoder->ButtonIsPressed = 0;
 8002e22:	2300      	movs	r3, #0
 8002e24:	7123      	strb	r3, [r4, #4]

		if (TimePointCompare(&encoder->TPoint[0], &encoder->TPoint[1]) >= encoder->HoldButtonTime){
 8002e26:	0020      	movs	r0, r4
 8002e28:	300c      	adds	r0, #12
 8002e2a:	0031      	movs	r1, r6
 8002e2c:	f7ff ff94 	bl	8002d58 <TimePointCompare>
 8002e30:	7963      	ldrb	r3, [r4, #5]
 8002e32:	4298      	cmp	r0, r3
 8002e34:	d310      	bcc.n	8002e58 <EncoderButton_Handler+0x5c>
			encoder->HoldButtonDetect = 1;
 8002e36:	2301      	movs	r3, #1
 8002e38:	71a3      	strb	r3, [r4, #6]
 8002e3a:	e00d      	b.n	8002e58 <EncoderButton_Handler+0x5c>
		}
	}
	else
	{
		HAL_RTC_GetTime(hrtc, &encoder->TPoint[0].sTime, RTC_FORMAT_BCD);
 8002e3c:	0001      	movs	r1, r0
 8002e3e:	310c      	adds	r1, #12
 8002e40:	2201      	movs	r2, #1
 8002e42:	0028      	movs	r0, r5
 8002e44:	f7ff f804 	bl	8001e50 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(hrtc, &encoder->TPoint[0].sDate, RTC_FORMAT_BCD);
 8002e48:	0021      	movs	r1, r4
 8002e4a:	3120      	adds	r1, #32
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	0028      	movs	r0, r5
 8002e50:	f7ff f82a 	bl	8001ea8 <HAL_RTC_GetDate>
		encoder->ButtonIsPressed = 1;
 8002e54:	2301      	movs	r3, #1
 8002e56:	7123      	strb	r3, [r4, #4]
//	EncoderButtonPushed = 1;
/*	if(SpecMod){
		SpecMod++;

	}*/
}
 8002e58:	bd70      	pop	{r4, r5, r6, pc}
	...

08002e5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e5e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e60:	2214      	movs	r2, #20
 8002e62:	2100      	movs	r1, #0
 8002e64:	a803      	add	r0, sp, #12
 8002e66:	f002 fe41 	bl	8005aec <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e6a:	4b34      	ldr	r3, [pc, #208]	; (8002f3c <MX_GPIO_Init+0xe0>)
 8002e6c:	6959      	ldr	r1, [r3, #20]
 8002e6e:	2080      	movs	r0, #128	; 0x80
 8002e70:	03c0      	lsls	r0, r0, #15
 8002e72:	4301      	orrs	r1, r0
 8002e74:	6159      	str	r1, [r3, #20]
 8002e76:	695a      	ldr	r2, [r3, #20]
 8002e78:	4002      	ands	r2, r0
 8002e7a:	9200      	str	r2, [sp, #0]
 8002e7c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e7e:	6959      	ldr	r1, [r3, #20]
 8002e80:	2080      	movs	r0, #128	; 0x80
 8002e82:	0280      	lsls	r0, r0, #10
 8002e84:	4301      	orrs	r1, r0
 8002e86:	6159      	str	r1, [r3, #20]
 8002e88:	695a      	ldr	r2, [r3, #20]
 8002e8a:	4002      	ands	r2, r0
 8002e8c:	9201      	str	r2, [sp, #4]
 8002e8e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e90:	695a      	ldr	r2, [r3, #20]
 8002e92:	2180      	movs	r1, #128	; 0x80
 8002e94:	02c9      	lsls	r1, r1, #11
 8002e96:	430a      	orrs	r2, r1
 8002e98:	615a      	str	r2, [r3, #20]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	400b      	ands	r3, r1
 8002e9e:	9302      	str	r3, [sp, #8]
 8002ea0:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8002ea2:	2590      	movs	r5, #144	; 0x90
 8002ea4:	05ed      	lsls	r5, r5, #23
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	2104      	movs	r1, #4
 8002eaa:	0028      	movs	r0, r5
 8002eac:	f7fe fa8b 	bl	80013c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8002eb0:	4f23      	ldr	r7, [pc, #140]	; (8002f40 <MX_GPIO_Init+0xe4>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	21c0      	movs	r1, #192	; 0xc0
 8002eb6:	0038      	movs	r0, r7
 8002eb8:	f7fe fa85 	bl	80013c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA3 PA5 PA11 
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_11 
 8002ebc:	4b21      	ldr	r3, [pc, #132]	; (8002f44 <MX_GPIO_Init+0xe8>)
 8002ebe:	9303      	str	r3, [sp, #12]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ec0:	4e21      	ldr	r6, [pc, #132]	; (8002f48 <MX_GPIO_Init+0xec>)
 8002ec2:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec4:	2400      	movs	r4, #0
 8002ec6:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec8:	a903      	add	r1, sp, #12
 8002eca:	0028      	movs	r0, r5
 8002ecc:	f7fe f9ae 	bl	800122c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_15;
 8002ed0:	4b1e      	ldr	r3, [pc, #120]	; (8002f4c <MX_GPIO_Init+0xf0>)
 8002ed2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ed4:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ed6:	2601      	movs	r6, #1
 8002ed8:	9605      	str	r6, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eda:	a903      	add	r1, sp, #12
 8002edc:	0028      	movs	r0, r5
 8002ede:	f7fe f9a5 	bl	800122c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ee2:	2304      	movs	r3, #4
 8002ee4:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ee6:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eea:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eec:	a903      	add	r1, sp, #12
 8002eee:	0028      	movs	r0, r5
 8002ef0:	f7fe f99c 	bl	800122c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ef4:	23c0      	movs	r3, #192	; 0xc0
 8002ef6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ef8:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efa:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002efc:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002efe:	a903      	add	r1, sp, #12
 8002f00:	0038      	movs	r0, r7
 8002f02:	f7fe f993 	bl	800122c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8002f06:	2200      	movs	r2, #0
 8002f08:	2100      	movs	r1, #0
 8002f0a:	2005      	movs	r0, #5
 8002f0c:	f7fe f850 	bl	8000fb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002f10:	2005      	movs	r0, #5
 8002f12:	f7fe f87f 	bl	8001014 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8002f16:	2200      	movs	r2, #0
 8002f18:	2100      	movs	r1, #0
 8002f1a:	2006      	movs	r0, #6
 8002f1c:	f7fe f848 	bl	8000fb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002f20:	2006      	movs	r0, #6
 8002f22:	f7fe f877 	bl	8001014 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002f26:	2200      	movs	r2, #0
 8002f28:	2100      	movs	r1, #0
 8002f2a:	2007      	movs	r0, #7
 8002f2c:	f7fe f840 	bl	8000fb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002f30:	2007      	movs	r0, #7
 8002f32:	f7fe f86f 	bl	8001014 <HAL_NVIC_EnableIRQ>

}
 8002f36:	b009      	add	sp, #36	; 0x24
 8002f38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f3a:	46c0      	nop			; (mov r8, r8)
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	48000400 	.word	0x48000400
 8002f44:	00001829 	.word	0x00001829
 8002f48:	10110000 	.word	0x10110000
 8002f4c:	00008402 	.word	0x00008402

08002f50 <MX_DMA_Init>:
{
 8002f50:	b500      	push	{lr}
 8002f52:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f54:	4a09      	ldr	r2, [pc, #36]	; (8002f7c <MX_DMA_Init+0x2c>)
 8002f56:	6951      	ldr	r1, [r2, #20]
 8002f58:	2301      	movs	r3, #1
 8002f5a:	4319      	orrs	r1, r3
 8002f5c:	6151      	str	r1, [r2, #20]
 8002f5e:	6952      	ldr	r2, [r2, #20]
 8002f60:	4013      	ands	r3, r2
 8002f62:	9301      	str	r3, [sp, #4]
 8002f64:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002f66:	2200      	movs	r2, #0
 8002f68:	2100      	movs	r1, #0
 8002f6a:	2009      	movs	r0, #9
 8002f6c:	f7fe f820 	bl	8000fb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002f70:	2009      	movs	r0, #9
 8002f72:	f7fe f84f 	bl	8001014 <HAL_NVIC_EnableIRQ>
}
 8002f76:	b003      	add	sp, #12
 8002f78:	bd00      	pop	{pc}
 8002f7a:	46c0      	nop			; (mov r8, r8)
 8002f7c:	40021000 	.word	0x40021000

08002f80 <MX_ADC_Init>:
{
 8002f80:	b510      	push	{r4, lr}
 8002f82:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 8002f84:	220c      	movs	r2, #12
 8002f86:	2100      	movs	r1, #0
 8002f88:	a801      	add	r0, sp, #4
 8002f8a:	f002 fdaf 	bl	8005aec <memset>
  hadc.Instance = ADC1;
 8002f8e:	4c18      	ldr	r4, [pc, #96]	; (8002ff0 <MX_ADC_Init+0x70>)
 8002f90:	4b18      	ldr	r3, [pc, #96]	; (8002ff4 <MX_ADC_Init+0x74>)
 8002f92:	6023      	str	r3, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002f94:	2300      	movs	r3, #0
 8002f96:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002f98:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f9a:	60e3      	str	r3, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	6122      	str	r2, [r4, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002fa0:	2104      	movs	r1, #4
 8002fa2:	6161      	str	r1, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002fa4:	61a3      	str	r3, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002fa6:	61e3      	str	r3, [r4, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002fa8:	6223      	str	r3, [r4, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002faa:	6263      	str	r3, [r4, #36]	; 0x24
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fac:	21c2      	movs	r1, #194	; 0xc2
 8002fae:	31ff      	adds	r1, #255	; 0xff
 8002fb0:	62a1      	str	r1, [r4, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002fb2:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002fb4:	6323      	str	r3, [r4, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002fb6:	6362      	str	r2, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002fb8:	0020      	movs	r0, r4
 8002fba:	f7fd fdf7 	bl	8000bac <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_8;
 8002fbe:	2308      	movs	r3, #8
 8002fc0:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002fc2:	2380      	movs	r3, #128	; 0x80
 8002fc4:	015b      	lsls	r3, r3, #5
 8002fc6:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8002fc8:	2306      	movs	r3, #6
 8002fca:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002fcc:	a901      	add	r1, sp, #4
 8002fce:	0020      	movs	r0, r4
 8002fd0:	f7fd ff54 	bl	8000e7c <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_9;
 8002fd4:	2309      	movs	r3, #9
 8002fd6:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002fd8:	a901      	add	r1, sp, #4
 8002fda:	0020      	movs	r0, r4
 8002fdc:	f7fd ff4e 	bl	8000e7c <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002fe0:	2310      	movs	r3, #16
 8002fe2:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002fe4:	a901      	add	r1, sp, #4
 8002fe6:	0020      	movs	r0, r4
 8002fe8:	f7fd ff48 	bl	8000e7c <HAL_ADC_ConfigChannel>
}
 8002fec:	b004      	add	sp, #16
 8002fee:	bd10      	pop	{r4, pc}
 8002ff0:	200006e0 	.word	0x200006e0
 8002ff4:	40012400 	.word	0x40012400

08002ff8 <MX_TIM1_Init>:
{
 8002ff8:	b530      	push	{r4, r5, lr}
 8002ffa:	b091      	sub	sp, #68	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ffc:	2208      	movs	r2, #8
 8002ffe:	2100      	movs	r1, #0
 8003000:	a80e      	add	r0, sp, #56	; 0x38
 8003002:	f002 fd73 	bl	8005aec <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003006:	221c      	movs	r2, #28
 8003008:	2100      	movs	r1, #0
 800300a:	a807      	add	r0, sp, #28
 800300c:	f002 fd6e 	bl	8005aec <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003010:	221c      	movs	r2, #28
 8003012:	2100      	movs	r1, #0
 8003014:	4668      	mov	r0, sp
 8003016:	f002 fd69 	bl	8005aec <memset>
  htim1.Instance = TIM1;
 800301a:	4d20      	ldr	r5, [pc, #128]	; (800309c <MX_TIM1_Init+0xa4>)
 800301c:	4b20      	ldr	r3, [pc, #128]	; (80030a0 <MX_TIM1_Init+0xa8>)
 800301e:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 0;
 8003020:	2400      	movs	r4, #0
 8003022:	606c      	str	r4, [r5, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003024:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 20000;
 8003026:	4b1f      	ldr	r3, [pc, #124]	; (80030a4 <MX_TIM1_Init+0xac>)
 8003028:	60eb      	str	r3, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800302a:	2380      	movs	r3, #128	; 0x80
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	612b      	str	r3, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8003030:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003032:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003034:	0028      	movs	r0, r5
 8003036:	f7ff fb4b 	bl	80026d0 <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800303a:	940e      	str	r4, [sp, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800303c:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800303e:	a90e      	add	r1, sp, #56	; 0x38
 8003040:	0028      	movs	r0, r5
 8003042:	f7ff fe22 	bl	8002c8a <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003046:	2360      	movs	r3, #96	; 0x60
 8003048:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 10000;
 800304a:	4b17      	ldr	r3, [pc, #92]	; (80030a8 <MX_TIM1_Init+0xb0>)
 800304c:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800304e:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003050:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003052:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003054:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003056:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003058:	2200      	movs	r2, #0
 800305a:	a907      	add	r1, sp, #28
 800305c:	0028      	movs	r0, r5
 800305e:	f7ff fc09 	bl	8002874 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003062:	2204      	movs	r2, #4
 8003064:	a907      	add	r1, sp, #28
 8003066:	0028      	movs	r0, r5
 8003068:	f7ff fc04 	bl	8002874 <HAL_TIM_PWM_ConfigChannel>
  sConfigOC.Pulse = 0;
 800306c:	9408      	str	r4, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800306e:	2208      	movs	r2, #8
 8003070:	a907      	add	r1, sp, #28
 8003072:	0028      	movs	r0, r5
 8003074:	f7ff fbfe 	bl	8002874 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003078:	9400      	str	r4, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800307a:	9401      	str	r4, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800307c:	9402      	str	r4, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800307e:	9403      	str	r4, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003080:	9404      	str	r4, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003082:	2380      	movs	r3, #128	; 0x80
 8003084:	019b      	lsls	r3, r3, #6
 8003086:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003088:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800308a:	4669      	mov	r1, sp
 800308c:	0028      	movs	r0, r5
 800308e:	f7ff fe23 	bl	8002cd8 <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 8003092:	0028      	movs	r0, r5
 8003094:	f001 f910 	bl	80042b8 <HAL_TIM_MspPostInit>
}
 8003098:	b011      	add	sp, #68	; 0x44
 800309a:	bd30      	pop	{r4, r5, pc}
 800309c:	200006a0 	.word	0x200006a0
 80030a0:	40012c00 	.word	0x40012c00
 80030a4:	00004e20 	.word	0x00004e20
 80030a8:	00002710 	.word	0x00002710

080030ac <MX_TIM3_Init>:
{
 80030ac:	b530      	push	{r4, r5, lr}
 80030ae:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 80030b0:	2224      	movs	r2, #36	; 0x24
 80030b2:	2100      	movs	r1, #0
 80030b4:	a803      	add	r0, sp, #12
 80030b6:	f002 fd19 	bl	8005aec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030ba:	2208      	movs	r2, #8
 80030bc:	2100      	movs	r1, #0
 80030be:	a801      	add	r0, sp, #4
 80030c0:	f002 fd14 	bl	8005aec <memset>
  htim3.Instance = TIM3;
 80030c4:	4c0d      	ldr	r4, [pc, #52]	; (80030fc <MX_TIM3_Init+0x50>)
 80030c6:	4b0e      	ldr	r3, [pc, #56]	; (8003100 <MX_TIM3_Init+0x54>)
 80030c8:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 0;
 80030ca:	2500      	movs	r5, #0
 80030cc:	6065      	str	r5, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ce:	60a5      	str	r5, [r4, #8]
  htim3.Init.Period = 1024;
 80030d0:	2380      	movs	r3, #128	; 0x80
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030d6:	6125      	str	r5, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030d8:	61a5      	str	r5, [r4, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80030da:	2301      	movs	r3, #1
 80030dc:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80030de:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80030e0:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80030e2:	a903      	add	r1, sp, #12
 80030e4:	0020      	movs	r0, r4
 80030e6:	f7ff fb33 	bl	8002750 <HAL_TIM_Encoder_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030ea:	9501      	str	r5, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030ec:	9502      	str	r5, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80030ee:	a901      	add	r1, sp, #4
 80030f0:	0020      	movs	r0, r4
 80030f2:	f7ff fdca 	bl	8002c8a <HAL_TIMEx_MasterConfigSynchronization>
}
 80030f6:	b00d      	add	sp, #52	; 0x34
 80030f8:	bd30      	pop	{r4, r5, pc}
 80030fa:	46c0      	nop			; (mov r8, r8)
 80030fc:	20000660 	.word	0x20000660
 8003100:	40000400 	.word	0x40000400

08003104 <MX_TIM14_Init>:
{
 8003104:	b530      	push	{r4, r5, lr}
 8003106:	b089      	sub	sp, #36	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003108:	221c      	movs	r2, #28
 800310a:	2100      	movs	r1, #0
 800310c:	a801      	add	r0, sp, #4
 800310e:	f002 fced 	bl	8005aec <memset>
  htim14.Instance = TIM14;
 8003112:	4c12      	ldr	r4, [pc, #72]	; (800315c <MX_TIM14_Init+0x58>)
 8003114:	4b12      	ldr	r3, [pc, #72]	; (8003160 <MX_TIM14_Init+0x5c>)
 8003116:	6023      	str	r3, [r4, #0]
  htim14.Init.Prescaler = 4;
 8003118:	2304      	movs	r3, #4
 800311a:	6063      	str	r3, [r4, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800311c:	2500      	movs	r5, #0
 800311e:	60a5      	str	r5, [r4, #8]
  htim14.Init.Period = 20000;
 8003120:	4b10      	ldr	r3, [pc, #64]	; (8003164 <MX_TIM14_Init+0x60>)
 8003122:	60e3      	str	r3, [r4, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003124:	6125      	str	r5, [r4, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003126:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003128:	0020      	movs	r0, r4
 800312a:	f7ff fab7 	bl	800269c <HAL_TIM_Base_Init>
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800312e:	0020      	movs	r0, r4
 8003130:	f7ff face 	bl	80026d0 <HAL_TIM_PWM_Init>
  if (HAL_TIM_OnePulse_Init(&htim14, TIM_OPMODE_SINGLE) != HAL_OK)
 8003134:	2108      	movs	r1, #8
 8003136:	0020      	movs	r0, r4
 8003138:	f7ff fae4 	bl	8002704 <HAL_TIM_OnePulse_Init>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800313c:	2370      	movs	r3, #112	; 0x70
 800313e:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 10;
 8003140:	3b66      	subs	r3, #102	; 0x66
 8003142:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003144:	9503      	str	r5, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003146:	9505      	str	r5, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003148:	2200      	movs	r2, #0
 800314a:	a901      	add	r1, sp, #4
 800314c:	0020      	movs	r0, r4
 800314e:	f7ff fb91 	bl	8002874 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim14);
 8003152:	0020      	movs	r0, r4
 8003154:	f001 f8b0 	bl	80042b8 <HAL_TIM_MspPostInit>
}
 8003158:	b009      	add	sp, #36	; 0x24
 800315a:	bd30      	pop	{r4, r5, pc}
 800315c:	20000418 	.word	0x20000418
 8003160:	40002000 	.word	0x40002000
 8003164:	00004e20 	.word	0x00004e20

08003168 <MX_SPI1_Init>:
{
 8003168:	b510      	push	{r4, lr}
  hspi1.Instance = SPI1;
 800316a:	480f      	ldr	r0, [pc, #60]	; (80031a8 <MX_SPI1_Init+0x40>)
 800316c:	4b0f      	ldr	r3, [pc, #60]	; (80031ac <MX_SPI1_Init+0x44>)
 800316e:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003170:	2382      	movs	r3, #130	; 0x82
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003176:	2300      	movs	r3, #0
 8003178:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800317a:	22e0      	movs	r2, #224	; 0xe0
 800317c:	00d2      	lsls	r2, r2, #3
 800317e:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003180:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003182:	2201      	movs	r2, #1
 8003184:	6142      	str	r2, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003186:	2280      	movs	r2, #128	; 0x80
 8003188:	0092      	lsls	r2, r2, #2
 800318a:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800318c:	3af1      	subs	r2, #241	; 0xf1
 800318e:	3aff      	subs	r2, #255	; 0xff
 8003190:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003192:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003194:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003196:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003198:	3a09      	subs	r2, #9
 800319a:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800319c:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800319e:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80031a0:	f7fe ff84 	bl	80020ac <HAL_SPI_Init>
}
 80031a4:	bd10      	pop	{r4, pc}
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	200001cc 	.word	0x200001cc
 80031ac:	40013000 	.word	0x40013000

080031b0 <MX_RTC_Init>:
{
 80031b0:	b570      	push	{r4, r5, r6, lr}
 80031b2:	b086      	sub	sp, #24
  RTC_TimeTypeDef sTime = {0};
 80031b4:	ae01      	add	r6, sp, #4
 80031b6:	2214      	movs	r2, #20
 80031b8:	2100      	movs	r1, #0
 80031ba:	0030      	movs	r0, r6
 80031bc:	f002 fc96 	bl	8005aec <memset>
  RTC_DateTypeDef sDate = {0};
 80031c0:	2400      	movs	r4, #0
 80031c2:	9400      	str	r4, [sp, #0]
  hrtc.Instance = RTC;
 80031c4:	4d12      	ldr	r5, [pc, #72]	; (8003210 <MX_RTC_Init+0x60>)
 80031c6:	4b13      	ldr	r3, [pc, #76]	; (8003214 <MX_RTC_Init+0x64>)
 80031c8:	602b      	str	r3, [r5, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80031ca:	606c      	str	r4, [r5, #4]
  hrtc.Init.AsynchPrediv = 127;
 80031cc:	237f      	movs	r3, #127	; 0x7f
 80031ce:	60ab      	str	r3, [r5, #8]
  hrtc.Init.SynchPrediv = 255;
 80031d0:	3380      	adds	r3, #128	; 0x80
 80031d2:	60eb      	str	r3, [r5, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80031d4:	612c      	str	r4, [r5, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80031d6:	616c      	str	r4, [r5, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80031d8:	61ac      	str	r4, [r5, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80031da:	0028      	movs	r0, r5
 80031dc:	f7fe fcd6 	bl	8001b8c <HAL_RTC_Init>
  sTime.Hours = 0x0;
 80031e0:	7034      	strb	r4, [r6, #0]
  sTime.Minutes = 0x0;
 80031e2:	7074      	strb	r4, [r6, #1]
  sTime.Seconds = 0x0;
 80031e4:	70b4      	strb	r4, [r6, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80031e6:	60f4      	str	r4, [r6, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80031e8:	6134      	str	r4, [r6, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80031ea:	2201      	movs	r2, #1
 80031ec:	0031      	movs	r1, r6
 80031ee:	0028      	movs	r0, r5
 80031f0:	f7fe fd3a 	bl	8001c68 <HAL_RTC_SetTime>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80031f4:	2301      	movs	r3, #1
 80031f6:	466a      	mov	r2, sp
 80031f8:	7013      	strb	r3, [r2, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80031fa:	7053      	strb	r3, [r2, #1]
  sDate.Date = 0x1;
 80031fc:	7093      	strb	r3, [r2, #2]
  sDate.Year = 0x0;
 80031fe:	70d4      	strb	r4, [r2, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003200:	2201      	movs	r2, #1
 8003202:	4669      	mov	r1, sp
 8003204:	0028      	movs	r0, r5
 8003206:	f7fe fdad 	bl	8001d64 <HAL_RTC_SetDate>
}
 800320a:	b006      	add	sp, #24
 800320c:	bd70      	pop	{r4, r5, r6, pc}
 800320e:	46c0      	nop			; (mov r8, r8)
 8003210:	200001ac 	.word	0x200001ac
 8003214:	40002800 	.word	0x40002800

08003218 <SystemClock_Config>:
{
 8003218:	b510      	push	{r4, lr}
 800321a:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800321c:	2230      	movs	r2, #48	; 0x30
 800321e:	2100      	movs	r1, #0
 8003220:	a808      	add	r0, sp, #32
 8003222:	f002 fc63 	bl	8005aec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003226:	2410      	movs	r4, #16
 8003228:	2210      	movs	r2, #16
 800322a:	2100      	movs	r1, #0
 800322c:	a804      	add	r0, sp, #16
 800322e:	f002 fc5d 	bl	8005aec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003232:	2210      	movs	r2, #16
 8003234:	2100      	movs	r1, #0
 8003236:	4668      	mov	r0, sp
 8003238:	f002 fc58 	bl	8005aec <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 800323c:	231a      	movs	r3, #26
 800323e:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003240:	3b19      	subs	r3, #25
 8003242:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8003244:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003246:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8003248:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800324a:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800324c:	a808      	add	r0, sp, #32
 800324e:	f7fe f8cf 	bl	80013f0 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003252:	2307      	movs	r3, #7
 8003254:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003256:	2300      	movs	r3, #0
 8003258:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800325a:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800325c:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800325e:	2100      	movs	r1, #0
 8003260:	a804      	add	r0, sp, #16
 8003262:	f7fe fb21 	bl	80018a8 <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003266:	2380      	movs	r3, #128	; 0x80
 8003268:	025b      	lsls	r3, r3, #9
 800326a:	9300      	str	r3, [sp, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800326c:	2380      	movs	r3, #128	; 0x80
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	9301      	str	r3, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003272:	4668      	mov	r0, sp
 8003274:	f7fe fbc8 	bl	8001a08 <HAL_RCCEx_PeriphCLKConfig>
}
 8003278:	b014      	add	sp, #80	; 0x50
 800327a:	bd10      	pop	{r4, pc}

0800327c <displaiInit>:

/* USER CODE BEGIN 4 */

void displaiInit (){
 800327c:	b570      	push	{r4, r5, r6, lr}
 800327e:	b084      	sub	sp, #16

	//utoa(i, buffer, 10);

    u8g2_FirstPage(&u8g2);
 8003280:	48eb      	ldr	r0, [pc, #940]	; (8003630 <displaiInit+0x3b4>)
 8003282:	f001 f98c 	bl	800459e <u8g2_FirstPage>
 8003286:	e018      	b.n	80032ba <displaiInit+0x3e>
//		u8g2_SetFont(&u8g2, u8g2_font_unifont_t_symbols);
		u8g2_DrawUTF8(&u8g2, 29, 60, "");
		u8g2_DrawUTF8(&u8g2, 71, 68, "");
//---------------------------------------------------------------------------
		if (Solder.error || Fen.error || FenFan.error){
			u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8003288:	49ea      	ldr	r1, [pc, #936]	; (8003634 <displaiInit+0x3b8>)
 800328a:	48e9      	ldr	r0, [pc, #932]	; (8003630 <displaiInit+0x3b4>)
 800328c:	f001 fdae 	bl	8004dec <u8g2_SetFont>
			if (Solder.error){
 8003290:	4be9      	ldr	r3, [pc, #932]	; (8003638 <displaiInit+0x3bc>)
 8003292:	79db      	ldrb	r3, [r3, #7]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d000      	beq.n	800329a <displaiInit+0x1e>
 8003298:	e11f      	b.n	80034da <displaiInit+0x25e>
				u8g2_DrawStr(&u8g2, 35, 19, "Solder error");
			}
			if (Fen.error){
 800329a:	4be8      	ldr	r3, [pc, #928]	; (800363c <displaiInit+0x3c0>)
 800329c:	7d1b      	ldrb	r3, [r3, #20]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d000      	beq.n	80032a4 <displaiInit+0x28>
 80032a2:	e121      	b.n	80034e8 <displaiInit+0x26c>
				u8g2_DrawStr(&u8g2, 35, 29, "Fen error");
			}
			if (FenFan.error){
 80032a4:	4be6      	ldr	r3, [pc, #920]	; (8003640 <displaiInit+0x3c4>)
 80032a6:	799b      	ldrb	r3, [r3, #6]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d000      	beq.n	80032ae <displaiInit+0x32>
 80032ac:	e123      	b.n	80034f6 <displaiInit+0x27a>
				}
				break;
			}
		}

    } while (u8g2_NextPage(&u8g2));
 80032ae:	48e0      	ldr	r0, [pc, #896]	; (8003630 <displaiInit+0x3b4>)
 80032b0:	f001 f983 	bl	80045ba <u8g2_NextPage>
 80032b4:	2800      	cmp	r0, #0
 80032b6:	d100      	bne.n	80032ba <displaiInit+0x3e>
 80032b8:	e358      	b.n	800396c <displaiInit+0x6f0>
    	u8g2_DrawTriangle(&u8g2, 1, 10, x, 10, x, y);
 80032ba:	4be2      	ldr	r3, [pc, #904]	; (8003644 <displaiInit+0x3c8>)
 80032bc:	2200      	movs	r2, #0
 80032be:	5e9b      	ldrsh	r3, [r3, r2]
 80032c0:	4cdb      	ldr	r4, [pc, #876]	; (8003630 <displaiInit+0x3b4>)
 80032c2:	4ae1      	ldr	r2, [pc, #900]	; (8003648 <displaiInit+0x3cc>)
 80032c4:	2100      	movs	r1, #0
 80032c6:	5e52      	ldrsh	r2, [r2, r1]
 80032c8:	9202      	str	r2, [sp, #8]
 80032ca:	9301      	str	r3, [sp, #4]
 80032cc:	220a      	movs	r2, #10
 80032ce:	9200      	str	r2, [sp, #0]
 80032d0:	2101      	movs	r1, #1
 80032d2:	0020      	movs	r0, r4
 80032d4:	f002 f8c2 	bl	800545c <u8g2_DrawTriangle>
		u8g2_DrawHLine(&u8g2, 0, 10, 128);
 80032d8:	2380      	movs	r3, #128	; 0x80
 80032da:	220a      	movs	r2, #10
 80032dc:	2100      	movs	r1, #0
 80032de:	0020      	movs	r0, r4
 80032e0:	f001 fe2a 	bl	8004f38 <u8g2_DrawHLine>
		u8g2_DrawLine(&u8g2, 0, 43, 6, 64);
 80032e4:	2540      	movs	r5, #64	; 0x40
 80032e6:	9500      	str	r5, [sp, #0]
 80032e8:	2306      	movs	r3, #6
 80032ea:	222b      	movs	r2, #43	; 0x2b
 80032ec:	2100      	movs	r1, #0
 80032ee:	0020      	movs	r0, r4
 80032f0:	f001 fe71 	bl	8004fd6 <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 42, 43, 36, 64);
 80032f4:	9500      	str	r5, [sp, #0]
 80032f6:	2324      	movs	r3, #36	; 0x24
 80032f8:	222b      	movs	r2, #43	; 0x2b
 80032fa:	212a      	movs	r1, #42	; 0x2a
 80032fc:	0020      	movs	r0, r4
 80032fe:	f001 fe6a 	bl	8004fd6 <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 6, 63, 36, 63);
 8003302:	3d01      	subs	r5, #1
 8003304:	9500      	str	r5, [sp, #0]
 8003306:	2324      	movs	r3, #36	; 0x24
 8003308:	223f      	movs	r2, #63	; 0x3f
 800330a:	2106      	movs	r1, #6
 800330c:	0020      	movs	r0, r4
 800330e:	f001 fe62 	bl	8004fd6 <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 42, 43, 48, 63);
 8003312:	9500      	str	r5, [sp, #0]
 8003314:	2330      	movs	r3, #48	; 0x30
 8003316:	222b      	movs	r2, #43	; 0x2b
 8003318:	212a      	movs	r1, #42	; 0x2a
 800331a:	0020      	movs	r0, r4
 800331c:	f001 fe5b 	bl	8004fd6 <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 85, 43, 79, 63);
 8003320:	9500      	str	r5, [sp, #0]
 8003322:	234f      	movs	r3, #79	; 0x4f
 8003324:	222b      	movs	r2, #43	; 0x2b
 8003326:	2155      	movs	r1, #85	; 0x55
 8003328:	0020      	movs	r0, r4
 800332a:	f001 fe54 	bl	8004fd6 <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 48, 63, 79, 63);
 800332e:	9500      	str	r5, [sp, #0]
 8003330:	234f      	movs	r3, #79	; 0x4f
 8003332:	223f      	movs	r2, #63	; 0x3f
 8003334:	2130      	movs	r1, #48	; 0x30
 8003336:	0020      	movs	r0, r4
 8003338:	f001 fe4d 	bl	8004fd6 <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 85, 44, 91, 63);
 800333c:	9500      	str	r5, [sp, #0]
 800333e:	235b      	movs	r3, #91	; 0x5b
 8003340:	222c      	movs	r2, #44	; 0x2c
 8003342:	2155      	movs	r1, #85	; 0x55
 8003344:	0020      	movs	r0, r4
 8003346:	f001 fe46 	bl	8004fd6 <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 127, 44, 121, 63);
 800334a:	9500      	str	r5, [sp, #0]
 800334c:	2379      	movs	r3, #121	; 0x79
 800334e:	222c      	movs	r2, #44	; 0x2c
 8003350:	217f      	movs	r1, #127	; 0x7f
 8003352:	0020      	movs	r0, r4
 8003354:	f001 fe3f 	bl	8004fd6 <u8g2_DrawLine>
		u8g2_DrawLine(&u8g2, 91, 63, 121, 63);
 8003358:	9500      	str	r5, [sp, #0]
 800335a:	2379      	movs	r3, #121	; 0x79
 800335c:	223f      	movs	r2, #63	; 0x3f
 800335e:	215b      	movs	r1, #91	; 0x5b
 8003360:	0020      	movs	r0, r4
 8003362:	f001 fe38 	bl	8004fd6 <u8g2_DrawLine>
		u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8003366:	49b3      	ldr	r1, [pc, #716]	; (8003634 <displaiInit+0x3b8>)
 8003368:	0020      	movs	r0, r4
 800336a:	f001 fd3f 	bl	8004dec <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 5, 53, "Solder");
 800336e:	4bb7      	ldr	r3, [pc, #732]	; (800364c <displaiInit+0x3d0>)
 8003370:	2235      	movs	r2, #53	; 0x35
 8003372:	2105      	movs	r1, #5
 8003374:	0020      	movs	r0, r4
 8003376:	f001 fcf3 	bl	8004d60 <u8g2_DrawStr>
		utoa(Solder.T_Measured, buffer, 10);
 800337a:	4eaf      	ldr	r6, [pc, #700]	; (8003638 <displaiInit+0x3bc>)
 800337c:	7870      	ldrb	r0, [r6, #1]
 800337e:	4db4      	ldr	r5, [pc, #720]	; (8003650 <displaiInit+0x3d4>)
 8003380:	220a      	movs	r2, #10
 8003382:	0029      	movs	r1, r5
 8003384:	f002 fbf4 	bl	8005b70 <utoa>
		u8g2_DrawStr(&u8g2, 12, 63, buffer);
 8003388:	002b      	movs	r3, r5
 800338a:	223f      	movs	r2, #63	; 0x3f
 800338c:	210c      	movs	r1, #12
 800338e:	0020      	movs	r0, r4
 8003390:	f001 fce6 	bl	8004d60 <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 54, 53, "Fen");
 8003394:	4baf      	ldr	r3, [pc, #700]	; (8003654 <displaiInit+0x3d8>)
 8003396:	2235      	movs	r2, #53	; 0x35
 8003398:	2136      	movs	r1, #54	; 0x36
 800339a:	0020      	movs	r0, r4
 800339c:	f001 fce0 	bl	8004d60 <u8g2_DrawStr>
		utoa(Fen.T_Measured, buffer, 10);
 80033a0:	4ba6      	ldr	r3, [pc, #664]	; (800363c <displaiInit+0x3c0>)
 80033a2:	7998      	ldrb	r0, [r3, #6]
 80033a4:	220a      	movs	r2, #10
 80033a6:	0029      	movs	r1, r5
 80033a8:	f002 fbe2 	bl	8005b70 <utoa>
		u8g2_DrawStr(&u8g2, 54, 63, buffer);
 80033ac:	002b      	movs	r3, r5
 80033ae:	223f      	movs	r2, #63	; 0x3f
 80033b0:	2136      	movs	r1, #54	; 0x36
 80033b2:	0020      	movs	r0, r4
 80033b4:	f001 fcd4 	bl	8004d60 <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 98, 53, "Fan");
 80033b8:	4ba7      	ldr	r3, [pc, #668]	; (8003658 <displaiInit+0x3dc>)
 80033ba:	2235      	movs	r2, #53	; 0x35
 80033bc:	2162      	movs	r1, #98	; 0x62
 80033be:	0020      	movs	r0, r4
 80033c0:	f001 fcce 	bl	8004d60 <u8g2_DrawStr>
		utoa(FenFan.P_Set, buffer, 10);
 80033c4:	4b9e      	ldr	r3, [pc, #632]	; (8003640 <displaiInit+0x3c4>)
 80033c6:	2002      	movs	r0, #2
 80033c8:	5e18      	ldrsh	r0, [r3, r0]
 80033ca:	220a      	movs	r2, #10
 80033cc:	0029      	movs	r1, r5
 80033ce:	f002 fbcf 	bl	8005b70 <utoa>
		u8g2_DrawStr(&u8g2, 98, 63, buffer);
 80033d2:	002b      	movs	r3, r5
 80033d4:	223f      	movs	r2, #63	; 0x3f
 80033d6:	2162      	movs	r1, #98	; 0x62
 80033d8:	0020      	movs	r0, r4
 80033da:	f001 fcc1 	bl	8004d60 <u8g2_DrawStr>
		u8g2_DrawUTF8(&u8g2, 110, 63, "%");
 80033de:	4b9f      	ldr	r3, [pc, #636]	; (800365c <displaiInit+0x3e0>)
 80033e0:	223f      	movs	r2, #63	; 0x3f
 80033e2:	216e      	movs	r1, #110	; 0x6e
 80033e4:	0020      	movs	r0, r4
 80033e6:	f001 fcc3 	bl	8004d70 <u8g2_DrawUTF8>
		u8g2_DrawUTF8(&u8g2, 29, 60, "");
 80033ea:	4d9d      	ldr	r5, [pc, #628]	; (8003660 <displaiInit+0x3e4>)
 80033ec:	002b      	movs	r3, r5
 80033ee:	223c      	movs	r2, #60	; 0x3c
 80033f0:	211d      	movs	r1, #29
 80033f2:	0020      	movs	r0, r4
 80033f4:	f001 fcbc 	bl	8004d70 <u8g2_DrawUTF8>
		u8g2_DrawUTF8(&u8g2, 71, 68, "");
 80033f8:	002b      	movs	r3, r5
 80033fa:	2244      	movs	r2, #68	; 0x44
 80033fc:	2147      	movs	r1, #71	; 0x47
 80033fe:	0020      	movs	r0, r4
 8003400:	f001 fcb6 	bl	8004d70 <u8g2_DrawUTF8>
		if (Solder.error || Fen.error || FenFan.error){
 8003404:	79f3      	ldrb	r3, [r6, #7]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d000      	beq.n	800340c <displaiInit+0x190>
 800340a:	e73d      	b.n	8003288 <displaiInit+0xc>
 800340c:	4b8b      	ldr	r3, [pc, #556]	; (800363c <displaiInit+0x3c0>)
 800340e:	7d1b      	ldrb	r3, [r3, #20]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d000      	beq.n	8003416 <displaiInit+0x19a>
 8003414:	e738      	b.n	8003288 <displaiInit+0xc>
 8003416:	4b8a      	ldr	r3, [pc, #552]	; (8003640 <displaiInit+0x3c4>)
 8003418:	799b      	ldrb	r3, [r3, #6]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d000      	beq.n	8003420 <displaiInit+0x1a4>
 800341e:	e733      	b.n	8003288 <displaiInit+0xc>
			switch (DispleiMod){
 8003420:	4b90      	ldr	r3, [pc, #576]	; (8003664 <displaiInit+0x3e8>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d06d      	beq.n	8003504 <displaiInit+0x288>
 8003428:	2b01      	cmp	r3, #1
 800342a:	d000      	beq.n	800342e <displaiInit+0x1b2>
 800342c:	e73f      	b.n	80032ae <displaiInit+0x32>
				switch (Station.WorkMod){
 800342e:	4b8e      	ldr	r3, [pc, #568]	; (8003668 <displaiInit+0x3ec>)
 8003430:	785b      	ldrb	r3, [r3, #1]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d100      	bne.n	8003438 <displaiInit+0x1bc>
 8003436:	e210      	b.n	800385a <displaiInit+0x5de>
 8003438:	2b00      	cmp	r3, #0
 800343a:	d100      	bne.n	800343e <displaiInit+0x1c2>
 800343c:	e186      	b.n	800374c <displaiInit+0x4d0>
 800343e:	2b02      	cmp	r3, #2
 8003440:	d000      	beq.n	8003444 <displaiInit+0x1c8>
 8003442:	e734      	b.n	80032ae <displaiInit+0x32>
					u8g2_DrawHLine(&u8g2, 0, 43, 42);
 8003444:	4c7a      	ldr	r4, [pc, #488]	; (8003630 <displaiInit+0x3b4>)
 8003446:	232a      	movs	r3, #42	; 0x2a
 8003448:	222b      	movs	r2, #43	; 0x2b
 800344a:	2100      	movs	r1, #0
 800344c:	0020      	movs	r0, r4
 800344e:	f001 fd73 	bl	8004f38 <u8g2_DrawHLine>
					u8g2_DrawHLine(&u8g2, 42, 43, 44);
 8003452:	232c      	movs	r3, #44	; 0x2c
 8003454:	222b      	movs	r2, #43	; 0x2b
 8003456:	212a      	movs	r1, #42	; 0x2a
 8003458:	0020      	movs	r0, r4
 800345a:	f001 fd6d 	bl	8004f38 <u8g2_DrawHLine>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 800345e:	4983      	ldr	r1, [pc, #524]	; (800366c <displaiInit+0x3f0>)
 8003460:	0020      	movs	r0, r4
 8003462:	f001 fcc3 	bl	8004dec <u8g2_SetFont>
					utoa(FenFan.P_Set, buffer, 10);
 8003466:	4d76      	ldr	r5, [pc, #472]	; (8003640 <displaiInit+0x3c4>)
 8003468:	2302      	movs	r3, #2
 800346a:	5ee8      	ldrsh	r0, [r5, r3]
 800346c:	4e78      	ldr	r6, [pc, #480]	; (8003650 <displaiInit+0x3d4>)
 800346e:	220a      	movs	r2, #10
 8003470:	0031      	movs	r1, r6
 8003472:	f002 fb7d 	bl	8005b70 <utoa>
					u8g2_DrawStr(&u8g2, 60, 39, buffer);
 8003476:	0033      	movs	r3, r6
 8003478:	2227      	movs	r2, #39	; 0x27
 800347a:	213c      	movs	r1, #60	; 0x3c
 800347c:	0020      	movs	r0, r4
 800347e:	f001 fc6f 	bl	8004d60 <u8g2_DrawStr>
					u8g2_DrawCircle(&u8g2, 119, 14, 2, U8G2_DRAW_ALL);
 8003482:	230f      	movs	r3, #15
 8003484:	9300      	str	r3, [sp, #0]
 8003486:	3b0d      	subs	r3, #13
 8003488:	220e      	movs	r2, #14
 800348a:	2177      	movs	r1, #119	; 0x77
 800348c:	0020      	movs	r0, r4
 800348e:	f001 f95b 	bl	8004748 <u8g2_DrawCircle>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8003492:	4968      	ldr	r1, [pc, #416]	; (8003634 <displaiInit+0x3b8>)
 8003494:	0020      	movs	r0, r4
 8003496:	f001 fca9 	bl	8004dec <u8g2_SetFont>
					u8g2_DrawStr(&u8g2, 5, 20, (FenFan.Status)? "on" : "off");
 800349a:	782b      	ldrb	r3, [r5, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d100      	bne.n	80034a2 <displaiInit+0x226>
 80034a0:	e262      	b.n	8003968 <displaiInit+0x6ec>
 80034a2:	4b73      	ldr	r3, [pc, #460]	; (8003670 <displaiInit+0x3f4>)
 80034a4:	4c62      	ldr	r4, [pc, #392]	; (8003630 <displaiInit+0x3b4>)
 80034a6:	2214      	movs	r2, #20
 80034a8:	2105      	movs	r1, #5
 80034aa:	0020      	movs	r0, r4
 80034ac:	f001 fc58 	bl	8004d60 <u8g2_DrawStr>
					u8g2_DrawStr(&u8g2, 5, 30, "Set:");
 80034b0:	4b70      	ldr	r3, [pc, #448]	; (8003674 <displaiInit+0x3f8>)
 80034b2:	221e      	movs	r2, #30
 80034b4:	2105      	movs	r1, #5
 80034b6:	0020      	movs	r0, r4
 80034b8:	f001 fc52 	bl	8004d60 <u8g2_DrawStr>
					utoa(FenFan.P_Set, buffer, 10);
 80034bc:	4b60      	ldr	r3, [pc, #384]	; (8003640 <displaiInit+0x3c4>)
 80034be:	2002      	movs	r0, #2
 80034c0:	5e18      	ldrsh	r0, [r3, r0]
 80034c2:	4d63      	ldr	r5, [pc, #396]	; (8003650 <displaiInit+0x3d4>)
 80034c4:	220a      	movs	r2, #10
 80034c6:	0029      	movs	r1, r5
 80034c8:	f002 fb52 	bl	8005b70 <utoa>
					u8g2_DrawStr(&u8g2, 30, 30, buffer);
 80034cc:	002b      	movs	r3, r5
 80034ce:	221e      	movs	r2, #30
 80034d0:	211e      	movs	r1, #30
 80034d2:	0020      	movs	r0, r4
 80034d4:	f001 fc44 	bl	8004d60 <u8g2_DrawStr>
					break;
 80034d8:	e6e9      	b.n	80032ae <displaiInit+0x32>
				u8g2_DrawStr(&u8g2, 35, 19, "Solder error");
 80034da:	4b67      	ldr	r3, [pc, #412]	; (8003678 <displaiInit+0x3fc>)
 80034dc:	2213      	movs	r2, #19
 80034de:	2123      	movs	r1, #35	; 0x23
 80034e0:	4853      	ldr	r0, [pc, #332]	; (8003630 <displaiInit+0x3b4>)
 80034e2:	f001 fc3d 	bl	8004d60 <u8g2_DrawStr>
 80034e6:	e6d8      	b.n	800329a <displaiInit+0x1e>
				u8g2_DrawStr(&u8g2, 35, 29, "Fen error");
 80034e8:	4b64      	ldr	r3, [pc, #400]	; (800367c <displaiInit+0x400>)
 80034ea:	221d      	movs	r2, #29
 80034ec:	2123      	movs	r1, #35	; 0x23
 80034ee:	4850      	ldr	r0, [pc, #320]	; (8003630 <displaiInit+0x3b4>)
 80034f0:	f001 fc36 	bl	8004d60 <u8g2_DrawStr>
 80034f4:	e6d6      	b.n	80032a4 <displaiInit+0x28>
				u8g2_DrawStr(&u8g2, 35, 39, "FenFan error");
 80034f6:	4b62      	ldr	r3, [pc, #392]	; (8003680 <displaiInit+0x404>)
 80034f8:	2227      	movs	r2, #39	; 0x27
 80034fa:	2123      	movs	r1, #35	; 0x23
 80034fc:	484c      	ldr	r0, [pc, #304]	; (8003630 <displaiInit+0x3b4>)
 80034fe:	f001 fc2f 	bl	8004d60 <u8g2_DrawStr>
 8003502:	e6d4      	b.n	80032ae <displaiInit+0x32>
				if(Solder.Status && Fen.Status){
 8003504:	4b4c      	ldr	r3, [pc, #304]	; (8003638 <displaiInit+0x3bc>)
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d100      	bne.n	800350e <displaiInit+0x292>
 800350c:	e0c3      	b.n	8003696 <displaiInit+0x41a>
 800350e:	4b4b      	ldr	r3, [pc, #300]	; (800363c <displaiInit+0x3c0>)
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d100      	bne.n	8003518 <displaiInit+0x29c>
 8003516:	e0be      	b.n	8003696 <displaiInit+0x41a>
					switch (Station.WorkMod){
 8003518:	4b53      	ldr	r3, [pc, #332]	; (8003668 <displaiInit+0x3ec>)
 800351a:	785b      	ldrb	r3, [r3, #1]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d07f      	beq.n	8003620 <displaiInit+0x3a4>
 8003520:	2b00      	cmp	r3, #0
 8003522:	d03f      	beq.n	80035a4 <displaiInit+0x328>
 8003524:	2b02      	cmp	r3, #2
 8003526:	d000      	beq.n	800352a <displaiInit+0x2ae>
 8003528:	e6c1      	b.n	80032ae <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 0, 43, 42);
 800352a:	232a      	movs	r3, #42	; 0x2a
 800352c:	222b      	movs	r2, #43	; 0x2b
 800352e:	2100      	movs	r1, #0
 8003530:	483f      	ldr	r0, [pc, #252]	; (8003630 <displaiInit+0x3b4>)
 8003532:	f001 fd01 	bl	8004f38 <u8g2_DrawHLine>
						if(Station.WorkMod == FenFanMod)
 8003536:	4b4c      	ldr	r3, [pc, #304]	; (8003668 <displaiInit+0x3ec>)
 8003538:	785b      	ldrb	r3, [r3, #1]
 800353a:	2b02      	cmp	r3, #2
 800353c:	d100      	bne.n	8003540 <displaiInit+0x2c4>
 800353e:	e0a3      	b.n	8003688 <displaiInit+0x40c>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB18_tr);
 8003540:	4c3b      	ldr	r4, [pc, #236]	; (8003630 <displaiInit+0x3b4>)
 8003542:	4950      	ldr	r1, [pc, #320]	; (8003684 <displaiInit+0x408>)
 8003544:	0020      	movs	r0, r4
 8003546:	f001 fc51 	bl	8004dec <u8g2_SetFont>
						utoa(Solder.T_Measured, buffer, 10);
 800354a:	4b3b      	ldr	r3, [pc, #236]	; (8003638 <displaiInit+0x3bc>)
 800354c:	7858      	ldrb	r0, [r3, #1]
 800354e:	4d40      	ldr	r5, [pc, #256]	; (8003650 <displaiInit+0x3d4>)
 8003550:	220a      	movs	r2, #10
 8003552:	0029      	movs	r1, r5
 8003554:	f002 fb0c 	bl	8005b70 <utoa>
						u8g2_DrawStr(&u8g2, 5, 39, buffer);
 8003558:	002b      	movs	r3, r5
 800355a:	2227      	movs	r2, #39	; 0x27
 800355c:	2105      	movs	r1, #5
 800355e:	0020      	movs	r0, r4
 8003560:	f001 fbfe 	bl	8004d60 <u8g2_DrawStr>
						u8g2_DrawCircle(&u8g2, 50, 20, 2, U8G2_DRAW_ALL);
 8003564:	260f      	movs	r6, #15
 8003566:	9600      	str	r6, [sp, #0]
 8003568:	2302      	movs	r3, #2
 800356a:	2214      	movs	r2, #20
 800356c:	2132      	movs	r1, #50	; 0x32
 800356e:	0020      	movs	r0, r4
 8003570:	f001 f8ea 	bl	8004748 <u8g2_DrawCircle>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 8003574:	493d      	ldr	r1, [pc, #244]	; (800366c <displaiInit+0x3f0>)
 8003576:	0020      	movs	r0, r4
 8003578:	f001 fc38 	bl	8004dec <u8g2_SetFont>
						utoa(Fen.T_Measured, buffer, 10);
 800357c:	4b2f      	ldr	r3, [pc, #188]	; (800363c <displaiInit+0x3c0>)
 800357e:	7998      	ldrb	r0, [r3, #6]
 8003580:	220a      	movs	r2, #10
 8003582:	0029      	movs	r1, r5
 8003584:	f002 faf4 	bl	8005b70 <utoa>
						u8g2_DrawStr(&u8g2, 60, 39, buffer);
 8003588:	002b      	movs	r3, r5
 800358a:	2227      	movs	r2, #39	; 0x27
 800358c:	213c      	movs	r1, #60	; 0x3c
 800358e:	0020      	movs	r0, r4
 8003590:	f001 fbe6 	bl	8004d60 <u8g2_DrawStr>
						u8g2_DrawCircle(&u8g2, 119, 14, 2, U8G2_DRAW_ALL);
 8003594:	9600      	str	r6, [sp, #0]
 8003596:	2302      	movs	r3, #2
 8003598:	220e      	movs	r2, #14
 800359a:	2177      	movs	r1, #119	; 0x77
 800359c:	0020      	movs	r0, r4
 800359e:	f001 f8d3 	bl	8004748 <u8g2_DrawCircle>
						break;
 80035a2:	e684      	b.n	80032ae <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 42, 43, 44);
 80035a4:	4c22      	ldr	r4, [pc, #136]	; (8003630 <displaiInit+0x3b4>)
 80035a6:	232c      	movs	r3, #44	; 0x2c
 80035a8:	222b      	movs	r2, #43	; 0x2b
 80035aa:	212a      	movs	r1, #42	; 0x2a
 80035ac:	0020      	movs	r0, r4
 80035ae:	f001 fcc3 	bl	8004f38 <u8g2_DrawHLine>
						u8g2_DrawHLine(&u8g2, 85, 43, 42);
 80035b2:	232a      	movs	r3, #42	; 0x2a
 80035b4:	222b      	movs	r2, #43	; 0x2b
 80035b6:	2155      	movs	r1, #85	; 0x55
 80035b8:	0020      	movs	r0, r4
 80035ba:	f001 fcbd 	bl	8004f38 <u8g2_DrawHLine>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 80035be:	492b      	ldr	r1, [pc, #172]	; (800366c <displaiInit+0x3f0>)
 80035c0:	0020      	movs	r0, r4
 80035c2:	f001 fc13 	bl	8004dec <u8g2_SetFont>
						utoa(Solder.T_Measured, buffer, 10);
 80035c6:	4b1c      	ldr	r3, [pc, #112]	; (8003638 <displaiInit+0x3bc>)
 80035c8:	7858      	ldrb	r0, [r3, #1]
 80035ca:	4d21      	ldr	r5, [pc, #132]	; (8003650 <displaiInit+0x3d4>)
 80035cc:	220a      	movs	r2, #10
 80035ce:	0029      	movs	r1, r5
 80035d0:	f002 face 	bl	8005b70 <utoa>
						u8g2_DrawStr(&u8g2, 5, 39, buffer);
 80035d4:	002b      	movs	r3, r5
 80035d6:	2227      	movs	r2, #39	; 0x27
 80035d8:	2105      	movs	r1, #5
 80035da:	0020      	movs	r0, r4
 80035dc:	f001 fbc0 	bl	8004d60 <u8g2_DrawStr>
						u8g2_DrawCircle(&u8g2, 64, 14, 2, U8G2_DRAW_ALL);
 80035e0:	260f      	movs	r6, #15
 80035e2:	9600      	str	r6, [sp, #0]
 80035e4:	2302      	movs	r3, #2
 80035e6:	220e      	movs	r2, #14
 80035e8:	2140      	movs	r1, #64	; 0x40
 80035ea:	0020      	movs	r0, r4
 80035ec:	f001 f8ac 	bl	8004748 <u8g2_DrawCircle>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB18_tr);
 80035f0:	4924      	ldr	r1, [pc, #144]	; (8003684 <displaiInit+0x408>)
 80035f2:	0020      	movs	r0, r4
 80035f4:	f001 fbfa 	bl	8004dec <u8g2_SetFont>
						utoa(Fen.T_Measured, buffer, 10);
 80035f8:	4b10      	ldr	r3, [pc, #64]	; (800363c <displaiInit+0x3c0>)
 80035fa:	7998      	ldrb	r0, [r3, #6]
 80035fc:	220a      	movs	r2, #10
 80035fe:	0029      	movs	r1, r5
 8003600:	f002 fab6 	bl	8005b70 <utoa>
						u8g2_DrawStr(&u8g2, 70, 39, buffer);
 8003604:	002b      	movs	r3, r5
 8003606:	2227      	movs	r2, #39	; 0x27
 8003608:	2146      	movs	r1, #70	; 0x46
 800360a:	0020      	movs	r0, r4
 800360c:	f001 fba8 	bl	8004d60 <u8g2_DrawStr>
						u8g2_DrawCircle(&u8g2, 115, 20, 2, U8G2_DRAW_ALL);
 8003610:	9600      	str	r6, [sp, #0]
 8003612:	2302      	movs	r3, #2
 8003614:	2214      	movs	r2, #20
 8003616:	2173      	movs	r1, #115	; 0x73
 8003618:	0020      	movs	r0, r4
 800361a:	f001 f895 	bl	8004748 <u8g2_DrawCircle>
						break;
 800361e:	e646      	b.n	80032ae <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 85, 43, 42);
 8003620:	232a      	movs	r3, #42	; 0x2a
 8003622:	222b      	movs	r2, #43	; 0x2b
 8003624:	2155      	movs	r1, #85	; 0x55
 8003626:	4802      	ldr	r0, [pc, #8]	; (8003630 <displaiInit+0x3b4>)
 8003628:	f001 fc86 	bl	8004f38 <u8g2_DrawHLine>
 800362c:	e77d      	b.n	800352a <displaiInit+0x2ae>
 800362e:	46c0      	nop			; (mov r8, r8)
 8003630:	2000032c 	.word	0x2000032c
 8003634:	08005ca8 	.word	0x08005ca8
 8003638:	200003b4 	.word	0x200003b4
 800363c:	200002bc 	.word	0x200002bc
 8003640:	20000318 	.word	0x20000318
 8003644:	20000002 	.word	0x20000002
 8003648:	20000088 	.word	0x20000088
 800364c:	08005c0c 	.word	0x08005c0c
 8003650:	200001a0 	.word	0x200001a0
 8003654:	08005c14 	.word	0x08005c14
 8003658:	08005c18 	.word	0x08005c18
 800365c:	08005c1c 	.word	0x08005c1c
 8003660:	08005c20 	.word	0x08005c20
 8003664:	20000025 	.word	0x20000025
 8003668:	2000040c 	.word	0x2000040c
 800366c:	08006c0c 	.word	0x08006c0c
 8003670:	08005c04 	.word	0x08005c04
 8003674:	08005c54 	.word	0x08005c54
 8003678:	08005c24 	.word	0x08005c24
 800367c:	08005c34 	.word	0x08005c34
 8003680:	08005c40 	.word	0x08005c40
 8003684:	08006150 	.word	0x08006150
							u8g2_DrawHLine(&u8g2, 42, 43, 44);
 8003688:	332a      	adds	r3, #42	; 0x2a
 800368a:	222b      	movs	r2, #43	; 0x2b
 800368c:	212a      	movs	r1, #42	; 0x2a
 800368e:	48b8      	ldr	r0, [pc, #736]	; (8003970 <displaiInit+0x6f4>)
 8003690:	f001 fc52 	bl	8004f38 <u8g2_DrawHLine>
 8003694:	e754      	b.n	8003540 <displaiInit+0x2c4>
					u8g2_DrawCircle(&u8g2, 95, 14, 2, U8G2_DRAW_ALL);
 8003696:	230f      	movs	r3, #15
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	3b0d      	subs	r3, #13
 800369c:	220e      	movs	r2, #14
 800369e:	215f      	movs	r1, #95	; 0x5f
 80036a0:	48b3      	ldr	r0, [pc, #716]	; (8003970 <displaiInit+0x6f4>)
 80036a2:	f001 f851 	bl	8004748 <u8g2_DrawCircle>
					switch (Station.WorkMod){
 80036a6:	4bb3      	ldr	r3, [pc, #716]	; (8003974 <displaiInit+0x6f8>)
 80036a8:	785b      	ldrb	r3, [r3, #1]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d040      	beq.n	8003730 <displaiInit+0x4b4>
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d01f      	beq.n	80036f2 <displaiInit+0x476>
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d000      	beq.n	80036b8 <displaiInit+0x43c>
 80036b6:	e5fa      	b.n	80032ae <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 0, 43, 42);
 80036b8:	232a      	movs	r3, #42	; 0x2a
 80036ba:	222b      	movs	r2, #43	; 0x2b
 80036bc:	2100      	movs	r1, #0
 80036be:	48ac      	ldr	r0, [pc, #688]	; (8003970 <displaiInit+0x6f4>)
 80036c0:	f001 fc3a 	bl	8004f38 <u8g2_DrawHLine>
						if(Station.WorkMod == FenFanMod)
 80036c4:	4bab      	ldr	r3, [pc, #684]	; (8003974 <displaiInit+0x6f8>)
 80036c6:	785b      	ldrb	r3, [r3, #1]
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d038      	beq.n	800373e <displaiInit+0x4c2>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 80036cc:	4ca8      	ldr	r4, [pc, #672]	; (8003970 <displaiInit+0x6f4>)
 80036ce:	49aa      	ldr	r1, [pc, #680]	; (8003978 <displaiInit+0x6fc>)
 80036d0:	0020      	movs	r0, r4
 80036d2:	f001 fb8b 	bl	8004dec <u8g2_SetFont>
						utoa(Fen.T_Measured, buffer, 10);
 80036d6:	4ba9      	ldr	r3, [pc, #676]	; (800397c <displaiInit+0x700>)
 80036d8:	7998      	ldrb	r0, [r3, #6]
 80036da:	4da9      	ldr	r5, [pc, #676]	; (8003980 <displaiInit+0x704>)
 80036dc:	220a      	movs	r2, #10
 80036de:	0029      	movs	r1, r5
 80036e0:	f002 fa46 	bl	8005b70 <utoa>
						u8g2_DrawStr(&u8g2, 35, 39, buffer);
 80036e4:	002b      	movs	r3, r5
 80036e6:	2227      	movs	r2, #39	; 0x27
 80036e8:	2123      	movs	r1, #35	; 0x23
 80036ea:	0020      	movs	r0, r4
 80036ec:	f001 fb38 	bl	8004d60 <u8g2_DrawStr>
						break;
 80036f0:	e5dd      	b.n	80032ae <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 42, 43, 44);
 80036f2:	4c9f      	ldr	r4, [pc, #636]	; (8003970 <displaiInit+0x6f4>)
 80036f4:	232c      	movs	r3, #44	; 0x2c
 80036f6:	222b      	movs	r2, #43	; 0x2b
 80036f8:	212a      	movs	r1, #42	; 0x2a
 80036fa:	0020      	movs	r0, r4
 80036fc:	f001 fc1c 	bl	8004f38 <u8g2_DrawHLine>
						u8g2_DrawHLine(&u8g2, 85, 43, 42);
 8003700:	232a      	movs	r3, #42	; 0x2a
 8003702:	222b      	movs	r2, #43	; 0x2b
 8003704:	2155      	movs	r1, #85	; 0x55
 8003706:	0020      	movs	r0, r4
 8003708:	f001 fc16 	bl	8004f38 <u8g2_DrawHLine>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 800370c:	499a      	ldr	r1, [pc, #616]	; (8003978 <displaiInit+0x6fc>)
 800370e:	0020      	movs	r0, r4
 8003710:	f001 fb6c 	bl	8004dec <u8g2_SetFont>
						utoa(Solder.T_Measured, buffer, 10);
 8003714:	4b9b      	ldr	r3, [pc, #620]	; (8003984 <displaiInit+0x708>)
 8003716:	7858      	ldrb	r0, [r3, #1]
 8003718:	4d99      	ldr	r5, [pc, #612]	; (8003980 <displaiInit+0x704>)
 800371a:	220a      	movs	r2, #10
 800371c:	0029      	movs	r1, r5
 800371e:	f002 fa27 	bl	8005b70 <utoa>
						u8g2_DrawStr(&u8g2, 35, 39, buffer);
 8003722:	002b      	movs	r3, r5
 8003724:	2227      	movs	r2, #39	; 0x27
 8003726:	2123      	movs	r1, #35	; 0x23
 8003728:	0020      	movs	r0, r4
 800372a:	f001 fb19 	bl	8004d60 <u8g2_DrawStr>
						break;
 800372e:	e5be      	b.n	80032ae <displaiInit+0x32>
						u8g2_DrawHLine(&u8g2, 85, 43, 42);
 8003730:	232a      	movs	r3, #42	; 0x2a
 8003732:	222b      	movs	r2, #43	; 0x2b
 8003734:	2155      	movs	r1, #85	; 0x55
 8003736:	488e      	ldr	r0, [pc, #568]	; (8003970 <displaiInit+0x6f4>)
 8003738:	f001 fbfe 	bl	8004f38 <u8g2_DrawHLine>
 800373c:	e7bc      	b.n	80036b8 <displaiInit+0x43c>
							u8g2_DrawHLine(&u8g2, 42, 43, 44);
 800373e:	332a      	adds	r3, #42	; 0x2a
 8003740:	222b      	movs	r2, #43	; 0x2b
 8003742:	212a      	movs	r1, #42	; 0x2a
 8003744:	488a      	ldr	r0, [pc, #552]	; (8003970 <displaiInit+0x6f4>)
 8003746:	f001 fbf7 	bl	8004f38 <u8g2_DrawHLine>
 800374a:	e7bf      	b.n	80036cc <displaiInit+0x450>
					u8g2_DrawHLine(&u8g2, 42, 43, 44);
 800374c:	4c88      	ldr	r4, [pc, #544]	; (8003970 <displaiInit+0x6f4>)
 800374e:	232c      	movs	r3, #44	; 0x2c
 8003750:	222b      	movs	r2, #43	; 0x2b
 8003752:	212a      	movs	r1, #42	; 0x2a
 8003754:	0020      	movs	r0, r4
 8003756:	f001 fbef 	bl	8004f38 <u8g2_DrawHLine>
					u8g2_DrawHLine(&u8g2, 85, 43, 42);
 800375a:	232a      	movs	r3, #42	; 0x2a
 800375c:	222b      	movs	r2, #43	; 0x2b
 800375e:	2155      	movs	r1, #85	; 0x55
 8003760:	0020      	movs	r0, r4
 8003762:	f001 fbe9 	bl	8004f38 <u8g2_DrawHLine>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 8003766:	4984      	ldr	r1, [pc, #528]	; (8003978 <displaiInit+0x6fc>)
 8003768:	0020      	movs	r0, r4
 800376a:	f001 fb3f 	bl	8004dec <u8g2_SetFont>
					if (Station.MoveDetect == 1){
 800376e:	4b81      	ldr	r3, [pc, #516]	; (8003974 <displaiInit+0x6f8>)
 8003770:	78db      	ldrb	r3, [r3, #3]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d055      	beq.n	8003822 <displaiInit+0x5a6>
						utoa(Solder.T_Measured, buffer, 10);
 8003776:	4b83      	ldr	r3, [pc, #524]	; (8003984 <displaiInit+0x708>)
 8003778:	7858      	ldrb	r0, [r3, #1]
 800377a:	4d81      	ldr	r5, [pc, #516]	; (8003980 <displaiInit+0x704>)
 800377c:	220a      	movs	r2, #10
 800377e:	0029      	movs	r1, r5
 8003780:	f002 f9f6 	bl	8005b70 <utoa>
						u8g2_DrawStr(&u8g2, 5, 39, buffer);
 8003784:	4c7a      	ldr	r4, [pc, #488]	; (8003970 <displaiInit+0x6f4>)
 8003786:	002b      	movs	r3, r5
 8003788:	2227      	movs	r2, #39	; 0x27
 800378a:	2105      	movs	r1, #5
 800378c:	0020      	movs	r0, r4
 800378e:	f001 fae7 	bl	8004d60 <u8g2_DrawStr>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8003792:	497d      	ldr	r1, [pc, #500]	; (8003988 <displaiInit+0x70c>)
 8003794:	0020      	movs	r0, r4
 8003796:	f001 fb29 	bl	8004dec <u8g2_SetFont>
						u8g2_DrawStr(&u8g2, 115, 40, "<");
 800379a:	4b7c      	ldr	r3, [pc, #496]	; (800398c <displaiInit+0x710>)
 800379c:	2228      	movs	r2, #40	; 0x28
 800379e:	2173      	movs	r1, #115	; 0x73
 80037a0:	0020      	movs	r0, r4
 80037a2:	f001 fadd 	bl	8004d60 <u8g2_DrawStr>
					u8g2_DrawCircle(&u8g2, 64, 14, 2, U8G2_DRAW_ALL);
 80037a6:	4c72      	ldr	r4, [pc, #456]	; (8003970 <displaiInit+0x6f4>)
 80037a8:	230f      	movs	r3, #15
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	3b0d      	subs	r3, #13
 80037ae:	220e      	movs	r2, #14
 80037b0:	2140      	movs	r1, #64	; 0x40
 80037b2:	0020      	movs	r0, r4
 80037b4:	f000 ffc8 	bl	8004748 <u8g2_DrawCircle>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 80037b8:	4973      	ldr	r1, [pc, #460]	; (8003988 <displaiInit+0x70c>)
 80037ba:	0020      	movs	r0, r4
 80037bc:	f001 fb16 	bl	8004dec <u8g2_SetFont>
					u8g2_DrawStr(&u8g2, 75, 20, (Solder.Status)? "on" : "off");
 80037c0:	4b70      	ldr	r3, [pc, #448]	; (8003984 <displaiInit+0x708>)
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d046      	beq.n	8003856 <displaiInit+0x5da>
 80037c8:	4b71      	ldr	r3, [pc, #452]	; (8003990 <displaiInit+0x714>)
 80037ca:	4c69      	ldr	r4, [pc, #420]	; (8003970 <displaiInit+0x6f4>)
 80037cc:	2214      	movs	r2, #20
 80037ce:	214b      	movs	r1, #75	; 0x4b
 80037d0:	0020      	movs	r0, r4
 80037d2:	f001 fac5 	bl	8004d60 <u8g2_DrawStr>
					u8g2_DrawStr(&u8g2, 75, 30, "Set:");
 80037d6:	4b6f      	ldr	r3, [pc, #444]	; (8003994 <displaiInit+0x718>)
 80037d8:	221e      	movs	r2, #30
 80037da:	214b      	movs	r1, #75	; 0x4b
 80037dc:	0020      	movs	r0, r4
 80037de:	f001 fabf 	bl	8004d60 <u8g2_DrawStr>
					utoa(Solder.T_Set, buffer, 10);
 80037e2:	4e68      	ldr	r6, [pc, #416]	; (8003984 <displaiInit+0x708>)
 80037e4:	2302      	movs	r3, #2
 80037e6:	5ef0      	ldrsh	r0, [r6, r3]
 80037e8:	4d65      	ldr	r5, [pc, #404]	; (8003980 <displaiInit+0x704>)
 80037ea:	220a      	movs	r2, #10
 80037ec:	0029      	movs	r1, r5
 80037ee:	f002 f9bf 	bl	8005b70 <utoa>
					u8g2_DrawStr(&u8g2, 100, 30, buffer);
 80037f2:	002b      	movs	r3, r5
 80037f4:	221e      	movs	r2, #30
 80037f6:	2164      	movs	r1, #100	; 0x64
 80037f8:	0020      	movs	r0, r4
 80037fa:	f001 fab1 	bl	8004d60 <u8g2_DrawStr>
					u8g2_DrawStr(&u8g2, 75, 40, "Cur:");
 80037fe:	4b66      	ldr	r3, [pc, #408]	; (8003998 <displaiInit+0x71c>)
 8003800:	2228      	movs	r2, #40	; 0x28
 8003802:	214b      	movs	r1, #75	; 0x4b
 8003804:	0020      	movs	r0, r4
 8003806:	f001 faab 	bl	8004d60 <u8g2_DrawStr>
					utoa(Solder.T_Measured, buffer, 10);
 800380a:	7870      	ldrb	r0, [r6, #1]
 800380c:	220a      	movs	r2, #10
 800380e:	0029      	movs	r1, r5
 8003810:	f002 f9ae 	bl	8005b70 <utoa>
					u8g2_DrawStr(&u8g2, 100, 40, buffer);
 8003814:	002b      	movs	r3, r5
 8003816:	2228      	movs	r2, #40	; 0x28
 8003818:	2164      	movs	r1, #100	; 0x64
 800381a:	0020      	movs	r0, r4
 800381c:	f001 faa0 	bl	8004d60 <u8g2_DrawStr>
					break;
 8003820:	e545      	b.n	80032ae <displaiInit+0x32>
						utoa(Solder.T_Set, buffer, 10);
 8003822:	4b58      	ldr	r3, [pc, #352]	; (8003984 <displaiInit+0x708>)
 8003824:	2002      	movs	r0, #2
 8003826:	5e18      	ldrsh	r0, [r3, r0]
 8003828:	4d55      	ldr	r5, [pc, #340]	; (8003980 <displaiInit+0x704>)
 800382a:	220a      	movs	r2, #10
 800382c:	0029      	movs	r1, r5
 800382e:	f002 f99f 	bl	8005b70 <utoa>
						u8g2_DrawStr(&u8g2, 5, 39, buffer);
 8003832:	4c4f      	ldr	r4, [pc, #316]	; (8003970 <displaiInit+0x6f4>)
 8003834:	002b      	movs	r3, r5
 8003836:	2227      	movs	r2, #39	; 0x27
 8003838:	2105      	movs	r1, #5
 800383a:	0020      	movs	r0, r4
 800383c:	f001 fa90 	bl	8004d60 <u8g2_DrawStr>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8003840:	4951      	ldr	r1, [pc, #324]	; (8003988 <displaiInit+0x70c>)
 8003842:	0020      	movs	r0, r4
 8003844:	f001 fad2 	bl	8004dec <u8g2_SetFont>
						u8g2_DrawStr(&u8g2, 115, 30, "<");
 8003848:	4b50      	ldr	r3, [pc, #320]	; (800398c <displaiInit+0x710>)
 800384a:	221e      	movs	r2, #30
 800384c:	2173      	movs	r1, #115	; 0x73
 800384e:	0020      	movs	r0, r4
 8003850:	f001 fa86 	bl	8004d60 <u8g2_DrawStr>
 8003854:	e7a7      	b.n	80037a6 <displaiInit+0x52a>
					u8g2_DrawStr(&u8g2, 75, 20, (Solder.Status)? "on" : "off");
 8003856:	4b51      	ldr	r3, [pc, #324]	; (800399c <displaiInit+0x720>)
 8003858:	e7b7      	b.n	80037ca <displaiInit+0x54e>
					u8g2_DrawHLine(&u8g2, 0, 43, 42);
 800385a:	4c45      	ldr	r4, [pc, #276]	; (8003970 <displaiInit+0x6f4>)
 800385c:	232a      	movs	r3, #42	; 0x2a
 800385e:	222b      	movs	r2, #43	; 0x2b
 8003860:	2100      	movs	r1, #0
 8003862:	0020      	movs	r0, r4
 8003864:	f001 fb68 	bl	8004f38 <u8g2_DrawHLine>
					u8g2_DrawHLine(&u8g2, 85, 43, 42);
 8003868:	232a      	movs	r3, #42	; 0x2a
 800386a:	222b      	movs	r2, #43	; 0x2b
 800386c:	2155      	movs	r1, #85	; 0x55
 800386e:	0020      	movs	r0, r4
 8003870:	f001 fb62 	bl	8004f38 <u8g2_DrawHLine>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB24_tr);
 8003874:	4940      	ldr	r1, [pc, #256]	; (8003978 <displaiInit+0x6fc>)
 8003876:	0020      	movs	r0, r4
 8003878:	f001 fab8 	bl	8004dec <u8g2_SetFont>
					if (Station.MoveDetect == 1){
 800387c:	4b3d      	ldr	r3, [pc, #244]	; (8003974 <displaiInit+0x6f8>)
 800387e:	78db      	ldrb	r3, [r3, #3]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d055      	beq.n	8003930 <displaiInit+0x6b4>
						utoa(Fen.T_Measured, buffer, 10);
 8003884:	4b3d      	ldr	r3, [pc, #244]	; (800397c <displaiInit+0x700>)
 8003886:	7998      	ldrb	r0, [r3, #6]
 8003888:	4d3d      	ldr	r5, [pc, #244]	; (8003980 <displaiInit+0x704>)
 800388a:	220a      	movs	r2, #10
 800388c:	0029      	movs	r1, r5
 800388e:	f002 f96f 	bl	8005b70 <utoa>
						u8g2_DrawStr(&u8g2, 60, 39, buffer);
 8003892:	4c37      	ldr	r4, [pc, #220]	; (8003970 <displaiInit+0x6f4>)
 8003894:	002b      	movs	r3, r5
 8003896:	2227      	movs	r2, #39	; 0x27
 8003898:	213c      	movs	r1, #60	; 0x3c
 800389a:	0020      	movs	r0, r4
 800389c:	f001 fa60 	bl	8004d60 <u8g2_DrawStr>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 80038a0:	4939      	ldr	r1, [pc, #228]	; (8003988 <displaiInit+0x70c>)
 80038a2:	0020      	movs	r0, r4
 80038a4:	f001 faa2 	bl	8004dec <u8g2_SetFont>
						u8g2_DrawStr(&u8g2, 45, 40, "<");
 80038a8:	4b38      	ldr	r3, [pc, #224]	; (800398c <displaiInit+0x710>)
 80038aa:	2228      	movs	r2, #40	; 0x28
 80038ac:	212d      	movs	r1, #45	; 0x2d
 80038ae:	0020      	movs	r0, r4
 80038b0:	f001 fa56 	bl	8004d60 <u8g2_DrawStr>
					u8g2_DrawCircle(&u8g2, 119, 14, 2, U8G2_DRAW_ALL);
 80038b4:	4c2e      	ldr	r4, [pc, #184]	; (8003970 <displaiInit+0x6f4>)
 80038b6:	230f      	movs	r3, #15
 80038b8:	9300      	str	r3, [sp, #0]
 80038ba:	3b0d      	subs	r3, #13
 80038bc:	220e      	movs	r2, #14
 80038be:	2177      	movs	r1, #119	; 0x77
 80038c0:	0020      	movs	r0, r4
 80038c2:	f000 ff41 	bl	8004748 <u8g2_DrawCircle>
					u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 80038c6:	4930      	ldr	r1, [pc, #192]	; (8003988 <displaiInit+0x70c>)
 80038c8:	0020      	movs	r0, r4
 80038ca:	f001 fa8f 	bl	8004dec <u8g2_SetFont>
					u8g2_DrawStr(&u8g2, 5, 20, (Fen.Status)? "on" : "off");
 80038ce:	4b2b      	ldr	r3, [pc, #172]	; (800397c <displaiInit+0x700>)
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d046      	beq.n	8003964 <displaiInit+0x6e8>
 80038d6:	4b2e      	ldr	r3, [pc, #184]	; (8003990 <displaiInit+0x714>)
 80038d8:	4c25      	ldr	r4, [pc, #148]	; (8003970 <displaiInit+0x6f4>)
 80038da:	2214      	movs	r2, #20
 80038dc:	2105      	movs	r1, #5
 80038de:	0020      	movs	r0, r4
 80038e0:	f001 fa3e 	bl	8004d60 <u8g2_DrawStr>
					u8g2_DrawStr(&u8g2, 5, 30, "Set:");
 80038e4:	4b2b      	ldr	r3, [pc, #172]	; (8003994 <displaiInit+0x718>)
 80038e6:	221e      	movs	r2, #30
 80038e8:	2105      	movs	r1, #5
 80038ea:	0020      	movs	r0, r4
 80038ec:	f001 fa38 	bl	8004d60 <u8g2_DrawStr>
					utoa(Fen.T_Set, buffer, 10);
 80038f0:	4e22      	ldr	r6, [pc, #136]	; (800397c <displaiInit+0x700>)
 80038f2:	2308      	movs	r3, #8
 80038f4:	5ef0      	ldrsh	r0, [r6, r3]
 80038f6:	4d22      	ldr	r5, [pc, #136]	; (8003980 <displaiInit+0x704>)
 80038f8:	220a      	movs	r2, #10
 80038fa:	0029      	movs	r1, r5
 80038fc:	f002 f938 	bl	8005b70 <utoa>
					u8g2_DrawStr(&u8g2, 30, 30, buffer);
 8003900:	002b      	movs	r3, r5
 8003902:	221e      	movs	r2, #30
 8003904:	211e      	movs	r1, #30
 8003906:	0020      	movs	r0, r4
 8003908:	f001 fa2a 	bl	8004d60 <u8g2_DrawStr>
					u8g2_DrawStr(&u8g2, 5, 40, "Cur:");
 800390c:	4b22      	ldr	r3, [pc, #136]	; (8003998 <displaiInit+0x71c>)
 800390e:	2228      	movs	r2, #40	; 0x28
 8003910:	2105      	movs	r1, #5
 8003912:	0020      	movs	r0, r4
 8003914:	f001 fa24 	bl	8004d60 <u8g2_DrawStr>
					utoa(Fen.T_Measured, buffer, 10);
 8003918:	79b0      	ldrb	r0, [r6, #6]
 800391a:	220a      	movs	r2, #10
 800391c:	0029      	movs	r1, r5
 800391e:	f002 f927 	bl	8005b70 <utoa>
					u8g2_DrawStr(&u8g2, 30, 40, buffer);
 8003922:	002b      	movs	r3, r5
 8003924:	2228      	movs	r2, #40	; 0x28
 8003926:	211e      	movs	r1, #30
 8003928:	0020      	movs	r0, r4
 800392a:	f001 fa19 	bl	8004d60 <u8g2_DrawStr>
					break;
 800392e:	e4be      	b.n	80032ae <displaiInit+0x32>
						utoa(Fen.T_Set, buffer, 10);
 8003930:	4b12      	ldr	r3, [pc, #72]	; (800397c <displaiInit+0x700>)
 8003932:	2008      	movs	r0, #8
 8003934:	5e18      	ldrsh	r0, [r3, r0]
 8003936:	4d12      	ldr	r5, [pc, #72]	; (8003980 <displaiInit+0x704>)
 8003938:	220a      	movs	r2, #10
 800393a:	0029      	movs	r1, r5
 800393c:	f002 f918 	bl	8005b70 <utoa>
						u8g2_DrawStr(&u8g2, 60, 39, buffer);
 8003940:	4c0b      	ldr	r4, [pc, #44]	; (8003970 <displaiInit+0x6f4>)
 8003942:	002b      	movs	r3, r5
 8003944:	2227      	movs	r2, #39	; 0x27
 8003946:	213c      	movs	r1, #60	; 0x3c
 8003948:	0020      	movs	r0, r4
 800394a:	f001 fa09 	bl	8004d60 <u8g2_DrawStr>
						u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 800394e:	490e      	ldr	r1, [pc, #56]	; (8003988 <displaiInit+0x70c>)
 8003950:	0020      	movs	r0, r4
 8003952:	f001 fa4b 	bl	8004dec <u8g2_SetFont>
						u8g2_DrawStr(&u8g2, 45, 30, "<");
 8003956:	4b0d      	ldr	r3, [pc, #52]	; (800398c <displaiInit+0x710>)
 8003958:	221e      	movs	r2, #30
 800395a:	212d      	movs	r1, #45	; 0x2d
 800395c:	0020      	movs	r0, r4
 800395e:	f001 f9ff 	bl	8004d60 <u8g2_DrawStr>
 8003962:	e7a7      	b.n	80038b4 <displaiInit+0x638>
					u8g2_DrawStr(&u8g2, 5, 20, (Fen.Status)? "on" : "off");
 8003964:	4b0d      	ldr	r3, [pc, #52]	; (800399c <displaiInit+0x720>)
 8003966:	e7b7      	b.n	80038d8 <displaiInit+0x65c>
					u8g2_DrawStr(&u8g2, 5, 20, (FenFan.Status)? "on" : "off");
 8003968:	4b0c      	ldr	r3, [pc, #48]	; (800399c <displaiInit+0x720>)
 800396a:	e59b      	b.n	80034a4 <displaiInit+0x228>
}
 800396c:	b004      	add	sp, #16
 800396e:	bd70      	pop	{r4, r5, r6, pc}
 8003970:	2000032c 	.word	0x2000032c
 8003974:	2000040c 	.word	0x2000040c
 8003978:	08006c0c 	.word	0x08006c0c
 800397c:	200002bc 	.word	0x200002bc
 8003980:	200001a0 	.word	0x200001a0
 8003984:	200003b4 	.word	0x200003b4
 8003988:	08005ca8 	.word	0x08005ca8
 800398c:	08005c50 	.word	0x08005c50
 8003990:	08005c04 	.word	0x08005c04
 8003994:	08005c54 	.word	0x08005c54
 8003998:	08005c5c 	.word	0x08005c5c
 800399c:	08005c08 	.word	0x08005c08

080039a0 <StationConfig>:


void StationConfig ()
{
 80039a0:	b510      	push	{r4, lr}
	Station.IE &= ~(RollBall_IE + Gerkon_IE);
 80039a2:	4b18      	ldr	r3, [pc, #96]	; (8003a04 <StationConfig+0x64>)
 80039a4:	781a      	ldrb	r2, [r3, #0]
 80039a6:	2111      	movs	r1, #17
 80039a8:	438a      	bics	r2, r1
 80039aa:	701a      	strb	r2, [r3, #0]
	Station.Step = 1;
 80039ac:	2201      	movs	r2, #1
 80039ae:	709a      	strb	r2, [r3, #2]
	enc0.htim = &htim3;
 80039b0:	4a15      	ldr	r2, [pc, #84]	; (8003a08 <StationConfig+0x68>)
 80039b2:	4b16      	ldr	r3, [pc, #88]	; (8003a0c <StationConfig+0x6c>)
 80039b4:	609a      	str	r2, [r3, #8]

	Solder.htim 	= &htim1;
 80039b6:	4b16      	ldr	r3, [pc, #88]	; (8003a10 <StationConfig+0x70>)
 80039b8:	4916      	ldr	r1, [pc, #88]	; (8003a14 <StationConfig+0x74>)
 80039ba:	6099      	str	r1, [r3, #8]
	Solder.Channel 	= TIM_CHANNEL_1;
 80039bc:	2200      	movs	r2, #0
 80039be:	60da      	str	r2, [r3, #12]
	Solder.MaxPower = 95;
 80039c0:	205f      	movs	r0, #95	; 0x5f
 80039c2:	7418      	strb	r0, [r3, #16]
	Solder.T_Min	= 0;
 80039c4:	719a      	strb	r2, [r3, #6]
	Solder.T_Max	= 450;
 80039c6:	3064      	adds	r0, #100	; 0x64
 80039c8:	30ff      	adds	r0, #255	; 0xff
 80039ca:	8098      	strh	r0, [r3, #4]


	Fen.htim 		= &htim14;
 80039cc:	4b12      	ldr	r3, [pc, #72]	; (8003a18 <StationConfig+0x78>)
 80039ce:	4c13      	ldr	r4, [pc, #76]	; (8003a1c <StationConfig+0x7c>)
 80039d0:	619c      	str	r4, [r3, #24]
	Fen.Channel 	= TIM_CHANNEL_1;
 80039d2:	61da      	str	r2, [r3, #28]
	Fen.MaxPower 	= 30;
 80039d4:	241e      	movs	r4, #30
 80039d6:	739c      	strb	r4, [r3, #14]
	Fen.T_Min		= 0;
 80039d8:	731a      	strb	r2, [r3, #12]
	Fen.T_Max		= 450;
 80039da:	8158      	strh	r0, [r3, #10]
	Fen.T_FanOff	= 50;
 80039dc:	3232      	adds	r2, #50	; 0x32
 80039de:	735a      	strb	r2, [r3, #13]


	FenFan.htim 	= &htim1;
 80039e0:	4c0f      	ldr	r4, [pc, #60]	; (8003a20 <StationConfig+0x80>)
 80039e2:	60a1      	str	r1, [r4, #8]
	FenFan.Channel 	= TIM_CHANNEL_2;
 80039e4:	2304      	movs	r3, #4
 80039e6:	60e3      	str	r3, [r4, #12]
	FenFan.P_Min	= 25;
 80039e8:	3315      	adds	r3, #21
 80039ea:	7163      	strb	r3, [r4, #5]
	FenFan.P_Max	= 100;
 80039ec:	334b      	adds	r3, #75	; 0x4b
 80039ee:	7123      	strb	r3, [r4, #4]

	FenFan.FanStep = FenFanPWM_T.Init.Period/100;
 80039f0:	68c8      	ldr	r0, [r1, #12]
 80039f2:	2164      	movs	r1, #100	; 0x64
 80039f4:	f7fc fb88 	bl	8000108 <__udivsi3>
 80039f8:	8220      	strh	r0, [r4, #16]

	ADCData.step = (float)3300/4095;
 80039fa:	4a0a      	ldr	r2, [pc, #40]	; (8003a24 <StationConfig+0x84>)
 80039fc:	4b0a      	ldr	r3, [pc, #40]	; (8003a28 <StationConfig+0x88>)
 80039fe:	67da      	str	r2, [r3, #124]	; 0x7c



}
 8003a00:	bd10      	pop	{r4, pc}
 8003a02:	46c0      	nop			; (mov r8, r8)
 8003a04:	2000040c 	.word	0x2000040c
 8003a08:	20000660 	.word	0x20000660
 8003a0c:	200002dc 	.word	0x200002dc
 8003a10:	200003b4 	.word	0x200003b4
 8003a14:	200006a0 	.word	0x200006a0
 8003a18:	200002bc 	.word	0x200002bc
 8003a1c:	20000418 	.word	0x20000418
 8003a20:	20000318 	.word	0x20000318
 8003a24:	3f4e4ce5 	.word	0x3f4e4ce5
 8003a28:	20000230 	.word	0x20000230

08003a2c <test>:

void test()
{
	switch(Station.WorkMod){
 8003a2c:	4b12      	ldr	r3, [pc, #72]	; (8003a78 <test+0x4c>)
 8003a2e:	785b      	ldrb	r3, [r3, #1]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d011      	beq.n	8003a58 <test+0x2c>
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d002      	beq.n	8003a3e <test+0x12>
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d014      	beq.n	8003a66 <test+0x3a>
		case SpecMod:

			break;

	}
}
 8003a3c:	4770      	bx	lr
			Solder.htim->Instance->CCR1 =Solder.T_Set;
 8003a3e:	4b0f      	ldr	r3, [pc, #60]	; (8003a7c <test+0x50>)
 8003a40:	689a      	ldr	r2, [r3, #8]
 8003a42:	6811      	ldr	r1, [r2, #0]
 8003a44:	2002      	movs	r0, #2
 8003a46:	5e1b      	ldrsh	r3, [r3, r0]
 8003a48:	634b      	str	r3, [r1, #52]	; 0x34
			Solder.htim->Instance->CCR3 =Solder.T_Set +(Solder.htim->Init.Period - Solder.T_Set)/2;
 8003a4a:	6811      	ldr	r1, [r2, #0]
 8003a4c:	68d2      	ldr	r2, [r2, #12]
 8003a4e:	1ad2      	subs	r2, r2, r3
 8003a50:	0852      	lsrs	r2, r2, #1
 8003a52:	189b      	adds	r3, r3, r2
 8003a54:	63cb      	str	r3, [r1, #60]	; 0x3c
			break;
 8003a56:	e7f1      	b.n	8003a3c <test+0x10>
			Fen.DimmerValue = Fen.T_Set*100;
 8003a58:	4a09      	ldr	r2, [pc, #36]	; (8003a80 <test+0x54>)
 8003a5a:	2108      	movs	r1, #8
 8003a5c:	5e53      	ldrsh	r3, [r2, r1]
 8003a5e:	2164      	movs	r1, #100	; 0x64
 8003a60:	434b      	muls	r3, r1
 8003a62:	8093      	strh	r3, [r2, #4]
			break;
 8003a64:	e7ea      	b.n	8003a3c <test+0x10>
			FenFan.htim->Instance->CCR2 = FenFan.P_Set * FenFan.FanStep;
 8003a66:	4a07      	ldr	r2, [pc, #28]	; (8003a84 <test+0x58>)
 8003a68:	6893      	ldr	r3, [r2, #8]
 8003a6a:	6819      	ldr	r1, [r3, #0]
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	5ed0      	ldrsh	r0, [r2, r3]
 8003a70:	8a13      	ldrh	r3, [r2, #16]
 8003a72:	4343      	muls	r3, r0
 8003a74:	638b      	str	r3, [r1, #56]	; 0x38
}
 8003a76:	e7e1      	b.n	8003a3c <test+0x10>
 8003a78:	2000040c 	.word	0x2000040c
 8003a7c:	200003b4 	.word	0x200003b4
 8003a80:	200002bc 	.word	0x200002bc
 8003a84:	20000318 	.word	0x20000318

08003a88 <adc_to_t>:

void adc_to_t(){
 8003a88:	b510      	push	{r4, lr}
	Solder.T_Measured = ADCData.buffer[ADCData.bufferCaunt];// * ADCData.step*100;
 8003a8a:	4a12      	ldr	r2, [pc, #72]	; (8003ad4 <adc_to_t+0x4c>)
 8003a8c:	2378      	movs	r3, #120	; 0x78
 8003a8e:	5cd3      	ldrb	r3, [r2, r3]
 8003a90:	0099      	lsls	r1, r3, #2
 8003a92:	5888      	ldr	r0, [r1, r2]
 8003a94:	4910      	ldr	r1, [pc, #64]	; (8003ad8 <adc_to_t+0x50>)
 8003a96:	7048      	strb	r0, [r1, #1]
	Fen.T_Measured = ADCData.buffer[ADCData.bufferCaunt+1];// * ADCData.step*100;
 8003a98:	1c59      	adds	r1, r3, #1
 8003a9a:	0089      	lsls	r1, r1, #2
 8003a9c:	5888      	ldr	r0, [r1, r2]
 8003a9e:	490f      	ldr	r1, [pc, #60]	; (8003adc <adc_to_t+0x54>)
 8003aa0:	7188      	strb	r0, [r1, #6]
//Station.CPUtemperature = ((uint32_t) *TEMP30_CAL_ADDR
//- ((uint32_t) ADCData.buffer[ADCData.bufferCaunt+2] * VDD_APPLI / VDD_CALIB)) * 1000;

//Station.CPUtemperature = ((uint32_t) *TEMP30_CAL_ADDR - ADCData.buffer[ADCData.bufferCaunt+2]*ADCData.step);
//Station.CPUtemperature = (Station.CPUtemperature / AVG_SLOPE) + 30;
	Station.CPUtemperature = (1325 - ADCData.buffer[ADCData.bufferCaunt+2]*ADCData.step)*1000;
 8003aa2:	3302      	adds	r3, #2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	5898      	ldr	r0, [r3, r2]
 8003aa8:	6fd4      	ldr	r4, [r2, #124]	; 0x7c
 8003aaa:	f7fc ff7f 	bl	80009ac <__aeabi_ui2f>
 8003aae:	1c21      	adds	r1, r4, #0
 8003ab0:	f7fc fca0 	bl	80003f4 <__aeabi_fmul>
 8003ab4:	1c01      	adds	r1, r0, #0
 8003ab6:	480a      	ldr	r0, [pc, #40]	; (8003ae0 <adc_to_t+0x58>)
 8003ab8:	f7fc fdbc 	bl	8000634 <__aeabi_fsub>
 8003abc:	4909      	ldr	r1, [pc, #36]	; (8003ae4 <adc_to_t+0x5c>)
 8003abe:	f7fc fc99 	bl	80003f4 <__aeabi_fmul>
 8003ac2:	f7fc ff53 	bl	800096c <__aeabi_f2iz>
	Station.CPUtemperature = (Station.CPUtemperature /4200) + 30;
 8003ac6:	4908      	ldr	r1, [pc, #32]	; (8003ae8 <adc_to_t+0x60>)
 8003ac8:	f7fc fba8 	bl	800021c <__divsi3>
 8003acc:	301e      	adds	r0, #30
 8003ace:	4b07      	ldr	r3, [pc, #28]	; (8003aec <adc_to_t+0x64>)
 8003ad0:	6098      	str	r0, [r3, #8]
///

}
 8003ad2:	bd10      	pop	{r4, pc}
 8003ad4:	20000230 	.word	0x20000230
 8003ad8:	200003b4 	.word	0x200003b4
 8003adc:	200002bc 	.word	0x200002bc
 8003ae0:	44a5a000 	.word	0x44a5a000
 8003ae4:	447a0000 	.word	0x447a0000
 8003ae8:	00001068 	.word	0x00001068
 8003aec:	2000040c 	.word	0x2000040c

08003af0 <SetValue>:

void SetValue(uint16_t Value){
	switch(Station.WorkMod){
 8003af0:	4b21      	ldr	r3, [pc, #132]	; (8003b78 <SetValue+0x88>)
 8003af2:	785b      	ldrb	r3, [r3, #1]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d014      	beq.n	8003b22 <SetValue+0x32>
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d004      	beq.n	8003b06 <SetValue+0x16>
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d023      	beq.n	8003b48 <SetValue+0x58>
 8003b00:	2b03      	cmp	r3, #3
 8003b02:	d034      	beq.n	8003b6e <SetValue+0x7e>
			break;
		case SpecMod:
			SMtemp += Value;
			break;
	}
}
 8003b04:	4770      	bx	lr
			Solder.T_Set += Value*100;
 8003b06:	2364      	movs	r3, #100	; 0x64
 8003b08:	4358      	muls	r0, r3
 8003b0a:	b280      	uxth	r0, r0
 8003b0c:	4b1b      	ldr	r3, [pc, #108]	; (8003b7c <SetValue+0x8c>)
 8003b0e:	885a      	ldrh	r2, [r3, #2]
 8003b10:	1880      	adds	r0, r0, r2
 8003b12:	b200      	sxth	r0, r0
 8003b14:	8058      	strh	r0, [r3, #2]
			if(Solder.T_Set <= Solder.T_Min) Solder.T_Set = Solder.T_Min;
 8003b16:	799b      	ldrb	r3, [r3, #6]
 8003b18:	4298      	cmp	r0, r3
 8003b1a:	dcf3      	bgt.n	8003b04 <SetValue+0x14>
 8003b1c:	4a17      	ldr	r2, [pc, #92]	; (8003b7c <SetValue+0x8c>)
 8003b1e:	8053      	strh	r3, [r2, #2]
 8003b20:	e7f0      	b.n	8003b04 <SetValue+0x14>
			Fen.T_Set += Value;
 8003b22:	4b17      	ldr	r3, [pc, #92]	; (8003b80 <SetValue+0x90>)
 8003b24:	891a      	ldrh	r2, [r3, #8]
 8003b26:	1880      	adds	r0, r0, r2
 8003b28:	b200      	sxth	r0, r0
 8003b2a:	8118      	strh	r0, [r3, #8]
			if(Fen.T_Set <= Fen.T_Min) Fen.T_Set = Fen.T_Min;
 8003b2c:	7b1b      	ldrb	r3, [r3, #12]
 8003b2e:	4298      	cmp	r0, r3
 8003b30:	dc01      	bgt.n	8003b36 <SetValue+0x46>
 8003b32:	4a13      	ldr	r2, [pc, #76]	; (8003b80 <SetValue+0x90>)
 8003b34:	8113      	strh	r3, [r2, #8]
			if(Fen.T_Set >= Fen.T_Max) Fen.T_Set = Fen.T_Max;
 8003b36:	4b12      	ldr	r3, [pc, #72]	; (8003b80 <SetValue+0x90>)
 8003b38:	2108      	movs	r1, #8
 8003b3a:	5e5a      	ldrsh	r2, [r3, r1]
 8003b3c:	895b      	ldrh	r3, [r3, #10]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	dbe0      	blt.n	8003b04 <SetValue+0x14>
 8003b42:	4a0f      	ldr	r2, [pc, #60]	; (8003b80 <SetValue+0x90>)
 8003b44:	8113      	strh	r3, [r2, #8]
 8003b46:	e7dd      	b.n	8003b04 <SetValue+0x14>
			FenFan.P_Set += Value;
 8003b48:	4b0e      	ldr	r3, [pc, #56]	; (8003b84 <SetValue+0x94>)
 8003b4a:	885a      	ldrh	r2, [r3, #2]
 8003b4c:	1880      	adds	r0, r0, r2
 8003b4e:	b200      	sxth	r0, r0
 8003b50:	8058      	strh	r0, [r3, #2]
			if(FenFan.P_Set <= FenFan.P_Min) FenFan.P_Set = FenFan.P_Min;
 8003b52:	795b      	ldrb	r3, [r3, #5]
 8003b54:	4298      	cmp	r0, r3
 8003b56:	dc01      	bgt.n	8003b5c <SetValue+0x6c>
 8003b58:	4a0a      	ldr	r2, [pc, #40]	; (8003b84 <SetValue+0x94>)
 8003b5a:	8053      	strh	r3, [r2, #2]
			if(FenFan.P_Set >= FenFan.P_Max) FenFan.P_Set = FenFan.P_Max;
 8003b5c:	4b09      	ldr	r3, [pc, #36]	; (8003b84 <SetValue+0x94>)
 8003b5e:	2102      	movs	r1, #2
 8003b60:	5e5a      	ldrsh	r2, [r3, r1]
 8003b62:	791b      	ldrb	r3, [r3, #4]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	dbcd      	blt.n	8003b04 <SetValue+0x14>
 8003b68:	4a06      	ldr	r2, [pc, #24]	; (8003b84 <SetValue+0x94>)
 8003b6a:	8053      	strh	r3, [r2, #2]
 8003b6c:	e7ca      	b.n	8003b04 <SetValue+0x14>
			SMtemp += Value;
 8003b6e:	4b06      	ldr	r3, [pc, #24]	; (8003b88 <SetValue+0x98>)
 8003b70:	881a      	ldrh	r2, [r3, #0]
 8003b72:	1880      	adds	r0, r0, r2
 8003b74:	8018      	strh	r0, [r3, #0]
}
 8003b76:	e7c5      	b.n	8003b04 <SetValue+0x14>
 8003b78:	2000040c 	.word	0x2000040c
 8003b7c:	200003b4 	.word	0x200003b4
 8003b80:	200002bc 	.word	0x200002bc
 8003b84:	20000318 	.word	0x20000318
 8003b88:	200002b8 	.word	0x200002b8

08003b8c <MoweDetect>:
	ADCData.Sfen 	/= sizeof(ADCData.buffer)/3;
	ADCData.Ssolder /= sizeof(ADCData.buffer)/3;
	ADCData.Ssensor /= sizeof(ADCData.buffer)/3;
}

void MoweDetect(){
 8003b8c:	b570      	push	{r4, r5, r6, lr}
	DispleiMod =1;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	4a09      	ldr	r2, [pc, #36]	; (8003bb8 <MoweDetect+0x2c>)
 8003b92:	7013      	strb	r3, [r2, #0]
	Station.MoveDetect = 1;
 8003b94:	4a09      	ldr	r2, [pc, #36]	; (8003bbc <MoweDetect+0x30>)
 8003b96:	70d3      	strb	r3, [r2, #3]
	HAL_RTC_GetTime(&hrtc, &Point[2].sTime, RTC_FORMAT_BCD);
 8003b98:	4c09      	ldr	r4, [pc, #36]	; (8003bc0 <MoweDetect+0x34>)
 8003b9a:	0021      	movs	r1, r4
 8003b9c:	3130      	adds	r1, #48	; 0x30
 8003b9e:	4d09      	ldr	r5, [pc, #36]	; (8003bc4 <MoweDetect+0x38>)
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	0028      	movs	r0, r5
 8003ba4:	f7fe f954 	bl	8001e50 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &Point[2].sDate, RTC_FORMAT_BCD);
 8003ba8:	0021      	movs	r1, r4
 8003baa:	3144      	adds	r1, #68	; 0x44
 8003bac:	2201      	movs	r2, #1
 8003bae:	0028      	movs	r0, r5
 8003bb0:	f7fe f97a 	bl	8001ea8 <HAL_RTC_GetDate>
}
 8003bb4:	bd70      	pop	{r4, r5, r6, pc}
 8003bb6:	46c0      	nop			; (mov r8, r8)
 8003bb8:	20000025 	.word	0x20000025
 8003bbc:	2000040c 	.word	0x2000040c
 8003bc0:	20000028 	.word	0x20000028
 8003bc4:	200001ac 	.word	0x200001ac

08003bc8 <InactivityDetect>:

void InactivityDetect (){
 8003bc8:	b570      	push	{r4, r5, r6, lr}
	if(Station.MoveDetect){
 8003bca:	4b23      	ldr	r3, [pc, #140]	; (8003c58 <InactivityDetect+0x90>)
 8003bcc:	78db      	ldrb	r3, [r3, #3]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d100      	bne.n	8003bd4 <InactivityDetect+0xc>
				//slipp
			}

		}
	}
}
 8003bd2:	bd70      	pop	{r4, r5, r6, pc}
		HAL_RTC_GetTime(&hrtc, &Point[3].sTime, RTC_FORMAT_BCD);
 8003bd4:	4c21      	ldr	r4, [pc, #132]	; (8003c5c <InactivityDetect+0x94>)
 8003bd6:	0021      	movs	r1, r4
 8003bd8:	3148      	adds	r1, #72	; 0x48
 8003bda:	4d21      	ldr	r5, [pc, #132]	; (8003c60 <InactivityDetect+0x98>)
 8003bdc:	2201      	movs	r2, #1
 8003bde:	0028      	movs	r0, r5
 8003be0:	f7fe f936 	bl	8001e50 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &Point[3].sDate, RTC_FORMAT_BCD);
 8003be4:	0021      	movs	r1, r4
 8003be6:	315c      	adds	r1, #92	; 0x5c
 8003be8:	2201      	movs	r2, #1
 8003bea:	0028      	movs	r0, r5
 8003bec:	f7fe f95c 	bl	8001ea8 <HAL_RTC_GetDate>
		if(Station.MoveDetect == 1){
 8003bf0:	4b19      	ldr	r3, [pc, #100]	; (8003c58 <InactivityDetect+0x90>)
 8003bf2:	78db      	ldrb	r3, [r3, #3]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d013      	beq.n	8003c20 <InactivityDetect+0x58>
		if(Station.MoveDetect == 2){
 8003bf8:	4b17      	ldr	r3, [pc, #92]	; (8003c58 <InactivityDetect+0x90>)
 8003bfa:	78db      	ldrb	r3, [r3, #3]
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d01b      	beq.n	8003c38 <InactivityDetect+0x70>
		if(Station.MoveDetect == 3){
 8003c00:	4b15      	ldr	r3, [pc, #84]	; (8003c58 <InactivityDetect+0x90>)
 8003c02:	78db      	ldrb	r3, [r3, #3]
 8003c04:	2b03      	cmp	r3, #3
 8003c06:	d1e4      	bne.n	8003bd2 <InactivityDetect+0xa>
			if (TimePointCompare(&Point[2], &Point[3]) >= 60){
 8003c08:	4814      	ldr	r0, [pc, #80]	; (8003c5c <InactivityDetect+0x94>)
 8003c0a:	0001      	movs	r1, r0
 8003c0c:	3148      	adds	r1, #72	; 0x48
 8003c0e:	3030      	adds	r0, #48	; 0x30
 8003c10:	f7ff f8a2 	bl	8002d58 <TimePointCompare>
 8003c14:	283b      	cmp	r0, #59	; 0x3b
 8003c16:	d9dc      	bls.n	8003bd2 <InactivityDetect+0xa>
				Station.MoveDetect = 0;
 8003c18:	2200      	movs	r2, #0
 8003c1a:	4b0f      	ldr	r3, [pc, #60]	; (8003c58 <InactivityDetect+0x90>)
 8003c1c:	70da      	strb	r2, [r3, #3]
}
 8003c1e:	e7d8      	b.n	8003bd2 <InactivityDetect+0xa>
			if (TimePointCompare(&Point[2], &Point[3]) >= 2){
 8003c20:	480e      	ldr	r0, [pc, #56]	; (8003c5c <InactivityDetect+0x94>)
 8003c22:	0001      	movs	r1, r0
 8003c24:	3148      	adds	r1, #72	; 0x48
 8003c26:	3030      	adds	r0, #48	; 0x30
 8003c28:	f7ff f896 	bl	8002d58 <TimePointCompare>
 8003c2c:	2801      	cmp	r0, #1
 8003c2e:	d9e3      	bls.n	8003bf8 <InactivityDetect+0x30>
				Station.MoveDetect = 2;
 8003c30:	2202      	movs	r2, #2
 8003c32:	4b09      	ldr	r3, [pc, #36]	; (8003c58 <InactivityDetect+0x90>)
 8003c34:	70da      	strb	r2, [r3, #3]
 8003c36:	e7df      	b.n	8003bf8 <InactivityDetect+0x30>
			if (TimePointCompare(&Point[2], &Point[3]) >= 5){
 8003c38:	4808      	ldr	r0, [pc, #32]	; (8003c5c <InactivityDetect+0x94>)
 8003c3a:	0001      	movs	r1, r0
 8003c3c:	3148      	adds	r1, #72	; 0x48
 8003c3e:	3030      	adds	r0, #48	; 0x30
 8003c40:	f7ff f88a 	bl	8002d58 <TimePointCompare>
 8003c44:	2804      	cmp	r0, #4
 8003c46:	d9db      	bls.n	8003c00 <InactivityDetect+0x38>
				Station.MoveDetect = 3;
 8003c48:	2203      	movs	r2, #3
 8003c4a:	4b03      	ldr	r3, [pc, #12]	; (8003c58 <InactivityDetect+0x90>)
 8003c4c:	70da      	strb	r2, [r3, #3]
				DispleiMod =0;
 8003c4e:	2200      	movs	r2, #0
 8003c50:	4b04      	ldr	r3, [pc, #16]	; (8003c64 <InactivityDetect+0x9c>)
 8003c52:	701a      	strb	r2, [r3, #0]
 8003c54:	e7d4      	b.n	8003c00 <InactivityDetect+0x38>
 8003c56:	46c0      	nop			; (mov r8, r8)
 8003c58:	2000040c 	.word	0x2000040c
 8003c5c:	20000028 	.word	0x20000028
 8003c60:	200001ac 	.word	0x200001ac
 8003c64:	20000025 	.word	0x20000025

08003c68 <main>:
{
 8003c68:	b510      	push	{r4, lr}
  HAL_Init();
 8003c6a:	f7fc ff15 	bl	8000a98 <HAL_Init>
  SystemClock_Config();
 8003c6e:	f7ff fad3 	bl	8003218 <SystemClock_Config>
  MX_GPIO_Init();
 8003c72:	f7ff f8f3 	bl	8002e5c <MX_GPIO_Init>
  MX_DMA_Init();
 8003c76:	f7ff f96b 	bl	8002f50 <MX_DMA_Init>
  MX_ADC_Init();
 8003c7a:	f7ff f981 	bl	8002f80 <MX_ADC_Init>
  MX_TIM1_Init();
 8003c7e:	f7ff f9bb 	bl	8002ff8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8003c82:	f7ff fa13 	bl	80030ac <MX_TIM3_Init>
  MX_TIM14_Init();
 8003c86:	f7ff fa3d 	bl	8003104 <MX_TIM14_Init>
  MX_SPI1_Init();
 8003c8a:	f7ff fa6d 	bl	8003168 <MX_SPI1_Init>
  MX_RTC_Init();
 8003c8e:	f7ff fa8f 	bl	80031b0 <MX_RTC_Init>
  StationConfig ();
 8003c92:	f7ff fe85 	bl	80039a0 <StationConfig>
  u8g2_SPI_Set(&hspi1, Lcd_CS);
 8003c96:	2240      	movs	r2, #64	; 0x40
 8003c98:	491a      	ldr	r1, [pc, #104]	; (8003d04 <main+0x9c>)
 8003c9a:	481b      	ldr	r0, [pc, #108]	; (8003d08 <main+0xa0>)
 8003c9c:	f000 fbc2 	bl	8004424 <u8g2_SPI_Set>
  u8g2_Setup_st7920_s_128x64_2(&u8g2, U8G2_R0, u8xx_byte_hw_spi, u8xx_stm32_gpio_and_delay);
 8003ca0:	4c1a      	ldr	r4, [pc, #104]	; (8003d0c <main+0xa4>)
 8003ca2:	4b1b      	ldr	r3, [pc, #108]	; (8003d10 <main+0xa8>)
 8003ca4:	4a1b      	ldr	r2, [pc, #108]	; (8003d14 <main+0xac>)
 8003ca6:	491c      	ldr	r1, [pc, #112]	; (8003d18 <main+0xb0>)
 8003ca8:	0020      	movs	r0, r4
 8003caa:	f000 fd77 	bl	800479c <u8g2_Setup_st7920_s_128x64_2>
  u8g2_InitDisplay(&u8g2);
 8003cae:	0020      	movs	r0, r4
 8003cb0:	f001 febc 	bl	8005a2c <u8x8_InitDisplay>
  HAL_TIM_Encoder_Start_IT(&htim3,TIM_CHANNEL_ALL);	//start timet in encoder mod + intrrupt
 8003cb4:	2118      	movs	r1, #24
 8003cb6:	4819      	ldr	r0, [pc, #100]	; (8003d1c <main+0xb4>)
 8003cb8:	f7fe ffb0 	bl	8002c1c <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_PWM_Start_IT(&SolderPWM_T, TIM_CHANNEL_3);
 8003cbc:	2108      	movs	r1, #8
 8003cbe:	4818      	ldr	r0, [pc, #96]	; (8003d20 <main+0xb8>)
 8003cc0:	f7fe feca 	bl	8002a58 <HAL_TIM_PWM_Start_IT>
 8003cc4:	e006      	b.n	8003cd4 <main+0x6c>
		  MoweDetect();
 8003cc6:	f7ff ff61 	bl	8003b8c <MoweDetect>
 8003cca:	e012      	b.n	8003cf2 <main+0x8a>
	  adc_to_t();
 8003ccc:	f7ff fedc 	bl	8003a88 <adc_to_t>
	  displaiInit();
 8003cd0:	f7ff fad4 	bl	800327c <displaiInit>
	  SetValue(encoder(&enc0) * Station.Step);
 8003cd4:	4c13      	ldr	r4, [pc, #76]	; (8003d24 <main+0xbc>)
 8003cd6:	0020      	movs	r0, r4
 8003cd8:	f7ff f86b 	bl	8002db2 <encoder>
 8003cdc:	0003      	movs	r3, r0
 8003cde:	4a12      	ldr	r2, [pc, #72]	; (8003d28 <main+0xc0>)
 8003ce0:	7890      	ldrb	r0, [r2, #2]
 8003ce2:	4358      	muls	r0, r3
 8003ce4:	b280      	uxth	r0, r0
 8003ce6:	f7ff ff03 	bl	8003af0 <SetValue>
	  if(enc0.Difference != 0)
 8003cea:	2202      	movs	r2, #2
 8003cec:	5ea3      	ldrsh	r3, [r4, r2]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1e9      	bne.n	8003cc6 <main+0x5e>
	  InactivityDetect ();
 8003cf2:	f7ff ff69 	bl	8003bc8 <InactivityDetect>
	  if(Station.WorkMod != SpecMod) test();
 8003cf6:	4b0c      	ldr	r3, [pc, #48]	; (8003d28 <main+0xc0>)
 8003cf8:	785b      	ldrb	r3, [r3, #1]
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	d0e6      	beq.n	8003ccc <main+0x64>
 8003cfe:	f7ff fe95 	bl	8003a2c <test>
 8003d02:	e7e3      	b.n	8003ccc <main+0x64>
 8003d04:	48000400 	.word	0x48000400
 8003d08:	200001cc 	.word	0x200001cc
 8003d0c:	2000032c 	.word	0x2000032c
 8003d10:	08004441 	.word	0x08004441
 8003d14:	08004461 	.word	0x08004461
 8003d18:	08007b60 	.word	0x08007b60
 8003d1c:	20000660 	.word	0x20000660
 8003d20:	200006a0 	.word	0x200006a0
 8003d24:	200002dc 	.word	0x200002dc
 8003d28:	2000040c 	.word	0x2000040c

08003d2c <PushButton>:

uint8_t PushButton(uint8_t workMod){
 8003d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d2e:	0004      	movs	r4, r0
	if(Station.WorkMod != workMod) CountForButton = 0;
 8003d30:	4b25      	ldr	r3, [pc, #148]	; (8003dc8 <PushButton+0x9c>)
 8003d32:	785b      	ldrb	r3, [r3, #1]
 8003d34:	4283      	cmp	r3, r0
 8003d36:	d002      	beq.n	8003d3e <PushButton+0x12>
 8003d38:	2200      	movs	r2, #0
 8003d3a:	4b24      	ldr	r3, [pc, #144]	; (8003dcc <PushButton+0xa0>)
 8003d3c:	701a      	strb	r2, [r3, #0]
	if (CountForButton == 0) {
 8003d3e:	4b23      	ldr	r3, [pc, #140]	; (8003dcc <PushButton+0xa0>)
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d019      	beq.n	8003d7a <PushButton+0x4e>
		HAL_RTC_GetDate(&hrtc, &Point[0].sDate, RTC_FORMAT_BCD);
		CountForButton++;
		Station.WorkMod = workMod;
		return On;
	}else{
		HAL_RTC_GetTime(&hrtc, &Point[1].sTime, RTC_FORMAT_BCD);
 8003d46:	4d22      	ldr	r5, [pc, #136]	; (8003dd0 <PushButton+0xa4>)
 8003d48:	002e      	movs	r6, r5
 8003d4a:	3618      	adds	r6, #24
 8003d4c:	4f21      	ldr	r7, [pc, #132]	; (8003dd4 <PushButton+0xa8>)
 8003d4e:	2201      	movs	r2, #1
 8003d50:	0031      	movs	r1, r6
 8003d52:	0038      	movs	r0, r7
 8003d54:	f7fe f87c 	bl	8001e50 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &Point[1].sDate, RTC_FORMAT_BCD);
 8003d58:	0029      	movs	r1, r5
 8003d5a:	312c      	adds	r1, #44	; 0x2c
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	0038      	movs	r0, r7
 8003d60:	f7fe f8a2 	bl	8001ea8 <HAL_RTC_GetDate>
		if (TimePointCompare(&Point[0], &Point[1]) < 10){
 8003d64:	0031      	movs	r1, r6
 8003d66:	0028      	movs	r0, r5
 8003d68:	f7fe fff6 	bl	8002d58 <TimePointCompare>
 8003d6c:	2809      	cmp	r0, #9
 8003d6e:	d819      	bhi.n	8003da4 <PushButton+0x78>
			CountForButton = 0;
 8003d70:	2200      	movs	r2, #0
 8003d72:	4b16      	ldr	r3, [pc, #88]	; (8003dcc <PushButton+0xa0>)
 8003d74:	701a      	strb	r2, [r3, #0]
			return Off;
 8003d76:	2000      	movs	r0, #0
 8003d78:	e013      	b.n	8003da2 <PushButton+0x76>
		HAL_RTC_GetTime(&hrtc, &Point[0].sTime, RTC_FORMAT_BCD);
 8003d7a:	4d15      	ldr	r5, [pc, #84]	; (8003dd0 <PushButton+0xa4>)
 8003d7c:	4e15      	ldr	r6, [pc, #84]	; (8003dd4 <PushButton+0xa8>)
 8003d7e:	2201      	movs	r2, #1
 8003d80:	0029      	movs	r1, r5
 8003d82:	0030      	movs	r0, r6
 8003d84:	f7fe f864 	bl	8001e50 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &Point[0].sDate, RTC_FORMAT_BCD);
 8003d88:	0029      	movs	r1, r5
 8003d8a:	3114      	adds	r1, #20
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	0030      	movs	r0, r6
 8003d90:	f7fe f88a 	bl	8001ea8 <HAL_RTC_GetDate>
		CountForButton++;
 8003d94:	4a0d      	ldr	r2, [pc, #52]	; (8003dcc <PushButton+0xa0>)
 8003d96:	7813      	ldrb	r3, [r2, #0]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	7013      	strb	r3, [r2, #0]
		Station.WorkMod = workMod;
 8003d9c:	4b0a      	ldr	r3, [pc, #40]	; (8003dc8 <PushButton+0x9c>)
 8003d9e:	705c      	strb	r4, [r3, #1]
		return On;
 8003da0:	2001      	movs	r0, #1
			HAL_RTC_GetTime(&hrtc, &Point[0].sTime, RTC_FORMAT_BCD);
			HAL_RTC_GetDate(&hrtc, &Point[0].sDate, RTC_FORMAT_BCD);
			return On;
		}
	}
}
 8003da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			Station.WorkMod = workMod;
 8003da4:	4b08      	ldr	r3, [pc, #32]	; (8003dc8 <PushButton+0x9c>)
 8003da6:	705c      	strb	r4, [r3, #1]
			HAL_RTC_GetTime(&hrtc, &Point[0].sTime, RTC_FORMAT_BCD);
 8003da8:	4c09      	ldr	r4, [pc, #36]	; (8003dd0 <PushButton+0xa4>)
 8003daa:	4d0a      	ldr	r5, [pc, #40]	; (8003dd4 <PushButton+0xa8>)
 8003dac:	2201      	movs	r2, #1
 8003dae:	0021      	movs	r1, r4
 8003db0:	0028      	movs	r0, r5
 8003db2:	f7fe f84d 	bl	8001e50 <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &Point[0].sDate, RTC_FORMAT_BCD);
 8003db6:	0021      	movs	r1, r4
 8003db8:	3114      	adds	r1, #20
 8003dba:	2201      	movs	r2, #1
 8003dbc:	0028      	movs	r0, r5
 8003dbe:	f7fe f873 	bl	8001ea8 <HAL_RTC_GetDate>
			return On;
 8003dc2:	2001      	movs	r0, #1
 8003dc4:	e7ed      	b.n	8003da2 <PushButton+0x76>
 8003dc6:	46c0      	nop			; (mov r8, r8)
 8003dc8:	2000040c 	.word	0x2000040c
 8003dcc:	20000024 	.word	0x20000024
 8003dd0:	20000028 	.word	0x20000028
 8003dd4:	200001ac 	.word	0x200001ac

08003dd8 <SolderControl>:
		//ERROR msg
		//Sound alarm
	}
}

void SolderControl(SolderTypeDef* solder){
 8003dd8:	b510      	push	{r4, lr}
	if(solder->Status == On && solder->error == 0){
 8003dda:	7803      	ldrb	r3, [r0, #0]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d004      	beq.n	8003dea <SolderControl+0x12>
		HAL_TIM_PWM_Start_IT(&SolderPWM_T, SolderPWM_ch);
	}
	else{
		//solder->Status = OFF;
		HAL_TIM_PWM_Stop_IT(&SolderPWM_T, SolderPWM_ch);
 8003de0:	2100      	movs	r1, #0
 8003de2:	4806      	ldr	r0, [pc, #24]	; (8003dfc <SolderControl+0x24>)
 8003de4:	f7fe fe84 	bl	8002af0 <HAL_TIM_PWM_Stop_IT>
	}
}
 8003de8:	bd10      	pop	{r4, pc}
	if(solder->Status == On && solder->error == 0){
 8003dea:	79c3      	ldrb	r3, [r0, #7]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1f7      	bne.n	8003de0 <SolderControl+0x8>
		HAL_TIM_PWM_Start_IT(&SolderPWM_T, SolderPWM_ch);
 8003df0:	2100      	movs	r1, #0
 8003df2:	4802      	ldr	r0, [pc, #8]	; (8003dfc <SolderControl+0x24>)
 8003df4:	f7fe fe30 	bl	8002a58 <HAL_TIM_PWM_Start_IT>
 8003df8:	e7f6      	b.n	8003de8 <SolderControl+0x10>
 8003dfa:	46c0      	nop			; (mov r8, r8)
 8003dfc:	200006a0 	.word	0x200006a0

08003e00 <FanControl>:
	}
}

// peredelat ?
void FanControl(uint8_t status)
{
 8003e00:	b510      	push	{r4, lr}
	if (status == FanSpeedMax){
 8003e02:	4b0e      	ldr	r3, [pc, #56]	; (8003e3c <FanControl+0x3c>)
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	4283      	cmp	r3, r0
 8003e08:	d00b      	beq.n	8003e22 <FanControl+0x22>
		FenFanPWM_T.Instance->CCR2 = FenFanPWM_T.Instance->ARR;
		HAL_TIM_PWM_Start(&FenFanPWM_T, FenFanPWM_ch);
	}else if(status == Off){
 8003e0a:	2800      	cmp	r0, #0
 8003e0c:	d011      	beq.n	8003e32 <FanControl+0x32>
			HAL_TIM_PWM_Stop(&FenFanPWM_T, FenFanPWM_ch);
		}
	}
	else
	{
		FenFanPWM_T.Instance->CCR2 = FenFan.P_Set;
 8003e0e:	480c      	ldr	r0, [pc, #48]	; (8003e40 <FanControl+0x40>)
 8003e10:	6803      	ldr	r3, [r0, #0]
 8003e12:	4a0c      	ldr	r2, [pc, #48]	; (8003e44 <FanControl+0x44>)
 8003e14:	2102      	movs	r1, #2
 8003e16:	5e52      	ldrsh	r2, [r2, r1]
 8003e18:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_TIM_PWM_Start(&FenFanPWM_T, FenFanPWM_ch);
 8003e1a:	2104      	movs	r1, #4
 8003e1c:	f7fe fdac 	bl	8002978 <HAL_TIM_PWM_Start>
	}
}
 8003e20:	bd10      	pop	{r4, pc}
		FenFanPWM_T.Instance->CCR2 = FenFanPWM_T.Instance->ARR;
 8003e22:	4807      	ldr	r0, [pc, #28]	; (8003e40 <FanControl+0x40>)
 8003e24:	6803      	ldr	r3, [r0, #0]
 8003e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e28:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_TIM_PWM_Start(&FenFanPWM_T, FenFanPWM_ch);
 8003e2a:	2104      	movs	r1, #4
 8003e2c:	f7fe fda4 	bl	8002978 <HAL_TIM_PWM_Start>
 8003e30:	e7f6      	b.n	8003e20 <FanControl+0x20>
			HAL_TIM_PWM_Stop(&FenFanPWM_T, FenFanPWM_ch);
 8003e32:	2104      	movs	r1, #4
 8003e34:	4802      	ldr	r0, [pc, #8]	; (8003e40 <FanControl+0x40>)
 8003e36:	f7fe fdcb 	bl	80029d0 <HAL_TIM_PWM_Stop>
 8003e3a:	e7f1      	b.n	8003e20 <FanControl+0x20>
 8003e3c:	20000000 	.word	0x20000000
 8003e40:	200006a0 	.word	0x200006a0
 8003e44:	20000318 	.word	0x20000318

08003e48 <DimmerControl>:
{
 8003e48:	b510      	push	{r4, lr}
	if(ChStrct->Status == On && ChStrct->error == 0)
 8003e4a:	7803      	ldrb	r3, [r0, #0]
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d008      	beq.n	8003e62 <DimmerControl+0x1a>
		ChStrct->DimerStatus = OFF;
 8003e50:	2300      	movs	r3, #0
 8003e52:	7083      	strb	r3, [r0, #2]
		HAL_GPIO_WritePin(FenRelePort, FenRelePin, GPIO_PIN_RESET);
 8003e54:	2200      	movs	r2, #0
 8003e56:	2104      	movs	r1, #4
 8003e58:	2090      	movs	r0, #144	; 0x90
 8003e5a:	05c0      	lsls	r0, r0, #23
 8003e5c:	f7fd fab3 	bl	80013c6 <HAL_GPIO_WritePin>
}
 8003e60:	bd10      	pop	{r4, pc}
	if(ChStrct->Status == On && ChStrct->error == 0)
 8003e62:	7d03      	ldrb	r3, [r0, #20]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1f3      	bne.n	8003e50 <DimmerControl+0x8>
		ChStrct->DimerStatus = ON;
 8003e68:	3301      	adds	r3, #1
 8003e6a:	7083      	strb	r3, [r0, #2]
		FanControl(On);
 8003e6c:	2001      	movs	r0, #1
 8003e6e:	f7ff ffc7 	bl	8003e00 <FanControl>
		HAL_GPIO_WritePin(FenRelePort, FenRelePin, GPIO_PIN_SET);
 8003e72:	2201      	movs	r2, #1
 8003e74:	2104      	movs	r1, #4
 8003e76:	2090      	movs	r0, #144	; 0x90
 8003e78:	05c0      	lsls	r0, r0, #23
 8003e7a:	f7fd faa4 	bl	80013c6 <HAL_GPIO_WritePin>
		HAL_TIM_OnePulse_Start_IT(&DimmerTim, DimmerTimCh);
 8003e7e:	2100      	movs	r1, #0
 8003e80:	4801      	ldr	r0, [pc, #4]	; (8003e88 <DimmerControl+0x40>)
 8003e82:	f7fe fe95 	bl	8002bb0 <HAL_TIM_OnePulse_Start_IT>
 8003e86:	e7eb      	b.n	8003e60 <DimmerControl+0x18>
 8003e88:	20000418 	.word	0x20000418

08003e8c <Gerkon_Handler>:
void Gerkon_Handler(){
 8003e8c:	b510      	push	{r4, lr}
	if ((Station.IE & Gerkon_IE) && Fen.Status  ){
 8003e8e:	4b0b      	ldr	r3, [pc, #44]	; (8003ebc <Gerkon_Handler+0x30>)
 8003e90:	781b      	ldrb	r3, [r3, #0]
 8003e92:	06db      	lsls	r3, r3, #27
 8003e94:	d503      	bpl.n	8003e9e <Gerkon_Handler+0x12>
 8003e96:	4b0a      	ldr	r3, [pc, #40]	; (8003ec0 <Gerkon_Handler+0x34>)
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d100      	bne.n	8003ea0 <Gerkon_Handler+0x14>
}
 8003e9e:	bd10      	pop	{r4, pc}
		Fen.GerkonStatus = HAL_GPIO_ReadPin(Gerkon_Port, Gerkon_Pin);
 8003ea0:	2180      	movs	r1, #128	; 0x80
 8003ea2:	0149      	lsls	r1, r1, #5
 8003ea4:	2090      	movs	r0, #144	; 0x90
 8003ea6:	05c0      	lsls	r0, r0, #23
 8003ea8:	f7fd fa86 	bl	80013b8 <HAL_GPIO_ReadPin>
 8003eac:	4b04      	ldr	r3, [pc, #16]	; (8003ec0 <Gerkon_Handler+0x34>)
 8003eae:	7058      	strb	r0, [r3, #1]
		Fen.Status = Fen.GerkonStatus;
 8003eb0:	7018      	strb	r0, [r3, #0]
		DimmerControl(&Fen);
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	f7ff ffc8 	bl	8003e48 <DimmerControl>
}
 8003eb8:	e7f1      	b.n	8003e9e <Gerkon_Handler+0x12>
 8003eba:	46c0      	nop			; (mov r8, r8)
 8003ebc:	2000040c 	.word	0x2000040c
 8003ec0:	200002bc 	.word	0x200002bc

08003ec4 <ZCD_Handler>:

void ZCD_Handler()
{
	if(Fen.DimerStatus == On && Fen.error == 0){
 8003ec4:	4b08      	ldr	r3, [pc, #32]	; (8003ee8 <ZCD_Handler+0x24>)
 8003ec6:	789b      	ldrb	r3, [r3, #2]
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d000      	beq.n	8003ece <ZCD_Handler+0xa>
			Zcd = 0;
			break;
		  }*/
	}

}
 8003ecc:	4770      	bx	lr
	if(Fen.DimerStatus == On && Fen.error == 0){
 8003ece:	4b06      	ldr	r3, [pc, #24]	; (8003ee8 <ZCD_Handler+0x24>)
 8003ed0:	7d1b      	ldrb	r3, [r3, #20]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1fa      	bne.n	8003ecc <ZCD_Handler+0x8>
		Fen.htim->Instance->CR1 |= TIM_CR1_CEN;		//Timer Start
 8003ed6:	4b04      	ldr	r3, [pc, #16]	; (8003ee8 <ZCD_Handler+0x24>)
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	6813      	ldr	r3, [r2, #0]
 8003ede:	2101      	movs	r1, #1
 8003ee0:	430b      	orrs	r3, r1
 8003ee2:	6013      	str	r3, [r2, #0]
}
 8003ee4:	e7f2      	b.n	8003ecc <ZCD_Handler+0x8>
 8003ee6:	46c0      	nop			; (mov r8, r8)
 8003ee8:	200002bc 	.word	0x200002bc

08003eec <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003eec:	b510      	push	{r4, lr}
	if (Station.WorkMod != SpecMod){
 8003eee:	4b44      	ldr	r3, [pc, #272]	; (8004000 <HAL_GPIO_EXTI_Callback+0x114>)
 8003ef0:	785b      	ldrb	r3, [r3, #1]
 8003ef2:	2b03      	cmp	r3, #3
 8003ef4:	d053      	beq.n	8003f9e <HAL_GPIO_EXTI_Callback+0xb2>
		switch (GPIO_Pin){
 8003ef6:	2820      	cmp	r0, #32
 8003ef8:	d030      	beq.n	8003f5c <HAL_GPIO_EXTI_Callback+0x70>
 8003efa:	d815      	bhi.n	8003f28 <HAL_GPIO_EXTI_Callback+0x3c>
 8003efc:	2802      	cmp	r0, #2
 8003efe:	d039      	beq.n	8003f74 <HAL_GPIO_EXTI_Callback+0x88>
 8003f00:	2808      	cmp	r0, #8
 8003f02:	d028      	beq.n	8003f56 <HAL_GPIO_EXTI_Callback+0x6a>
 8003f04:	2801      	cmp	r0, #1
 8003f06:	d128      	bne.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
			case RollBall_Pin:
				if( Solder.Status && (Station.IE & RollBall_IE)){
 8003f08:	4b3e      	ldr	r3, [pc, #248]	; (8004004 <HAL_GPIO_EXTI_Callback+0x118>)
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d024      	beq.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
 8003f10:	4b3b      	ldr	r3, [pc, #236]	; (8004000 <HAL_GPIO_EXTI_Callback+0x114>)
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	07db      	lsls	r3, r3, #31
 8003f16:	d520      	bpl.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
					Solder.Status = ON;
 8003f18:	483a      	ldr	r0, [pc, #232]	; (8004004 <HAL_GPIO_EXTI_Callback+0x118>)
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	7003      	strb	r3, [r0, #0]
					SolderControl(&Solder);
 8003f1e:	f7ff ff5b 	bl	8003dd8 <SolderControl>
					MoweDetect();
 8003f22:	f7ff fe33 	bl	8003b8c <MoweDetect>
 8003f26:	e018      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
		switch (GPIO_Pin){
 8003f28:	2380      	movs	r3, #128	; 0x80
 8003f2a:	015b      	lsls	r3, r3, #5
 8003f2c:	4298      	cmp	r0, r3
 8003f2e:	d01c      	beq.n	8003f6a <HAL_GPIO_EXTI_Callback+0x7e>
 8003f30:	2380      	movs	r3, #128	; 0x80
 8003f32:	021b      	lsls	r3, r3, #8
 8003f34:	4298      	cmp	r0, r3
 8003f36:	d028      	beq.n	8003f8a <HAL_GPIO_EXTI_Callback+0x9e>
 8003f38:	2380      	movs	r3, #128	; 0x80
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	4298      	cmp	r0, r3
 8003f3e:	d10c      	bne.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
			case Gerkon_Pin:
				Gerkon_Handler();
				MoweDetect();
				break;
			case Button1_Pin:
				Solder.Status = PushButton(SolderMod);
 8003f40:	2000      	movs	r0, #0
 8003f42:	f7ff fef3 	bl	8003d2c <PushButton>
 8003f46:	4b2f      	ldr	r3, [pc, #188]	; (8004004 <HAL_GPIO_EXTI_Callback+0x118>)
 8003f48:	7018      	strb	r0, [r3, #0]
				SolderControl(&Solder);
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	f7ff ff44 	bl	8003dd8 <SolderControl>
				MoweDetect();
 8003f50:	f7ff fe1c 	bl	8003b8c <MoweDetect>
				break;
 8003f54:	e001      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
				ZCD_Handler();
 8003f56:	f7ff ffb5 	bl	8003ec4 <ZCD_Handler>
			case Button3_Pin:
				MoweDetect();
				break;
		}
	}
}
 8003f5a:	bd10      	pop	{r4, pc}
				EncoderButton_Handler(&enc0, &hrtc);
 8003f5c:	492a      	ldr	r1, [pc, #168]	; (8004008 <HAL_GPIO_EXTI_Callback+0x11c>)
 8003f5e:	482b      	ldr	r0, [pc, #172]	; (800400c <HAL_GPIO_EXTI_Callback+0x120>)
 8003f60:	f7fe ff4c 	bl	8002dfc <EncoderButton_Handler>
				MoweDetect();
 8003f64:	f7ff fe12 	bl	8003b8c <MoweDetect>
				break;
 8003f68:	e7f7      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
				Gerkon_Handler();
 8003f6a:	f7ff ff8f 	bl	8003e8c <Gerkon_Handler>
				MoweDetect();
 8003f6e:	f7ff fe0d 	bl	8003b8c <MoweDetect>
				break;
 8003f72:	e7f2      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
				Fen.Status = PushButton(FenMod);
 8003f74:	2001      	movs	r0, #1
 8003f76:	f7ff fed9 	bl	8003d2c <PushButton>
 8003f7a:	4b25      	ldr	r3, [pc, #148]	; (8004010 <HAL_GPIO_EXTI_Callback+0x124>)
 8003f7c:	7018      	strb	r0, [r3, #0]
				DimmerControl(&Fen);
 8003f7e:	0018      	movs	r0, r3
 8003f80:	f7ff ff62 	bl	8003e48 <DimmerControl>
				MoweDetect();
 8003f84:	f7ff fe02 	bl	8003b8c <MoweDetect>
				break;
 8003f88:	e7e7      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
				FenFan.Status = PushButton(FenFanMod);
 8003f8a:	2002      	movs	r0, #2
 8003f8c:	f7ff fece 	bl	8003d2c <PushButton>
 8003f90:	4b20      	ldr	r3, [pc, #128]	; (8004014 <HAL_GPIO_EXTI_Callback+0x128>)
 8003f92:	7018      	strb	r0, [r3, #0]
				FanControl(FenFan.Status);					// peredelat // not off in this place
 8003f94:	f7ff ff34 	bl	8003e00 <FanControl>
				MoweDetect();
 8003f98:	f7ff fdf8 	bl	8003b8c <MoweDetect>
				break;
 8003f9c:	e7dd      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
		switch (GPIO_Pin){
 8003f9e:	2820      	cmp	r0, #32
 8003fa0:	d01b      	beq.n	8003fda <HAL_GPIO_EXTI_Callback+0xee>
 8003fa2:	d808      	bhi.n	8003fb6 <HAL_GPIO_EXTI_Callback+0xca>
 8003fa4:	2802      	cmp	r0, #2
 8003fa6:	d024      	beq.n	8003ff2 <HAL_GPIO_EXTI_Callback+0x106>
 8003fa8:	2808      	cmp	r0, #8
 8003faa:	d013      	beq.n	8003fd4 <HAL_GPIO_EXTI_Callback+0xe8>
 8003fac:	2801      	cmp	r0, #1
 8003fae:	d1d4      	bne.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
				MoweDetect();
 8003fb0:	f7ff fdec 	bl	8003b8c <MoweDetect>
				break;
 8003fb4:	e7d1      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
		switch (GPIO_Pin){
 8003fb6:	2380      	movs	r3, #128	; 0x80
 8003fb8:	015b      	lsls	r3, r3, #5
 8003fba:	4298      	cmp	r0, r3
 8003fbc:	d016      	beq.n	8003fec <HAL_GPIO_EXTI_Callback+0x100>
 8003fbe:	2380      	movs	r3, #128	; 0x80
 8003fc0:	021b      	lsls	r3, r3, #8
 8003fc2:	4298      	cmp	r0, r3
 8003fc4:	d018      	beq.n	8003ff8 <HAL_GPIO_EXTI_Callback+0x10c>
 8003fc6:	2380      	movs	r3, #128	; 0x80
 8003fc8:	00db      	lsls	r3, r3, #3
 8003fca:	4298      	cmp	r0, r3
 8003fcc:	d1c5      	bne.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
				MoweDetect();
 8003fce:	f7ff fddd 	bl	8003b8c <MoweDetect>
				break;
 8003fd2:	e7c2      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
				ZCD_Handler();
 8003fd4:	f7ff ff76 	bl	8003ec4 <ZCD_Handler>
				break;
 8003fd8:	e7bf      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
				CalibrationData.step++;
 8003fda:	4b0f      	ldr	r3, [pc, #60]	; (8004018 <HAL_GPIO_EXTI_Callback+0x12c>)
 8003fdc:	781a      	ldrb	r2, [r3, #0]
 8003fde:	3201      	adds	r2, #1
 8003fe0:	701a      	strb	r2, [r3, #0]
				CalibrationData.i = 0;
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	705a      	strb	r2, [r3, #1]
				MoweDetect();
 8003fe6:	f7ff fdd1 	bl	8003b8c <MoweDetect>
				break;
 8003fea:	e7b6      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
				MoweDetect();
 8003fec:	f7ff fdce 	bl	8003b8c <MoweDetect>
				break;
 8003ff0:	e7b3      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
				MoweDetect();
 8003ff2:	f7ff fdcb 	bl	8003b8c <MoweDetect>
				break;
 8003ff6:	e7b0      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
				MoweDetect();
 8003ff8:	f7ff fdc8 	bl	8003b8c <MoweDetect>
}
 8003ffc:	e7ad      	b.n	8003f5a <HAL_GPIO_EXTI_Callback+0x6e>
 8003ffe:	46c0      	nop			; (mov r8, r8)
 8004000:	2000040c 	.word	0x2000040c
 8004004:	200003b4 	.word	0x200003b4
 8004008:	200001ac 	.word	0x200001ac
 800400c:	200002dc 	.word	0x200002dc
 8004010:	200002bc 	.word	0x200002bc
 8004014:	20000318 	.word	0x20000318
 8004018:	2000065c 	.word	0x2000065c

0800401c <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 800401c:	b510      	push	{r4, lr}
  if(htim == Fen.htim){
 800401e:	4b16      	ldr	r3, [pc, #88]	; (8004078 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	4283      	cmp	r3, r0
 8004024:	d004      	beq.n	8004030 <HAL_TIM_PWM_PulseFinishedCallback+0x14>
	  htim->Instance->ARR = Fen.DimmerValue+50;
	  htim->Instance->CCR1 = Fen.DimmerValue;
	  htim->Instance->EGR |= TIM_EGR_UG;			// Reinitialize the counter and generates an update of the registers.
  }
  if(htim == Solder.htim){
 8004026:	4b15      	ldr	r3, [pc, #84]	; (800407c <HAL_TIM_PWM_PulseFinishedCallback+0x60>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	4298      	cmp	r0, r3
 800402c:	d00e      	beq.n	800404c <HAL_TIM_PWM_PulseFinishedCallback+0x30>
//		  adc_value[0] = HAL_ADC_GetValue(&hadc);

	  }
  }

}
 800402e:	bd10      	pop	{r4, pc}
	  htim->Instance->ARR = Fen.DimmerValue+50;
 8004030:	6802      	ldr	r2, [r0, #0]
 8004032:	4b11      	ldr	r3, [pc, #68]	; (8004078 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 8004034:	889b      	ldrh	r3, [r3, #4]
 8004036:	0019      	movs	r1, r3
 8004038:	3132      	adds	r1, #50	; 0x32
 800403a:	62d1      	str	r1, [r2, #44]	; 0x2c
	  htim->Instance->CCR1 = Fen.DimmerValue;
 800403c:	6802      	ldr	r2, [r0, #0]
 800403e:	6353      	str	r3, [r2, #52]	; 0x34
	  htim->Instance->EGR |= TIM_EGR_UG;			// Reinitialize the counter and generates an update of the registers.
 8004040:	6802      	ldr	r2, [r0, #0]
 8004042:	6953      	ldr	r3, [r2, #20]
 8004044:	2101      	movs	r1, #1
 8004046:	430b      	orrs	r3, r1
 8004048:	6153      	str	r3, [r2, #20]
 800404a:	e7ec      	b.n	8004026 <HAL_TIM_PWM_PulseFinishedCallback+0xa>
	  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 800404c:	7f03      	ldrb	r3, [r0, #28]
 800404e:	2b04      	cmp	r3, #4
 8004050:	d1ed      	bne.n	800402e <HAL_TIM_PWM_PulseFinishedCallback+0x12>
		  if (ADCData.bufferCaunt >= 30) ADCData.bufferCaunt = 0;
 8004052:	3374      	adds	r3, #116	; 0x74
 8004054:	4a0a      	ldr	r2, [pc, #40]	; (8004080 <HAL_TIM_PWM_PulseFinishedCallback+0x64>)
 8004056:	5cd3      	ldrb	r3, [r2, r3]
 8004058:	2b1d      	cmp	r3, #29
 800405a:	d902      	bls.n	8004062 <HAL_TIM_PWM_PulseFinishedCallback+0x46>
 800405c:	2100      	movs	r1, #0
 800405e:	2378      	movs	r3, #120	; 0x78
 8004060:	54d1      	strb	r1, [r2, r3]
		  HAL_ADC_Start_DMA(&hadc, (uint32_t*)&ADCData.buffer[ADCData.bufferCaunt], 3);
 8004062:	4b07      	ldr	r3, [pc, #28]	; (8004080 <HAL_TIM_PWM_PulseFinishedCallback+0x64>)
 8004064:	2278      	movs	r2, #120	; 0x78
 8004066:	5c99      	ldrb	r1, [r3, r2]
 8004068:	0089      	lsls	r1, r1, #2
 800406a:	18c9      	adds	r1, r1, r3
 800406c:	3a75      	subs	r2, #117	; 0x75
 800406e:	4805      	ldr	r0, [pc, #20]	; (8004084 <HAL_TIM_PWM_PulseFinishedCallback+0x68>)
 8004070:	f7fc fe62 	bl	8000d38 <HAL_ADC_Start_DMA>
}
 8004074:	e7db      	b.n	800402e <HAL_TIM_PWM_PulseFinishedCallback+0x12>
 8004076:	46c0      	nop			; (mov r8, r8)
 8004078:	200002bc 	.word	0x200002bc
 800407c:	200003b4 	.word	0x200003b4
 8004080:	20000230 	.word	0x20000230
 8004084:	200006e0 	.word	0x200006e0

08004088 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004088:	4770      	bx	lr
	...

0800408c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800408c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800408e:	4b0a      	ldr	r3, [pc, #40]	; (80040b8 <HAL_MspInit+0x2c>)
 8004090:	6999      	ldr	r1, [r3, #24]
 8004092:	2201      	movs	r2, #1
 8004094:	4311      	orrs	r1, r2
 8004096:	6199      	str	r1, [r3, #24]
 8004098:	6999      	ldr	r1, [r3, #24]
 800409a:	400a      	ands	r2, r1
 800409c:	9200      	str	r2, [sp, #0]
 800409e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80040a0:	69da      	ldr	r2, [r3, #28]
 80040a2:	2180      	movs	r1, #128	; 0x80
 80040a4:	0549      	lsls	r1, r1, #21
 80040a6:	430a      	orrs	r2, r1
 80040a8:	61da      	str	r2, [r3, #28]
 80040aa:	69db      	ldr	r3, [r3, #28]
 80040ac:	400b      	ands	r3, r1
 80040ae:	9301      	str	r3, [sp, #4]
 80040b0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80040b2:	b002      	add	sp, #8
 80040b4:	4770      	bx	lr
 80040b6:	46c0      	nop			; (mov r8, r8)
 80040b8:	40021000 	.word	0x40021000

080040bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80040bc:	b530      	push	{r4, r5, lr}
 80040be:	b089      	sub	sp, #36	; 0x24
 80040c0:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040c2:	2214      	movs	r2, #20
 80040c4:	2100      	movs	r1, #0
 80040c6:	a803      	add	r0, sp, #12
 80040c8:	f001 fd10 	bl	8005aec <memset>
  if(hadc->Instance==ADC1)
 80040cc:	4b1c      	ldr	r3, [pc, #112]	; (8004140 <HAL_ADC_MspInit+0x84>)
 80040ce:	6822      	ldr	r2, [r4, #0]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d001      	beq.n	80040d8 <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80040d4:	b009      	add	sp, #36	; 0x24
 80040d6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80040d8:	4b1a      	ldr	r3, [pc, #104]	; (8004144 <HAL_ADC_MspInit+0x88>)
 80040da:	699a      	ldr	r2, [r3, #24]
 80040dc:	2580      	movs	r5, #128	; 0x80
 80040de:	00ad      	lsls	r5, r5, #2
 80040e0:	432a      	orrs	r2, r5
 80040e2:	619a      	str	r2, [r3, #24]
 80040e4:	699a      	ldr	r2, [r3, #24]
 80040e6:	402a      	ands	r2, r5
 80040e8:	9201      	str	r2, [sp, #4]
 80040ea:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ec:	695a      	ldr	r2, [r3, #20]
 80040ee:	2180      	movs	r1, #128	; 0x80
 80040f0:	02c9      	lsls	r1, r1, #11
 80040f2:	430a      	orrs	r2, r1
 80040f4:	615a      	str	r2, [r3, #20]
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	400b      	ands	r3, r1
 80040fa:	9302      	str	r3, [sp, #8]
 80040fc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80040fe:	2303      	movs	r3, #3
 8004100:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004102:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004104:	a903      	add	r1, sp, #12
 8004106:	4810      	ldr	r0, [pc, #64]	; (8004148 <HAL_ADC_MspInit+0x8c>)
 8004108:	f7fd f890 	bl	800122c <HAL_GPIO_Init>
    hdma_adc.Instance = DMA1_Channel1;
 800410c:	480f      	ldr	r0, [pc, #60]	; (800414c <HAL_ADC_MspInit+0x90>)
 800410e:	4b10      	ldr	r3, [pc, #64]	; (8004150 <HAL_ADC_MspInit+0x94>)
 8004110:	6003      	str	r3, [r0, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004112:	2300      	movs	r3, #0
 8004114:	6043      	str	r3, [r0, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8004116:	6083      	str	r3, [r0, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8004118:	2280      	movs	r2, #128	; 0x80
 800411a:	60c2      	str	r2, [r0, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800411c:	6105      	str	r5, [r0, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800411e:	2280      	movs	r2, #128	; 0x80
 8004120:	0112      	lsls	r2, r2, #4
 8004122:	6142      	str	r2, [r0, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 8004124:	6183      	str	r3, [r0, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8004126:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8004128:	f7fc ffc4 	bl	80010b4 <HAL_DMA_Init>
 800412c:	2800      	cmp	r0, #0
 800412e:	d103      	bne.n	8004138 <HAL_ADC_MspInit+0x7c>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8004130:	4b06      	ldr	r3, [pc, #24]	; (800414c <HAL_ADC_MspInit+0x90>)
 8004132:	63e3      	str	r3, [r4, #60]	; 0x3c
 8004134:	625c      	str	r4, [r3, #36]	; 0x24
}
 8004136:	e7cd      	b.n	80040d4 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8004138:	f7ff ffa6 	bl	8004088 <Error_Handler>
 800413c:	e7f8      	b.n	8004130 <HAL_ADC_MspInit+0x74>
 800413e:	46c0      	nop			; (mov r8, r8)
 8004140:	40012400 	.word	0x40012400
 8004144:	40021000 	.word	0x40021000
 8004148:	48000400 	.word	0x48000400
 800414c:	200003c8 	.word	0x200003c8
 8004150:	40020008 	.word	0x40020008

08004154 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8004154:	6802      	ldr	r2, [r0, #0]
 8004156:	4b05      	ldr	r3, [pc, #20]	; (800416c <HAL_RTC_MspInit+0x18>)
 8004158:	429a      	cmp	r2, r3
 800415a:	d000      	beq.n	800415e <HAL_RTC_MspInit+0xa>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800415c:	4770      	bx	lr
    __HAL_RCC_RTC_ENABLE();
 800415e:	4a04      	ldr	r2, [pc, #16]	; (8004170 <HAL_RTC_MspInit+0x1c>)
 8004160:	6a11      	ldr	r1, [r2, #32]
 8004162:	2380      	movs	r3, #128	; 0x80
 8004164:	021b      	lsls	r3, r3, #8
 8004166:	430b      	orrs	r3, r1
 8004168:	6213      	str	r3, [r2, #32]
}
 800416a:	e7f7      	b.n	800415c <HAL_RTC_MspInit+0x8>
 800416c:	40002800 	.word	0x40002800
 8004170:	40021000 	.word	0x40021000

08004174 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004174:	b510      	push	{r4, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800417a:	2214      	movs	r2, #20
 800417c:	2100      	movs	r1, #0
 800417e:	a803      	add	r0, sp, #12
 8004180:	f001 fcb4 	bl	8005aec <memset>
  if(hspi->Instance==SPI1)
 8004184:	6822      	ldr	r2, [r4, #0]
 8004186:	4b11      	ldr	r3, [pc, #68]	; (80041cc <HAL_SPI_MspInit+0x58>)
 8004188:	429a      	cmp	r2, r3
 800418a:	d001      	beq.n	8004190 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800418c:	b008      	add	sp, #32
 800418e:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004190:	4b0f      	ldr	r3, [pc, #60]	; (80041d0 <HAL_SPI_MspInit+0x5c>)
 8004192:	6999      	ldr	r1, [r3, #24]
 8004194:	2080      	movs	r0, #128	; 0x80
 8004196:	0140      	lsls	r0, r0, #5
 8004198:	4301      	orrs	r1, r0
 800419a:	6199      	str	r1, [r3, #24]
 800419c:	699a      	ldr	r2, [r3, #24]
 800419e:	4002      	ands	r2, r0
 80041a0:	9201      	str	r2, [sp, #4]
 80041a2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041a4:	695a      	ldr	r2, [r3, #20]
 80041a6:	2180      	movs	r1, #128	; 0x80
 80041a8:	02c9      	lsls	r1, r1, #11
 80041aa:	430a      	orrs	r2, r1
 80041ac:	615a      	str	r2, [r3, #20]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	400b      	ands	r3, r1
 80041b2:	9302      	str	r3, [sp, #8]
 80041b4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80041b6:	2338      	movs	r3, #56	; 0x38
 80041b8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ba:	3b36      	subs	r3, #54	; 0x36
 80041bc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041be:	3301      	adds	r3, #1
 80041c0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041c2:	a903      	add	r1, sp, #12
 80041c4:	4803      	ldr	r0, [pc, #12]	; (80041d4 <HAL_SPI_MspInit+0x60>)
 80041c6:	f7fd f831 	bl	800122c <HAL_GPIO_Init>
}
 80041ca:	e7df      	b.n	800418c <HAL_SPI_MspInit+0x18>
 80041cc:	40013000 	.word	0x40013000
 80041d0:	40021000 	.word	0x40021000
 80041d4:	48000400 	.word	0x48000400

080041d8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80041d8:	b500      	push	{lr}
 80041da:	b083      	sub	sp, #12
  if(htim_pwm->Instance==TIM1)
 80041dc:	6802      	ldr	r2, [r0, #0]
 80041de:	4b0c      	ldr	r3, [pc, #48]	; (8004210 <HAL_TIM_PWM_MspInit+0x38>)
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d001      	beq.n	80041e8 <HAL_TIM_PWM_MspInit+0x10>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80041e4:	b003      	add	sp, #12
 80041e6:	bd00      	pop	{pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 80041e8:	4a0a      	ldr	r2, [pc, #40]	; (8004214 <HAL_TIM_PWM_MspInit+0x3c>)
 80041ea:	6991      	ldr	r1, [r2, #24]
 80041ec:	2080      	movs	r0, #128	; 0x80
 80041ee:	0100      	lsls	r0, r0, #4
 80041f0:	4301      	orrs	r1, r0
 80041f2:	6191      	str	r1, [r2, #24]
 80041f4:	6993      	ldr	r3, [r2, #24]
 80041f6:	4003      	ands	r3, r0
 80041f8:	9301      	str	r3, [sp, #4]
 80041fa:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80041fc:	2200      	movs	r2, #0
 80041fe:	2100      	movs	r1, #0
 8004200:	200e      	movs	r0, #14
 8004202:	f7fc fed5 	bl	8000fb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004206:	200e      	movs	r0, #14
 8004208:	f7fc ff04 	bl	8001014 <HAL_NVIC_EnableIRQ>
}
 800420c:	e7ea      	b.n	80041e4 <HAL_TIM_PWM_MspInit+0xc>
 800420e:	46c0      	nop			; (mov r8, r8)
 8004210:	40012c00 	.word	0x40012c00
 8004214:	40021000 	.word	0x40021000

08004218 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004218:	b510      	push	{r4, lr}
 800421a:	b088      	sub	sp, #32
 800421c:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800421e:	2214      	movs	r2, #20
 8004220:	2100      	movs	r1, #0
 8004222:	a803      	add	r0, sp, #12
 8004224:	f001 fc62 	bl	8005aec <memset>
  if(htim_encoder->Instance==TIM3)
 8004228:	6822      	ldr	r2, [r4, #0]
 800422a:	4b11      	ldr	r3, [pc, #68]	; (8004270 <HAL_TIM_Encoder_MspInit+0x58>)
 800422c:	429a      	cmp	r2, r3
 800422e:	d001      	beq.n	8004234 <HAL_TIM_Encoder_MspInit+0x1c>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004230:	b008      	add	sp, #32
 8004232:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004234:	4b0f      	ldr	r3, [pc, #60]	; (8004274 <HAL_TIM_Encoder_MspInit+0x5c>)
 8004236:	69d9      	ldr	r1, [r3, #28]
 8004238:	2202      	movs	r2, #2
 800423a:	4311      	orrs	r1, r2
 800423c:	61d9      	str	r1, [r3, #28]
 800423e:	69d9      	ldr	r1, [r3, #28]
 8004240:	4011      	ands	r1, r2
 8004242:	9101      	str	r1, [sp, #4]
 8004244:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004246:	6959      	ldr	r1, [r3, #20]
 8004248:	2080      	movs	r0, #128	; 0x80
 800424a:	0280      	lsls	r0, r0, #10
 800424c:	4301      	orrs	r1, r0
 800424e:	6159      	str	r1, [r3, #20]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	4003      	ands	r3, r0
 8004254:	9302      	str	r3, [sp, #8]
 8004256:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004258:	23c0      	movs	r3, #192	; 0xc0
 800425a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800425c:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800425e:	3bbf      	subs	r3, #191	; 0xbf
 8004260:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004262:	a903      	add	r1, sp, #12
 8004264:	2090      	movs	r0, #144	; 0x90
 8004266:	05c0      	lsls	r0, r0, #23
 8004268:	f7fc ffe0 	bl	800122c <HAL_GPIO_Init>
}
 800426c:	e7e0      	b.n	8004230 <HAL_TIM_Encoder_MspInit+0x18>
 800426e:	46c0      	nop			; (mov r8, r8)
 8004270:	40000400 	.word	0x40000400
 8004274:	40021000 	.word	0x40021000

08004278 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004278:	b500      	push	{lr}
 800427a:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM14)
 800427c:	6802      	ldr	r2, [r0, #0]
 800427e:	4b0c      	ldr	r3, [pc, #48]	; (80042b0 <HAL_TIM_Base_MspInit+0x38>)
 8004280:	429a      	cmp	r2, r3
 8004282:	d001      	beq.n	8004288 <HAL_TIM_Base_MspInit+0x10>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8004284:	b003      	add	sp, #12
 8004286:	bd00      	pop	{pc}
    __HAL_RCC_TIM14_CLK_ENABLE();
 8004288:	4a0a      	ldr	r2, [pc, #40]	; (80042b4 <HAL_TIM_Base_MspInit+0x3c>)
 800428a:	69d1      	ldr	r1, [r2, #28]
 800428c:	2080      	movs	r0, #128	; 0x80
 800428e:	0040      	lsls	r0, r0, #1
 8004290:	4301      	orrs	r1, r0
 8004292:	61d1      	str	r1, [r2, #28]
 8004294:	69d3      	ldr	r3, [r2, #28]
 8004296:	4003      	ands	r3, r0
 8004298:	9301      	str	r3, [sp, #4]
 800429a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800429c:	2200      	movs	r2, #0
 800429e:	2100      	movs	r1, #0
 80042a0:	38ed      	subs	r0, #237	; 0xed
 80042a2:	f7fc fe85 	bl	8000fb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 80042a6:	2013      	movs	r0, #19
 80042a8:	f7fc feb4 	bl	8001014 <HAL_NVIC_EnableIRQ>
}
 80042ac:	e7ea      	b.n	8004284 <HAL_TIM_Base_MspInit+0xc>
 80042ae:	46c0      	nop			; (mov r8, r8)
 80042b0:	40002000 	.word	0x40002000
 80042b4:	40021000 	.word	0x40021000

080042b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80042b8:	b510      	push	{r4, lr}
 80042ba:	b088      	sub	sp, #32
 80042bc:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042be:	2214      	movs	r2, #20
 80042c0:	2100      	movs	r1, #0
 80042c2:	a803      	add	r0, sp, #12
 80042c4:	f001 fc12 	bl	8005aec <memset>
  if(htim->Instance==TIM1)
 80042c8:	6823      	ldr	r3, [r4, #0]
 80042ca:	4a1a      	ldr	r2, [pc, #104]	; (8004334 <HAL_TIM_MspPostInit+0x7c>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d004      	beq.n	80042da <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM14)
 80042d0:	4a19      	ldr	r2, [pc, #100]	; (8004338 <HAL_TIM_MspPostInit+0x80>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d017      	beq.n	8004306 <HAL_TIM_MspPostInit+0x4e>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 80042d6:	b008      	add	sp, #32
 80042d8:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042da:	4a18      	ldr	r2, [pc, #96]	; (800433c <HAL_TIM_MspPostInit+0x84>)
 80042dc:	6951      	ldr	r1, [r2, #20]
 80042de:	2080      	movs	r0, #128	; 0x80
 80042e0:	0280      	lsls	r0, r0, #10
 80042e2:	4301      	orrs	r1, r0
 80042e4:	6151      	str	r1, [r2, #20]
 80042e6:	6953      	ldr	r3, [r2, #20]
 80042e8:	4003      	ands	r3, r0
 80042ea:	9301      	str	r3, [sp, #4]
 80042ec:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80042ee:	23c0      	movs	r3, #192	; 0xc0
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f4:	2302      	movs	r3, #2
 80042f6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80042f8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042fa:	a903      	add	r1, sp, #12
 80042fc:	2090      	movs	r0, #144	; 0x90
 80042fe:	05c0      	lsls	r0, r0, #23
 8004300:	f7fc ff94 	bl	800122c <HAL_GPIO_Init>
 8004304:	e7e7      	b.n	80042d6 <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004306:	4a0d      	ldr	r2, [pc, #52]	; (800433c <HAL_TIM_MspPostInit+0x84>)
 8004308:	6951      	ldr	r1, [r2, #20]
 800430a:	2080      	movs	r0, #128	; 0x80
 800430c:	0280      	lsls	r0, r0, #10
 800430e:	4301      	orrs	r1, r0
 8004310:	6151      	str	r1, [r2, #20]
 8004312:	6953      	ldr	r3, [r2, #20]
 8004314:	4003      	ands	r3, r0
 8004316:	9302      	str	r3, [sp, #8]
 8004318:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800431a:	2310      	movs	r3, #16
 800431c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800431e:	3b0e      	subs	r3, #14
 8004320:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 8004322:	3302      	adds	r3, #2
 8004324:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004326:	a903      	add	r1, sp, #12
 8004328:	2090      	movs	r0, #144	; 0x90
 800432a:	05c0      	lsls	r0, r0, #23
 800432c:	f7fc ff7e 	bl	800122c <HAL_GPIO_Init>
}
 8004330:	e7d1      	b.n	80042d6 <HAL_TIM_MspPostInit+0x1e>
 8004332:	46c0      	nop			; (mov r8, r8)
 8004334:	40012c00 	.word	0x40012c00
 8004338:	40002000 	.word	0x40002000
 800433c:	40021000 	.word	0x40021000

08004340 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004340:	4770      	bx	lr

08004342 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004342:	e7fe      	b.n	8004342 <HardFault_Handler>

08004344 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004344:	4770      	bx	lr

08004346 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004346:	4770      	bx	lr

08004348 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004348:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800434a:	f7fc fbb5 	bl	8000ab8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800434e:	bd10      	pop	{r4, pc}

08004350 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8004350:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004352:	2001      	movs	r0, #1
 8004354:	f7fd f83e 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004358:	2002      	movs	r0, #2
 800435a:	f7fd f83b 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800435e:	bd10      	pop	{r4, pc}

08004360 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8004360:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */
	//TIM14->CR1 |= TIM_CR1_CEN;
	//__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004362:	2008      	movs	r0, #8
 8004364:	f7fd f836 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8004368:	bd10      	pop	{r4, pc}

0800436a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800436a:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800436c:	2020      	movs	r0, #32
 800436e:	f7fd f831 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004372:	2080      	movs	r0, #128	; 0x80
 8004374:	00c0      	lsls	r0, r0, #3
 8004376:	f7fd f82d 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800437a:	2080      	movs	r0, #128	; 0x80
 800437c:	0100      	lsls	r0, r0, #4
 800437e:	f7fd f829 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004382:	2080      	movs	r0, #128	; 0x80
 8004384:	0140      	lsls	r0, r0, #5
 8004386:	f7fd f825 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800438a:	2080      	movs	r0, #128	; 0x80
 800438c:	0200      	lsls	r0, r0, #8
 800438e:	f7fd f821 	bl	80013d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004392:	bd10      	pop	{r4, pc}

08004394 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004394:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8004396:	4802      	ldr	r0, [pc, #8]	; (80043a0 <DMA1_Channel1_IRQHandler+0xc>)
 8004398:	f7fc fef3 	bl	8001182 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800439c:	bd10      	pop	{r4, pc}
 800439e:	46c0      	nop			; (mov r8, r8)
 80043a0:	200003c8 	.word	0x200003c8

080043a4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80043a4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80043a6:	4802      	ldr	r0, [pc, #8]	; (80043b0 <TIM1_CC_IRQHandler+0xc>)
 80043a8:	f7fe f887 	bl	80024ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80043ac:	bd10      	pop	{r4, pc}
 80043ae:	46c0      	nop			; (mov r8, r8)
 80043b0:	200006a0 	.word	0x200006a0

080043b4 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80043b4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80043b6:	4802      	ldr	r0, [pc, #8]	; (80043c0 <TIM14_IRQHandler+0xc>)
 80043b8:	f7fe f87f 	bl	80024ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80043bc:	bd10      	pop	{r4, pc}
 80043be:	46c0      	nop			; (mov r8, r8)
 80043c0:	20000418 	.word	0x20000418

080043c4 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80043c4:	4b11      	ldr	r3, [pc, #68]	; (800440c <SystemInit+0x48>)
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	2101      	movs	r1, #1
 80043ca:	430a      	orrs	r2, r1
 80043cc:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80043ce:	685a      	ldr	r2, [r3, #4]
 80043d0:	480f      	ldr	r0, [pc, #60]	; (8004410 <SystemInit+0x4c>)
 80043d2:	4002      	ands	r2, r0
 80043d4:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	480e      	ldr	r0, [pc, #56]	; (8004414 <SystemInit+0x50>)
 80043da:	4002      	ands	r2, r0
 80043dc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	480d      	ldr	r0, [pc, #52]	; (8004418 <SystemInit+0x54>)
 80043e2:	4002      	ands	r2, r0
 80043e4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80043e6:	685a      	ldr	r2, [r3, #4]
 80043e8:	480c      	ldr	r0, [pc, #48]	; (800441c <SystemInit+0x58>)
 80043ea:	4002      	ands	r2, r0
 80043ec:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80043ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043f0:	200f      	movs	r0, #15
 80043f2:	4382      	bics	r2, r0
 80043f4:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 80043f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043f8:	4809      	ldr	r0, [pc, #36]	; (8004420 <SystemInit+0x5c>)
 80043fa:	4002      	ands	r2, r0
 80043fc:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80043fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004400:	438a      	bics	r2, r1
 8004402:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8004404:	2200      	movs	r2, #0
 8004406:	609a      	str	r2, [r3, #8]

}
 8004408:	4770      	bx	lr
 800440a:	46c0      	nop			; (mov r8, r8)
 800440c:	40021000 	.word	0x40021000
 8004410:	08ffb80c 	.word	0x08ffb80c
 8004414:	fef6ffff 	.word	0xfef6ffff
 8004418:	fffbffff 	.word	0xfffbffff
 800441c:	ffc0ffff 	.word	0xffc0ffff
 8004420:	fffffeec 	.word	0xfffffeec

08004424 <u8g2_SPI_Set>:
GPIO_TypeDef* 		CS_GPIOx;
uint16_t 			CS_GPIO_Pin;

void u8g2_SPI_Set(SPI_HandleTypeDef *hspi, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
	hspi_u8g2		= hspi;
 8004424:	4b03      	ldr	r3, [pc, #12]	; (8004434 <u8g2_SPI_Set+0x10>)
 8004426:	6018      	str	r0, [r3, #0]
	CS_GPIOx 		= GPIOx;
 8004428:	4b03      	ldr	r3, [pc, #12]	; (8004438 <u8g2_SPI_Set+0x14>)
 800442a:	6019      	str	r1, [r3, #0]
	CS_GPIO_Pin 	= GPIO_Pin;
 800442c:	4b03      	ldr	r3, [pc, #12]	; (800443c <u8g2_SPI_Set+0x18>)
 800442e:	801a      	strh	r2, [r3, #0]
}
 8004430:	4770      	bx	lr
 8004432:	46c0      	nop			; (mov r8, r8)
 8004434:	20000730 	.word	0x20000730
 8004438:	20000734 	.word	0x20000734
 800443c:	2000072c 	.word	0x2000072c

08004440 <u8xx_stm32_gpio_and_delay>:
//}

uint8_t u8xx_stm32_gpio_and_delay(U8X8_UNUSED u8x8_t *u8x8,
    U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int,
    U8X8_UNUSED void *arg_ptr)
{
 8004440:	b510      	push	{r4, lr}
  switch (msg)
 8004442:	2928      	cmp	r1, #40	; 0x28
 8004444:	d003      	beq.n	800444e <u8xx_stm32_gpio_and_delay+0xe>
 8004446:	2929      	cmp	r1, #41	; 0x29
 8004448:	d005      	beq.n	8004456 <u8xx_stm32_gpio_and_delay+0x16>
  case U8X8_MSG_GPIO_RESET:
    //HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, arg_int);
    break;
  }
  return 1;
}
 800444a:	2001      	movs	r0, #1
 800444c:	bd10      	pop	{r4, pc}
    HAL_Delay(1);
 800444e:	2001      	movs	r0, #1
 8004450:	f7fc fb40 	bl	8000ad4 <HAL_Delay>
    break;
 8004454:	e7f9      	b.n	800444a <u8xx_stm32_gpio_and_delay+0xa>
    HAL_Delay(arg_int);
 8004456:	0010      	movs	r0, r2
 8004458:	f7fc fb3c 	bl	8000ad4 <HAL_Delay>
    break;
 800445c:	e7f5      	b.n	800444a <u8xx_stm32_gpio_and_delay+0xa>
	...

08004460 <u8xx_byte_hw_spi>:


uint8_t u8xx_byte_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8004460:	b510      	push	{r4, lr}
 8004462:	001c      	movs	r4, r3
  switch (msg)
 8004464:	000b      	movs	r3, r1
 8004466:	3b14      	subs	r3, #20
 8004468:	b2d8      	uxtb	r0, r3
 800446a:	280c      	cmp	r0, #12
 800446c:	d803      	bhi.n	8004476 <u8xx_byte_hw_spi+0x16>
 800446e:	0083      	lsls	r3, r0, #2
 8004470:	4910      	ldr	r1, [pc, #64]	; (80044b4 <u8xx_byte_hw_spi+0x54>)
 8004472:	58cb      	ldr	r3, [r1, r3]
 8004474:	469f      	mov	pc, r3
  case U8X8_MSG_BYTE_END_TRANSFER:
	  //MicroDelay(100);
	  HAL_GPIO_WritePin(CS_GPIOx, CS_GPIO_Pin, GPIO_PIN_RESET);
    break;
  default:
    return 0;
 8004476:	2000      	movs	r0, #0
 8004478:	e01b      	b.n	80044b2 <u8xx_byte_hw_spi+0x52>
	HAL_SPI_Transmit(hspi_u8g2, (uint8_t *) arg_ptr, arg_int, 10);
 800447a:	b292      	uxth	r2, r2
 800447c:	4b0e      	ldr	r3, [pc, #56]	; (80044b8 <u8xx_byte_hw_spi+0x58>)
 800447e:	6818      	ldr	r0, [r3, #0]
 8004480:	230a      	movs	r3, #10
 8004482:	0021      	movs	r1, r4
 8004484:	f7fd fe78 	bl	8002178 <HAL_SPI_Transmit>
  }
  return 1;
 8004488:	2001      	movs	r0, #1
	 break;
 800448a:	e012      	b.n	80044b2 <u8xx_byte_hw_spi+0x52>
	HAL_GPIO_WritePin(CS_GPIOx, CS_GPIO_Pin, GPIO_PIN_SET);
 800448c:	4b0b      	ldr	r3, [pc, #44]	; (80044bc <u8xx_byte_hw_spi+0x5c>)
 800448e:	8819      	ldrh	r1, [r3, #0]
 8004490:	4b0b      	ldr	r3, [pc, #44]	; (80044c0 <u8xx_byte_hw_spi+0x60>)
 8004492:	6818      	ldr	r0, [r3, #0]
 8004494:	2201      	movs	r2, #1
 8004496:	f7fc ff96 	bl	80013c6 <HAL_GPIO_WritePin>
  return 1;
 800449a:	2001      	movs	r0, #1
	break;
 800449c:	e009      	b.n	80044b2 <u8xx_byte_hw_spi+0x52>
	  HAL_GPIO_WritePin(CS_GPIOx, CS_GPIO_Pin, GPIO_PIN_RESET);
 800449e:	4b07      	ldr	r3, [pc, #28]	; (80044bc <u8xx_byte_hw_spi+0x5c>)
 80044a0:	8819      	ldrh	r1, [r3, #0]
 80044a2:	4b07      	ldr	r3, [pc, #28]	; (80044c0 <u8xx_byte_hw_spi+0x60>)
 80044a4:	6818      	ldr	r0, [r3, #0]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f7fc ff8d 	bl	80013c6 <HAL_GPIO_WritePin>
  return 1;
 80044ac:	2001      	movs	r0, #1
    break;
 80044ae:	e000      	b.n	80044b2 <u8xx_byte_hw_spi+0x52>
  return 1;
 80044b0:	2001      	movs	r0, #1
}
 80044b2:	bd10      	pop	{r4, pc}
 80044b4:	08005c74 	.word	0x08005c74
 80044b8:	20000730 	.word	0x20000730
 80044bc:	2000072c 	.word	0x2000072c
 80044c0:	20000734 	.word	0x20000734

080044c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80044c4:	480d      	ldr	r0, [pc, #52]	; (80044fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80044c6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80044c8:	480d      	ldr	r0, [pc, #52]	; (8004500 <LoopForever+0x6>)
  ldr r1, =_edata
 80044ca:	490e      	ldr	r1, [pc, #56]	; (8004504 <LoopForever+0xa>)
  ldr r2, =_sidata
 80044cc:	4a0e      	ldr	r2, [pc, #56]	; (8004508 <LoopForever+0xe>)
  movs r3, #0
 80044ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044d0:	e002      	b.n	80044d8 <LoopCopyDataInit>

080044d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044d6:	3304      	adds	r3, #4

080044d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044dc:	d3f9      	bcc.n	80044d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044de:	4a0b      	ldr	r2, [pc, #44]	; (800450c <LoopForever+0x12>)
  ldr r4, =_ebss
 80044e0:	4c0b      	ldr	r4, [pc, #44]	; (8004510 <LoopForever+0x16>)
  movs r3, #0
 80044e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044e4:	e001      	b.n	80044ea <LoopFillZerobss>

080044e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044e8:	3204      	adds	r2, #4

080044ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044ec:	d3fb      	bcc.n	80044e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80044ee:	f7ff ff69 	bl	80043c4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80044f2:	f001 fad7 	bl	8005aa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80044f6:	f7ff fbb7 	bl	8003c68 <main>

080044fa <LoopForever>:

LoopForever:
    b LoopForever
 80044fa:	e7fe      	b.n	80044fa <LoopForever>
  ldr   r0, =_estack
 80044fc:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8004500:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004504:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 8004508:	08007bf4 	.word	0x08007bf4
  ldr r2, =_sbss
 800450c:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8004510:	20000784 	.word	0x20000784

08004514 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004514:	e7fe      	b.n	8004514 <ADC1_IRQHandler>

08004516 <u8g2_send_tile_row>:
}

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8004516:	b510      	push	{r4, lr}
 8004518:	b082      	sub	sp, #8
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800451a:	6803      	ldr	r3, [r0, #0]
 800451c:	7c1b      	ldrb	r3, [r3, #16]
  offset = src_tile_row;
  ptr = u8g2->tile_buf_ptr;
  offset *= w;
 800451e:	4359      	muls	r1, r3
  offset *= 8;
 8004520:	00c9      	lsls	r1, r1, #3
 8004522:	b289      	uxth	r1, r1
  ptr += offset;
 8004524:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004526:	46a4      	mov	ip, r4
 8004528:	4461      	add	r1, ip
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 800452a:	9100      	str	r1, [sp, #0]
 800452c:	2100      	movs	r1, #0
 800452e:	f001 fa67 	bl	8005a00 <u8x8_DrawTile>
}
 8004532:	b002      	add	sp, #8
 8004534:	bd10      	pop	{r4, pc}

08004536 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8004536:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004538:	46c6      	mov	lr, r8
 800453a:	b500      	push	{lr}
 800453c:	0006      	movs	r6, r0
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
  src_max = u8g2->tile_buf_height;
 800453e:	233c      	movs	r3, #60	; 0x3c
 8004540:	5cc7      	ldrb	r7, [r0, r3]
  dest_row = u8g2->tile_curr_row;
 8004542:	3301      	adds	r3, #1
 8004544:	5cc5      	ldrb	r5, [r0, r3]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8004546:	6803      	ldr	r3, [r0, #0]
 8004548:	7c5b      	ldrb	r3, [r3, #17]
 800454a:	4698      	mov	r8, r3
  src_row = 0;
 800454c:	2400      	movs	r4, #0
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 800454e:	002a      	movs	r2, r5
 8004550:	0021      	movs	r1, r4
 8004552:	0030      	movs	r0, r6
 8004554:	f7ff ffdf 	bl	8004516 <u8g2_send_tile_row>
    src_row++;
 8004558:	3401      	adds	r4, #1
 800455a:	b2e4      	uxtb	r4, r4
    dest_row++;
 800455c:	3501      	adds	r5, #1
 800455e:	b2ed      	uxtb	r5, r5
  } while( src_row < src_max && dest_row < dest_max );
 8004560:	42a7      	cmp	r7, r4
 8004562:	d901      	bls.n	8004568 <u8g2_send_buffer+0x32>
 8004564:	45a8      	cmp	r8, r5
 8004566:	d8f2      	bhi.n	800454e <u8g2_send_buffer+0x18>
}
 8004568:	bc04      	pop	{r2}
 800456a:	4690      	mov	r8, r2
 800456c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800456e <u8g2_ClearBuffer>:
{
 800456e:	b510      	push	{r4, lr}
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8004570:	6803      	ldr	r3, [r0, #0]
 8004572:	7c1b      	ldrb	r3, [r3, #16]
  cnt *= u8g2->tile_buf_height;
 8004574:	223c      	movs	r2, #60	; 0x3c
 8004576:	5c82      	ldrb	r2, [r0, r2]
 8004578:	435a      	muls	r2, r3
  cnt *= 8;
 800457a:	00d2      	lsls	r2, r2, #3
  memset(u8g2->tile_buf_ptr, 0, cnt);
 800457c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800457e:	2100      	movs	r1, #0
 8004580:	f001 fab4 	bl	8005aec <memset>
}
 8004584:	bd10      	pop	{r4, pc}

08004586 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8004586:	b510      	push	{r4, lr}
 8004588:	0004      	movs	r4, r0
  u8g2->tile_curr_row = row;
 800458a:	233d      	movs	r3, #61	; 0x3d
 800458c:	54c1      	strb	r1, [r0, r3]
  u8g2->cb->update_dimension(u8g2);
 800458e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8004594:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	0020      	movs	r0, r4
 800459a:	4798      	blx	r3
}
 800459c:	bd10      	pop	{r4, pc}

0800459e <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 800459e:	b510      	push	{r4, lr}
 80045a0:	0004      	movs	r4, r0
  if ( u8g2->is_auto_page_clear )
 80045a2:	2387      	movs	r3, #135	; 0x87
 80045a4:	5cc3      	ldrb	r3, [r0, r3]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d104      	bne.n	80045b4 <u8g2_FirstPage+0x16>
  {
    u8g2_ClearBuffer(u8g2);
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 80045aa:	2100      	movs	r1, #0
 80045ac:	0020      	movs	r0, r4
 80045ae:	f7ff ffea 	bl	8004586 <u8g2_SetBufferCurrTileRow>
}
 80045b2:	bd10      	pop	{r4, pc}
    u8g2_ClearBuffer(u8g2);
 80045b4:	f7ff ffdb 	bl	800456e <u8g2_ClearBuffer>
 80045b8:	e7f7      	b.n	80045aa <u8g2_FirstPage+0xc>

080045ba <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 80045ba:	b570      	push	{r4, r5, r6, lr}
 80045bc:	0004      	movs	r4, r0
  uint8_t row;
  u8g2_send_buffer(u8g2);
 80045be:	f7ff ffba 	bl	8004536 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 80045c2:	233d      	movs	r3, #61	; 0x3d
 80045c4:	5ce5      	ldrb	r5, [r4, r3]
  row += u8g2->tile_buf_height;
 80045c6:	3b01      	subs	r3, #1
 80045c8:	5ce3      	ldrb	r3, [r4, r3]
 80045ca:	18ed      	adds	r5, r5, r3
 80045cc:	b2ed      	uxtb	r5, r5
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 80045ce:	6823      	ldr	r3, [r4, #0]
 80045d0:	7c5b      	ldrb	r3, [r3, #17]
 80045d2:	429d      	cmp	r5, r3
 80045d4:	d209      	bcs.n	80045ea <u8g2_NextPage+0x30>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
    return 0;
  }
  if ( u8g2->is_auto_page_clear )
 80045d6:	2387      	movs	r3, #135	; 0x87
 80045d8:	5ce3      	ldrb	r3, [r4, r3]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d10a      	bne.n	80045f4 <u8g2_NextPage+0x3a>
  {
    u8g2_ClearBuffer(u8g2);
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 80045de:	0029      	movs	r1, r5
 80045e0:	0020      	movs	r0, r4
 80045e2:	f7ff ffd0 	bl	8004586 <u8g2_SetBufferCurrTileRow>
  return 1;
 80045e6:	2001      	movs	r0, #1
}
 80045e8:	bd70      	pop	{r4, r5, r6, pc}
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 80045ea:	0020      	movs	r0, r4
 80045ec:	f001 fa25 	bl	8005a3a <u8x8_RefreshDisplay>
    return 0;
 80045f0:	2000      	movs	r0, #0
 80045f2:	e7f9      	b.n	80045e8 <u8g2_NextPage+0x2e>
    u8g2_ClearBuffer(u8g2);
 80045f4:	0020      	movs	r0, r4
 80045f6:	f7ff ffba 	bl	800456e <u8g2_ClearBuffer>
 80045fa:	e7f0      	b.n	80045de <u8g2_NextPage+0x24>

080045fc <u8g2_draw_circle_section>:
/* Circle */

static void u8g2_draw_circle_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option) U8G2_NOINLINE;

static void u8g2_draw_circle_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option)
{
 80045fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045fe:	46ce      	mov	lr, r9
 8004600:	b500      	push	{lr}
 8004602:	b082      	sub	sp, #8
 8004604:	9001      	str	r0, [sp, #4]
 8004606:	000e      	movs	r6, r1
 8004608:	0015      	movs	r5, r2
 800460a:	001c      	movs	r4, r3
 800460c:	ab08      	add	r3, sp, #32
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	4699      	mov	r9, r3
 8004612:	ab09      	add	r3, sp, #36	; 0x24
 8004614:	781f      	ldrb	r7, [r3, #0]
    /* upper right */
    if ( option & U8G2_DRAW_UPPER_RIGHT )
 8004616:	07fb      	lsls	r3, r7, #31
 8004618:	d409      	bmi.n	800462e <u8g2_draw_circle_section+0x32>
      u8g2_DrawPixel(u8g2, x0 + x, y0 - y);
      u8g2_DrawPixel(u8g2, x0 + y, y0 - x);
    }
    
    /* upper left */
    if ( option & U8G2_DRAW_UPPER_LEFT )
 800461a:	07bb      	lsls	r3, r7, #30
 800461c:	d417      	bmi.n	800464e <u8g2_draw_circle_section+0x52>
      u8g2_DrawPixel(u8g2, x0 - x, y0 - y);
      u8g2_DrawPixel(u8g2, x0 - y, y0 - x);
    }
    
    /* lower right */
    if ( option & U8G2_DRAW_LOWER_RIGHT )
 800461e:	073b      	lsls	r3, r7, #28
 8004620:	d426      	bmi.n	8004670 <u8g2_draw_circle_section+0x74>
      u8g2_DrawPixel(u8g2, x0 + x, y0 + y);
      u8g2_DrawPixel(u8g2, x0 + y, y0 + x);
    }
    
    /* lower left */
    if ( option & U8G2_DRAW_LOWER_LEFT )
 8004622:	077b      	lsls	r3, r7, #29
 8004624:	d435      	bmi.n	8004692 <u8g2_draw_circle_section+0x96>
    {
      u8g2_DrawPixel(u8g2, x0 - x, y0 + y);
      u8g2_DrawPixel(u8g2, x0 - y, y0 + x);
    }
}
 8004626:	b002      	add	sp, #8
 8004628:	bc04      	pop	{r2}
 800462a:	4691      	mov	r9, r2
 800462c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      u8g2_DrawPixel(u8g2, x0 + x, y0 - y);
 800462e:	464b      	mov	r3, r9
 8004630:	1a9a      	subs	r2, r3, r2
 8004632:	b2d2      	uxtb	r2, r2
 8004634:	1861      	adds	r1, r4, r1
 8004636:	b2c9      	uxtb	r1, r1
 8004638:	f000 fc86 	bl	8004f48 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 + y, y0 - x);
 800463c:	464b      	mov	r3, r9
 800463e:	1b9a      	subs	r2, r3, r6
 8004640:	b2d2      	uxtb	r2, r2
 8004642:	1961      	adds	r1, r4, r5
 8004644:	b2c9      	uxtb	r1, r1
 8004646:	9801      	ldr	r0, [sp, #4]
 8004648:	f000 fc7e 	bl	8004f48 <u8g2_DrawPixel>
 800464c:	e7e5      	b.n	800461a <u8g2_draw_circle_section+0x1e>
      u8g2_DrawPixel(u8g2, x0 - x, y0 - y);
 800464e:	464b      	mov	r3, r9
 8004650:	1b5a      	subs	r2, r3, r5
 8004652:	b2d2      	uxtb	r2, r2
 8004654:	1ba1      	subs	r1, r4, r6
 8004656:	b2c9      	uxtb	r1, r1
 8004658:	9801      	ldr	r0, [sp, #4]
 800465a:	f000 fc75 	bl	8004f48 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 - y, y0 - x);
 800465e:	464b      	mov	r3, r9
 8004660:	1b9a      	subs	r2, r3, r6
 8004662:	b2d2      	uxtb	r2, r2
 8004664:	1b61      	subs	r1, r4, r5
 8004666:	b2c9      	uxtb	r1, r1
 8004668:	9801      	ldr	r0, [sp, #4]
 800466a:	f000 fc6d 	bl	8004f48 <u8g2_DrawPixel>
 800466e:	e7d6      	b.n	800461e <u8g2_draw_circle_section+0x22>
      u8g2_DrawPixel(u8g2, x0 + x, y0 + y);
 8004670:	464b      	mov	r3, r9
 8004672:	195a      	adds	r2, r3, r5
 8004674:	b2d2      	uxtb	r2, r2
 8004676:	19a1      	adds	r1, r4, r6
 8004678:	b2c9      	uxtb	r1, r1
 800467a:	9801      	ldr	r0, [sp, #4]
 800467c:	f000 fc64 	bl	8004f48 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 + y, y0 + x);
 8004680:	464b      	mov	r3, r9
 8004682:	18f2      	adds	r2, r6, r3
 8004684:	b2d2      	uxtb	r2, r2
 8004686:	1961      	adds	r1, r4, r5
 8004688:	b2c9      	uxtb	r1, r1
 800468a:	9801      	ldr	r0, [sp, #4]
 800468c:	f000 fc5c 	bl	8004f48 <u8g2_DrawPixel>
 8004690:	e7c7      	b.n	8004622 <u8g2_draw_circle_section+0x26>
      u8g2_DrawPixel(u8g2, x0 - x, y0 + y);
 8004692:	464b      	mov	r3, r9
 8004694:	195a      	adds	r2, r3, r5
 8004696:	b2d2      	uxtb	r2, r2
 8004698:	1ba1      	subs	r1, r4, r6
 800469a:	b2c9      	uxtb	r1, r1
 800469c:	9f01      	ldr	r7, [sp, #4]
 800469e:	0038      	movs	r0, r7
 80046a0:	f000 fc52 	bl	8004f48 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 - y, y0 + x);
 80046a4:	444e      	add	r6, r9
 80046a6:	b2f2      	uxtb	r2, r6
 80046a8:	1b61      	subs	r1, r4, r5
 80046aa:	b2c9      	uxtb	r1, r1
 80046ac:	0038      	movs	r0, r7
 80046ae:	f000 fc4b 	bl	8004f48 <u8g2_DrawPixel>
}
 80046b2:	e7b8      	b.n	8004626 <u8g2_draw_circle_section+0x2a>

080046b4 <u8g2_draw_circle>:

static void u8g2_draw_circle(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 80046b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046b6:	46de      	mov	lr, fp
 80046b8:	4657      	mov	r7, sl
 80046ba:	464e      	mov	r6, r9
 80046bc:	4645      	mov	r5, r8
 80046be:	b5e0      	push	{r5, r6, r7, lr}
 80046c0:	b085      	sub	sp, #20
 80046c2:	9002      	str	r0, [sp, #8]
 80046c4:	9103      	str	r1, [sp, #12]
 80046c6:	4692      	mov	sl, r2
 80046c8:	001f      	movs	r7, r3
 80046ca:	ab0e      	add	r3, sp, #56	; 0x38
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	469b      	mov	fp, r3
    u8g2_int_t ddF_y;
    u8g2_uint_t x;
    u8g2_uint_t y;

    f = 1;
    f -= rad;
 80046d0:	2301      	movs	r3, #1
 80046d2:	1bdb      	subs	r3, r3, r7
 80046d4:	b25b      	sxtb	r3, r3
 80046d6:	4699      	mov	r9, r3
    ddF_x = 1;
    ddF_y = 0;
    ddF_y -= rad;
    ddF_y *= 2;
 80046d8:	01fb      	lsls	r3, r7, #7
 80046da:	1bdb      	subs	r3, r3, r7
 80046dc:	005d      	lsls	r5, r3, #1
 80046de:	b26d      	sxtb	r5, r5
    x = 0;
    y = rad;

    u8g2_draw_circle_section(u8g2, x, y, x0, y0, option);
 80046e0:	465b      	mov	r3, fp
 80046e2:	9301      	str	r3, [sp, #4]
 80046e4:	9200      	str	r2, [sp, #0]
 80046e6:	000b      	movs	r3, r1
 80046e8:	003a      	movs	r2, r7
 80046ea:	2100      	movs	r1, #0
 80046ec:	f7ff ff86 	bl	80045fc <u8g2_draw_circle_section>
    x = 0;
 80046f0:	2600      	movs	r6, #0
    ddF_x = 1;
 80046f2:	2401      	movs	r4, #1
 80046f4:	46a8      	mov	r8, r5
 80046f6:	0025      	movs	r5, r4
 80046f8:	464c      	mov	r4, r9
    
    while ( x < y )
 80046fa:	e010      	b.n	800471e <u8g2_draw_circle+0x6a>
      {
        y--;
        ddF_y += 2;
        f += ddF_y;
      }
      x++;
 80046fc:	3601      	adds	r6, #1
 80046fe:	b2f6      	uxtb	r6, r6
      ddF_x += 2;
 8004700:	3502      	adds	r5, #2
 8004702:	b2eb      	uxtb	r3, r5
 8004704:	b25d      	sxtb	r5, r3
      f += ddF_x;
 8004706:	191c      	adds	r4, r3, r4
 8004708:	b264      	sxtb	r4, r4

      u8g2_draw_circle_section(u8g2, x, y, x0, y0, option);    
 800470a:	465b      	mov	r3, fp
 800470c:	9301      	str	r3, [sp, #4]
 800470e:	4653      	mov	r3, sl
 8004710:	9300      	str	r3, [sp, #0]
 8004712:	9b03      	ldr	r3, [sp, #12]
 8004714:	003a      	movs	r2, r7
 8004716:	0031      	movs	r1, r6
 8004718:	9802      	ldr	r0, [sp, #8]
 800471a:	f7ff ff6f 	bl	80045fc <u8g2_draw_circle_section>
    while ( x < y )
 800471e:	42be      	cmp	r6, r7
 8004720:	d20b      	bcs.n	800473a <u8g2_draw_circle+0x86>
      if (f >= 0) 
 8004722:	2c00      	cmp	r4, #0
 8004724:	dbea      	blt.n	80046fc <u8g2_draw_circle+0x48>
        y--;
 8004726:	3f01      	subs	r7, #1
 8004728:	b2ff      	uxtb	r7, r7
        ddF_y += 2;
 800472a:	4643      	mov	r3, r8
 800472c:	3302      	adds	r3, #2
 800472e:	b2db      	uxtb	r3, r3
 8004730:	b25a      	sxtb	r2, r3
 8004732:	4690      	mov	r8, r2
        f += ddF_y;
 8004734:	191c      	adds	r4, r3, r4
 8004736:	b264      	sxtb	r4, r4
 8004738:	e7e0      	b.n	80046fc <u8g2_draw_circle+0x48>
    }
}
 800473a:	b005      	add	sp, #20
 800473c:	bc3c      	pop	{r2, r3, r4, r5}
 800473e:	4690      	mov	r8, r2
 8004740:	4699      	mov	r9, r3
 8004742:	46a2      	mov	sl, r4
 8004744:	46ab      	mov	fp, r5
 8004746:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004748 <u8g2_DrawCircle>:

void u8g2_DrawCircle(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 8004748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800474a:	b085      	sub	sp, #20
 800474c:	9003      	str	r0, [sp, #12]
 800474e:	000e      	movs	r6, r1
 8004750:	0017      	movs	r7, r2
 8004752:	001d      	movs	r5, r3
 8004754:	ab0a      	add	r3, sp, #40	; 0x28
 8004756:	781c      	ldrb	r4, [r3, #0]
  /* check for bounding box */
#ifdef U8G2_WITH_INTERSECTION
  {
    if ( u8g2_IsIntersection(u8g2, x0-rad, y0-rad, x0+rad+1, y0+rad+1) == 0 ) 
 8004758:	194b      	adds	r3, r1, r5
 800475a:	b2db      	uxtb	r3, r3
 800475c:	18a8      	adds	r0, r5, r2
 800475e:	b2c0      	uxtb	r0, r0
 8004760:	3301      	adds	r3, #1
 8004762:	b2db      	uxtb	r3, r3
 8004764:	1b52      	subs	r2, r2, r5
 8004766:	b2d2      	uxtb	r2, r2
 8004768:	1b49      	subs	r1, r1, r5
 800476a:	b2c9      	uxtb	r1, r1
 800476c:	3001      	adds	r0, #1
 800476e:	b2c0      	uxtb	r0, r0
 8004770:	9000      	str	r0, [sp, #0]
 8004772:	9803      	ldr	r0, [sp, #12]
 8004774:	f000 fc18 	bl	8004fa8 <u8g2_IsIntersection>
 8004778:	2800      	cmp	r0, #0
 800477a:	d101      	bne.n	8004780 <u8g2_DrawCircle+0x38>
#endif /* U8G2_WITH_INTERSECTION */
  
  
  /* draw circle */
  u8g2_draw_circle(u8g2, x0, y0, rad, option);
}
 800477c:	b005      	add	sp, #20
 800477e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  u8g2_draw_circle(u8g2, x0, y0, rad, option);
 8004780:	9400      	str	r4, [sp, #0]
 8004782:	002b      	movs	r3, r5
 8004784:	003a      	movs	r2, r7
 8004786:	0031      	movs	r1, r6
 8004788:	9803      	ldr	r0, [sp, #12]
 800478a:	f7ff ff93 	bl	80046b4 <u8g2_draw_circle>
 800478e:	e7f5      	b.n	800477c <u8g2_DrawCircle+0x34>

08004790 <u8g2_m_16_8_2>:
  return buf;
}
uint8_t *u8g2_m_16_8_2(uint8_t *page_cnt)
{
  static uint8_t buf[256];
  *page_cnt = 2;
 8004790:	2302      	movs	r3, #2
 8004792:	7003      	strb	r3, [r0, #0]
  return buf;
}
 8004794:	4800      	ldr	r0, [pc, #0]	; (8004798 <u8g2_m_16_8_2+0x8>)
 8004796:	4770      	bx	lr
 8004798:	2000008c 	.word	0x2000008c

0800479c <u8g2_Setup_st7920_s_128x64_2>:
  buf = u8g2_m_16_8_1(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
}
/* st7920 2 */
void u8g2_Setup_st7920_s_128x64_2(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800479c:	b570      	push	{r4, r5, r6, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	0004      	movs	r4, r0
 80047a2:	000e      	movs	r6, r1
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7920_128x64, u8x8_cad_st7920_spi, byte_cb, gpio_and_delay_cb);
 80047a4:	9300      	str	r3, [sp, #0]
 80047a6:	0013      	movs	r3, r2
 80047a8:	4a08      	ldr	r2, [pc, #32]	; (80047cc <u8g2_Setup_st7920_s_128x64_2+0x30>)
 80047aa:	4909      	ldr	r1, [pc, #36]	; (80047d0 <u8g2_Setup_st7920_s_128x64_2+0x34>)
 80047ac:	f001 f96a 	bl	8005a84 <u8x8_Setup>
  buf = u8g2_m_16_8_2(&tile_buf_height);
 80047b0:	250f      	movs	r5, #15
 80047b2:	446d      	add	r5, sp
 80047b4:	0028      	movs	r0, r5
 80047b6:	f7ff ffeb 	bl	8004790 <u8g2_m_16_8_2>
 80047ba:	0001      	movs	r1, r0
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_horizontal_right_lsb, rotation);
 80047bc:	782a      	ldrb	r2, [r5, #0]
 80047be:	9600      	str	r6, [sp, #0]
 80047c0:	4b04      	ldr	r3, [pc, #16]	; (80047d4 <u8g2_Setup_st7920_s_128x64_2+0x38>)
 80047c2:	0020      	movs	r0, r4
 80047c4:	f000 ff05 	bl	80055d2 <u8g2_SetupBuffer>
}
 80047c8:	b004      	add	sp, #16
 80047ca:	bd70      	pop	{r4, r5, r6, pc}
 80047cc:	08005795 	.word	0x08005795
 80047d0:	0800597d 	.word	0x0800597d
 80047d4:	080050ab 	.word	0x080050ab

080047d8 <u8g2_font_get_byte>:
/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
  font += offset;
  return u8x8_pgm_read( font );  
 80047d8:	5c40      	ldrb	r0, [r0, r1]
}
 80047da:	4770      	bx	lr

080047dc <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
    uint16_t pos;
    font += offset;
 80047dc:	1841      	adds	r1, r0, r1
    pos = u8x8_pgm_read( font );
 80047de:	7808      	ldrb	r0, [r1, #0]
    font++;
    pos <<= 8;
 80047e0:	0200      	lsls	r0, r0, #8
    pos += u8x8_pgm_read( font);
 80047e2:	784b      	ldrb	r3, [r1, #1]
 80047e4:	18c0      	adds	r0, r0, r3
 80047e6:	b280      	uxth	r0, r0
    return pos;
}
 80047e8:	4770      	bx	lr

080047ea <u8g2_add_vector_y>:

#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
  switch(dir)
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d009      	beq.n	8004802 <u8g2_add_vector_y+0x18>
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d004      	beq.n	80047fc <u8g2_add_vector_y+0x12>
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d008      	beq.n	8004808 <u8g2_add_vector_y+0x1e>
      break;
    case 2:
      dy -= y;
      break;
    default:
      dy -= x;
 80047f6:	1a40      	subs	r0, r0, r1
 80047f8:	b2c0      	uxtb	r0, r0
      break;      
 80047fa:	e001      	b.n	8004800 <u8g2_add_vector_y+0x16>
      dy += y;
 80047fc:	1880      	adds	r0, r0, r2
 80047fe:	b2c0      	uxtb	r0, r0
  }
  return dy;
}
 8004800:	4770      	bx	lr
      dy += x;
 8004802:	1840      	adds	r0, r0, r1
 8004804:	b2c0      	uxtb	r0, r0
      break;
 8004806:	e7fb      	b.n	8004800 <u8g2_add_vector_y+0x16>
      dy -= y;
 8004808:	1a80      	subs	r0, r0, r2
 800480a:	b2c0      	uxtb	r0, r0
      break;
 800480c:	e7f8      	b.n	8004800 <u8g2_add_vector_y+0x16>

0800480e <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
  switch(dir)
 800480e:	2b01      	cmp	r3, #1
 8004810:	d009      	beq.n	8004826 <u8g2_add_vector_x+0x18>
 8004812:	2b00      	cmp	r3, #0
 8004814:	d004      	beq.n	8004820 <u8g2_add_vector_x+0x12>
 8004816:	2b02      	cmp	r3, #2
 8004818:	d008      	beq.n	800482c <u8g2_add_vector_x+0x1e>
      break;
    case 2:
      dx -= x;
      break;
    default:
      dx += y;
 800481a:	1880      	adds	r0, r0, r2
 800481c:	b2c0      	uxtb	r0, r0
      break;      
 800481e:	e001      	b.n	8004824 <u8g2_add_vector_x+0x16>
      dx += x;
 8004820:	1840      	adds	r0, r0, r1
 8004822:	b2c0      	uxtb	r0, r0
  }
  return dx;
}
 8004824:	4770      	bx	lr
      dx -= y;
 8004826:	1a80      	subs	r0, r0, r2
 8004828:	b2c0      	uxtb	r0, r0
      break;
 800482a:	e7fb      	b.n	8004824 <u8g2_add_vector_x+0x16>
      dx -= x;
 800482c:	1a40      	subs	r0, r0, r1
 800482e:	b2c0      	uxtb	r0, r0
      break;
 8004830:	e7f8      	b.n	8004824 <u8g2_add_vector_x+0x16>

08004832 <u8g2_font_calc_vref_font>:
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
  return 0;
}
 8004832:	2000      	movs	r0, #0
 8004834:	4770      	bx	lr

08004836 <u8g2_read_font_info>:
{
 8004836:	b570      	push	{r4, r5, r6, lr}
 8004838:	0004      	movs	r4, r0
 800483a:	000d      	movs	r5, r1
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 800483c:	2100      	movs	r1, #0
 800483e:	0028      	movs	r0, r5
 8004840:	f7ff ffca 	bl	80047d8 <u8g2_font_get_byte>
 8004844:	7020      	strb	r0, [r4, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8004846:	2101      	movs	r1, #1
 8004848:	0028      	movs	r0, r5
 800484a:	f7ff ffc5 	bl	80047d8 <u8g2_font_get_byte>
 800484e:	7060      	strb	r0, [r4, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8004850:	2102      	movs	r1, #2
 8004852:	0028      	movs	r0, r5
 8004854:	f7ff ffc0 	bl	80047d8 <u8g2_font_get_byte>
 8004858:	70a0      	strb	r0, [r4, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 800485a:	2103      	movs	r1, #3
 800485c:	0028      	movs	r0, r5
 800485e:	f7ff ffbb 	bl	80047d8 <u8g2_font_get_byte>
 8004862:	70e0      	strb	r0, [r4, #3]
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8004864:	2104      	movs	r1, #4
 8004866:	0028      	movs	r0, r5
 8004868:	f7ff ffb6 	bl	80047d8 <u8g2_font_get_byte>
 800486c:	7120      	strb	r0, [r4, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 800486e:	2105      	movs	r1, #5
 8004870:	0028      	movs	r0, r5
 8004872:	f7ff ffb1 	bl	80047d8 <u8g2_font_get_byte>
 8004876:	7160      	strb	r0, [r4, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8004878:	2106      	movs	r1, #6
 800487a:	0028      	movs	r0, r5
 800487c:	f7ff ffac 	bl	80047d8 <u8g2_font_get_byte>
 8004880:	71a0      	strb	r0, [r4, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8004882:	2107      	movs	r1, #7
 8004884:	0028      	movs	r0, r5
 8004886:	f7ff ffa7 	bl	80047d8 <u8g2_font_get_byte>
 800488a:	71e0      	strb	r0, [r4, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800488c:	2108      	movs	r1, #8
 800488e:	0028      	movs	r0, r5
 8004890:	f7ff ffa2 	bl	80047d8 <u8g2_font_get_byte>
 8004894:	7220      	strb	r0, [r4, #8]
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8004896:	2109      	movs	r1, #9
 8004898:	0028      	movs	r0, r5
 800489a:	f7ff ff9d 	bl	80047d8 <u8g2_font_get_byte>
 800489e:	7260      	strb	r0, [r4, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 80048a0:	210a      	movs	r1, #10
 80048a2:	0028      	movs	r0, r5
 80048a4:	f7ff ff98 	bl	80047d8 <u8g2_font_get_byte>
 80048a8:	72a0      	strb	r0, [r4, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80048aa:	210b      	movs	r1, #11
 80048ac:	0028      	movs	r0, r5
 80048ae:	f7ff ff93 	bl	80047d8 <u8g2_font_get_byte>
 80048b2:	72e0      	strb	r0, [r4, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80048b4:	210c      	movs	r1, #12
 80048b6:	0028      	movs	r0, r5
 80048b8:	f7ff ff8e 	bl	80047d8 <u8g2_font_get_byte>
 80048bc:	7320      	strb	r0, [r4, #12]
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80048be:	210d      	movs	r1, #13
 80048c0:	0028      	movs	r0, r5
 80048c2:	f7ff ff89 	bl	80047d8 <u8g2_font_get_byte>
 80048c6:	7360      	strb	r0, [r4, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80048c8:	210e      	movs	r1, #14
 80048ca:	0028      	movs	r0, r5
 80048cc:	f7ff ff84 	bl	80047d8 <u8g2_font_get_byte>
 80048d0:	73a0      	strb	r0, [r4, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80048d2:	210f      	movs	r1, #15
 80048d4:	0028      	movs	r0, r5
 80048d6:	f7ff ff7f 	bl	80047d8 <u8g2_font_get_byte>
 80048da:	73e0      	strb	r0, [r4, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 80048dc:	2110      	movs	r1, #16
 80048de:	0028      	movs	r0, r5
 80048e0:	f7ff ff7a 	bl	80047d8 <u8g2_font_get_byte>
 80048e4:	7420      	strb	r0, [r4, #16]
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 80048e6:	2111      	movs	r1, #17
 80048e8:	0028      	movs	r0, r5
 80048ea:	f7ff ff77 	bl	80047dc <u8g2_font_get_word>
 80048ee:	8260      	strh	r0, [r4, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80048f0:	2113      	movs	r1, #19
 80048f2:	0028      	movs	r0, r5
 80048f4:	f7ff ff72 	bl	80047dc <u8g2_font_get_word>
 80048f8:	82a0      	strh	r0, [r4, #20]
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 80048fa:	2115      	movs	r1, #21
 80048fc:	0028      	movs	r0, r5
 80048fe:	f7ff ff6d 	bl	80047dc <u8g2_font_get_word>
 8004902:	82e0      	strh	r0, [r4, #22]
}
 8004904:	bd70      	pop	{r4, r5, r6, pc}

08004906 <u8g2_font_decode_get_unsigned_bits>:
{
 8004906:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004908:	0005      	movs	r5, r0
  uint8_t bit_pos = f->decode_bit_pos;
 800490a:	7a86      	ldrb	r6, [r0, #10]
  val = u8x8_pgm_read( f->decode_ptr );  
 800490c:	6807      	ldr	r7, [r0, #0]
 800490e:	7838      	ldrb	r0, [r7, #0]
  val >>= bit_pos;
 8004910:	4130      	asrs	r0, r6
 8004912:	b2c4      	uxtb	r4, r0
  bit_pos_plus_cnt += cnt;
 8004914:	1872      	adds	r2, r6, r1
 8004916:	b2d2      	uxtb	r2, r2
  if ( bit_pos_plus_cnt >= 8 )
 8004918:	2a07      	cmp	r2, #7
 800491a:	d90a      	bls.n	8004932 <u8g2_font_decode_get_unsigned_bits+0x2c>
    s -= bit_pos;
 800491c:	2308      	movs	r3, #8
 800491e:	1b9b      	subs	r3, r3, r6
 8004920:	b2db      	uxtb	r3, r3
    f->decode_ptr++;
 8004922:	1c7c      	adds	r4, r7, #1
 8004924:	602c      	str	r4, [r5, #0]
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8004926:	787c      	ldrb	r4, [r7, #1]
 8004928:	409c      	lsls	r4, r3
 800492a:	4304      	orrs	r4, r0
 800492c:	b2e4      	uxtb	r4, r4
    bit_pos_plus_cnt -= 8;
 800492e:	3a08      	subs	r2, #8
 8004930:	b2d2      	uxtb	r2, r2
  val &= (1U<<cnt)-1;
 8004932:	2301      	movs	r3, #1
 8004934:	408b      	lsls	r3, r1
 8004936:	3b01      	subs	r3, #1
 8004938:	4023      	ands	r3, r4
 800493a:	0018      	movs	r0, r3
  f->decode_bit_pos = bit_pos_plus_cnt;
 800493c:	72aa      	strb	r2, [r5, #10]
}
 800493e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004940 <u8g2_font_setup_decode>:
{
 8004940:	b570      	push	{r4, r5, r6, lr}
 8004942:	0005      	movs	r5, r0
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8004944:	0004      	movs	r4, r0
 8004946:	3458      	adds	r4, #88	; 0x58
  decode->decode_ptr = glyph_data;
 8004948:	6581      	str	r1, [r0, #88]	; 0x58
  decode->decode_bit_pos = 0;
 800494a:	2300      	movs	r3, #0
 800494c:	72a3      	strb	r3, [r4, #10]
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800494e:	336c      	adds	r3, #108	; 0x6c
 8004950:	5cc1      	ldrb	r1, [r0, r3]
 8004952:	0020      	movs	r0, r4
 8004954:	f7ff ffd7 	bl	8004906 <u8g2_font_decode_get_unsigned_bits>
 8004958:	7220      	strb	r0, [r4, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 800495a:	236d      	movs	r3, #109	; 0x6d
 800495c:	5ce9      	ldrb	r1, [r5, r3]
 800495e:	0020      	movs	r0, r4
 8004960:	f7ff ffd1 	bl	8004906 <u8g2_font_decode_get_unsigned_bits>
 8004964:	7260      	strb	r0, [r4, #9]
  decode->fg_color = u8g2->draw_color;
 8004966:	2386      	movs	r3, #134	; 0x86
 8004968:	5ceb      	ldrb	r3, [r5, r3]
 800496a:	7323      	strb	r3, [r4, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 800496c:	425a      	negs	r2, r3
 800496e:	4153      	adcs	r3, r2
 8004970:	7363      	strb	r3, [r4, #13]
}
 8004972:	bd70      	pop	{r4, r5, r6, pc}

08004974 <u8g2_font_decode_get_signed_bits>:
{
 8004974:	b510      	push	{r4, lr}
 8004976:	000c      	movs	r4, r1
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8004978:	f7ff ffc5 	bl	8004906 <u8g2_font_decode_get_unsigned_bits>
  cnt--;
 800497c:	3c01      	subs	r4, #1
 800497e:	b2e4      	uxtb	r4, r4
  d <<= cnt;
 8004980:	2301      	movs	r3, #1
 8004982:	40a3      	lsls	r3, r4
  v -= d;
 8004984:	1ac0      	subs	r0, r0, r3
 8004986:	b240      	sxtb	r0, r0
}
 8004988:	bd10      	pop	{r4, pc}

0800498a <u8g2_font_decode_len>:
{
 800498a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800498c:	46de      	mov	lr, fp
 800498e:	4657      	mov	r7, sl
 8004990:	464e      	mov	r6, r9
 8004992:	4645      	mov	r5, r8
 8004994:	b5e0      	push	{r5, r6, r7, lr}
 8004996:	b089      	sub	sp, #36	; 0x24
 8004998:	4692      	mov	sl, r2
  lx = decode->x;
 800499a:	0003      	movs	r3, r0
 800499c:	3358      	adds	r3, #88	; 0x58
 800499e:	799a      	ldrb	r2, [r3, #6]
 80049a0:	4691      	mov	r9, r2
  ly = decode->y;
 80049a2:	79db      	ldrb	r3, [r3, #7]
 80049a4:	000e      	movs	r6, r1
 80049a6:	0005      	movs	r5, r0
 80049a8:	001f      	movs	r7, r3
 80049aa:	46d0      	mov	r8, sl
 80049ac:	e029      	b.n	8004a02 <u8g2_font_decode_len+0x78>
      current = cnt;
 80049ae:	9606      	str	r6, [sp, #24]
    x = decode->target_x;
 80049b0:	002b      	movs	r3, r5
 80049b2:	3358      	adds	r3, #88	; 0x58
 80049b4:	7918      	ldrb	r0, [r3, #4]
    y = decode->target_y;
 80049b6:	795a      	ldrb	r2, [r3, #5]
 80049b8:	4693      	mov	fp, r2
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 80049ba:	464a      	mov	r2, r9
 80049bc:	4669      	mov	r1, sp
 80049be:	730a      	strb	r2, [r1, #12]
 80049c0:	466a      	mov	r2, sp
 80049c2:	210c      	movs	r1, #12
 80049c4:	5651      	ldrsb	r1, [r2, r1]
 80049c6:	b27a      	sxtb	r2, r7
 80049c8:	7b9b      	ldrb	r3, [r3, #14]
 80049ca:	9303      	str	r3, [sp, #12]
 80049cc:	9204      	str	r2, [sp, #16]
 80049ce:	9105      	str	r1, [sp, #20]
 80049d0:	f7ff ff1d 	bl	800480e <u8g2_add_vector_x>
 80049d4:	9007      	str	r0, [sp, #28]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 80049d6:	9b03      	ldr	r3, [sp, #12]
 80049d8:	9a04      	ldr	r2, [sp, #16]
 80049da:	9905      	ldr	r1, [sp, #20]
 80049dc:	4658      	mov	r0, fp
 80049de:	f7ff ff04 	bl	80047ea <u8g2_add_vector_y>
    if ( is_foreground )
 80049e2:	4643      	mov	r3, r8
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d116      	bne.n	8004a16 <u8g2_font_decode_len+0x8c>
    else if ( decode->is_transparent == 0 )    
 80049e8:	002b      	movs	r3, r5
 80049ea:	3358      	adds	r3, #88	; 0x58
 80049ec:	7adb      	ldrb	r3, [r3, #11]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d01f      	beq.n	8004a32 <u8g2_font_decode_len+0xa8>
    if ( cnt < rem )
 80049f2:	42a6      	cmp	r6, r4
 80049f4:	d32b      	bcc.n	8004a4e <u8g2_font_decode_len+0xc4>
    cnt -= rem;
 80049f6:	1b36      	subs	r6, r6, r4
 80049f8:	b2f6      	uxtb	r6, r6
    ly++;
 80049fa:	3701      	adds	r7, #1
 80049fc:	b2ff      	uxtb	r7, r7
    lx = 0;
 80049fe:	2300      	movs	r3, #0
 8004a00:	4699      	mov	r9, r3
    rem = decode->glyph_width;
 8004a02:	002b      	movs	r3, r5
 8004a04:	3358      	adds	r3, #88	; 0x58
 8004a06:	7a1c      	ldrb	r4, [r3, #8]
    rem -= lx;
 8004a08:	464b      	mov	r3, r9
 8004a0a:	1ae4      	subs	r4, r4, r3
 8004a0c:	b2e4      	uxtb	r4, r4
    if ( cnt < rem )
 8004a0e:	42a6      	cmp	r6, r4
 8004a10:	d3cd      	bcc.n	80049ae <u8g2_font_decode_len+0x24>
    current = rem;
 8004a12:	9406      	str	r4, [sp, #24]
 8004a14:	e7cc      	b.n	80049b0 <u8g2_font_decode_len+0x26>
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8004a16:	002b      	movs	r3, r5
 8004a18:	3358      	adds	r3, #88	; 0x58
 8004a1a:	7b1a      	ldrb	r2, [r3, #12]
 8004a1c:	2386      	movs	r3, #134	; 0x86
 8004a1e:	54ea      	strb	r2, [r5, r3]
      u8g2_DrawHVLine(u8g2, 
 8004a20:	9b03      	ldr	r3, [sp, #12]
 8004a22:	9300      	str	r3, [sp, #0]
 8004a24:	9b06      	ldr	r3, [sp, #24]
 8004a26:	0002      	movs	r2, r0
 8004a28:	9907      	ldr	r1, [sp, #28]
 8004a2a:	0028      	movs	r0, r5
 8004a2c:	f000 fa18 	bl	8004e60 <u8g2_DrawHVLine>
 8004a30:	e7df      	b.n	80049f2 <u8g2_font_decode_len+0x68>
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8004a32:	002b      	movs	r3, r5
 8004a34:	3358      	adds	r3, #88	; 0x58
 8004a36:	7b5a      	ldrb	r2, [r3, #13]
 8004a38:	2386      	movs	r3, #134	; 0x86
 8004a3a:	54ea      	strb	r2, [r5, r3]
      u8g2_DrawHVLine(u8g2, 
 8004a3c:	9b03      	ldr	r3, [sp, #12]
 8004a3e:	9300      	str	r3, [sp, #0]
 8004a40:	9b06      	ldr	r3, [sp, #24]
 8004a42:	0002      	movs	r2, r0
 8004a44:	9907      	ldr	r1, [sp, #28]
 8004a46:	0028      	movs	r0, r5
 8004a48:	f000 fa0a 	bl	8004e60 <u8g2_DrawHVLine>
 8004a4c:	e7d1      	b.n	80049f2 <u8g2_font_decode_len+0x68>
 8004a4e:	002f      	movs	r7, r5
  lx += cnt;
 8004a50:	0032      	movs	r2, r6
 8004a52:	444a      	add	r2, r9
  decode->x = lx;
 8004a54:	003b      	movs	r3, r7
 8004a56:	3358      	adds	r3, #88	; 0x58
 8004a58:	719a      	strb	r2, [r3, #6]
  decode->y = ly;
 8004a5a:	466a      	mov	r2, sp
 8004a5c:	7c12      	ldrb	r2, [r2, #16]
 8004a5e:	71da      	strb	r2, [r3, #7]
}
 8004a60:	b009      	add	sp, #36	; 0x24
 8004a62:	bc3c      	pop	{r2, r3, r4, r5}
 8004a64:	4690      	mov	r8, r2
 8004a66:	4699      	mov	r9, r3
 8004a68:	46a2      	mov	sl, r4
 8004a6a:	46ab      	mov	fp, r5
 8004a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004a6e <u8g2_font_decode_glyph>:
{
 8004a6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a70:	46de      	mov	lr, fp
 8004a72:	4657      	mov	r7, sl
 8004a74:	464e      	mov	r6, r9
 8004a76:	4645      	mov	r5, r8
 8004a78:	b5e0      	push	{r5, r6, r7, lr}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	0004      	movs	r4, r0
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8004a7e:	0007      	movs	r7, r0
 8004a80:	3758      	adds	r7, #88	; 0x58
  u8g2_font_setup_decode(u8g2, glyph_data);
 8004a82:	f7ff ff5d 	bl	8004940 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8004a86:	2361      	movs	r3, #97	; 0x61
 8004a88:	56e3      	ldrsb	r3, [r4, r3]
 8004a8a:	4698      	mov	r8, r3
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8004a8c:	236e      	movs	r3, #110	; 0x6e
 8004a8e:	5ce1      	ldrb	r1, [r4, r3]
 8004a90:	0038      	movs	r0, r7
 8004a92:	f7ff ff6f 	bl	8004974 <u8g2_font_decode_get_signed_bits>
 8004a96:	9002      	str	r0, [sp, #8]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8004a98:	236f      	movs	r3, #111	; 0x6f
 8004a9a:	5ce1      	ldrb	r1, [r4, r3]
 8004a9c:	0038      	movs	r0, r7
 8004a9e:	f7ff ff69 	bl	8004974 <u8g2_font_decode_get_signed_bits>
 8004aa2:	0005      	movs	r5, r0
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8004aa4:	2370      	movs	r3, #112	; 0x70
 8004aa6:	5ce1      	ldrb	r1, [r4, r3]
 8004aa8:	0038      	movs	r0, r7
 8004aaa:	f7ff ff63 	bl	8004974 <u8g2_font_decode_get_signed_bits>
 8004aae:	9003      	str	r0, [sp, #12]
  if ( decode->glyph_width > 0 )
 8004ab0:	2308      	movs	r3, #8
 8004ab2:	56fb      	ldrsb	r3, [r7, r3]
 8004ab4:	469a      	mov	sl, r3
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	dd60      	ble.n	8004b7c <u8g2_font_decode_glyph+0x10e>
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8004aba:	4643      	mov	r3, r8
 8004abc:	466a      	mov	r2, sp
 8004abe:	7413      	strb	r3, [r2, #16]
 8004ac0:	7c13      	ldrb	r3, [r2, #16]
 8004ac2:	469b      	mov	fp, r3
 8004ac4:	445d      	add	r5, fp
 8004ac6:	b2ed      	uxtb	r5, r5
 8004ac8:	426d      	negs	r5, r5
 8004aca:	b26b      	sxtb	r3, r5
 8004acc:	001a      	movs	r2, r3
 8004ace:	7bbd      	ldrb	r5, [r7, #14]
 8004ad0:	7938      	ldrb	r0, [r7, #4]
 8004ad2:	002b      	movs	r3, r5
 8004ad4:	9205      	str	r2, [sp, #20]
 8004ad6:	9902      	ldr	r1, [sp, #8]
 8004ad8:	f7ff fe99 	bl	800480e <u8g2_add_vector_x>
 8004adc:	4681      	mov	r9, r0
 8004ade:	9004      	str	r0, [sp, #16]
 8004ae0:	7138      	strb	r0, [r7, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8004ae2:	7978      	ldrb	r0, [r7, #5]
 8004ae4:	002b      	movs	r3, r5
 8004ae6:	9a05      	ldr	r2, [sp, #20]
 8004ae8:	9902      	ldr	r1, [sp, #8]
 8004aea:	f7ff fe7e 	bl	80047ea <u8g2_add_vector_y>
 8004aee:	0002      	movs	r2, r0
 8004af0:	7178      	strb	r0, [r7, #5]
      switch(decode->dir)
 8004af2:	2d01      	cmp	r5, #1
 8004af4:	d04a      	beq.n	8004b8c <u8g2_font_decode_glyph+0x11e>
 8004af6:	2d00      	cmp	r5, #0
 8004af8:	d005      	beq.n	8004b06 <u8g2_font_decode_glyph+0x98>
 8004afa:	2d02      	cmp	r5, #2
 8004afc:	d056      	beq.n	8004bac <u8g2_font_decode_glyph+0x13e>
 8004afe:	2d03      	cmp	r5, #3
 8004b00:	d068      	beq.n	8004bd4 <u8g2_font_decode_glyph+0x166>
      x1 = x0;
 8004b02:	464b      	mov	r3, r9
 8004b04:	e007      	b.n	8004b16 <u8g2_font_decode_glyph+0xa8>
	    x1 += decode->glyph_width;
 8004b06:	4653      	mov	r3, sl
 8004b08:	4669      	mov	r1, sp
 8004b0a:	720b      	strb	r3, [r1, #8]
 8004b0c:	7a0b      	ldrb	r3, [r1, #8]
 8004b0e:	444b      	add	r3, r9
 8004b10:	b2db      	uxtb	r3, r3
	    y1 += h;
 8004b12:	4458      	add	r0, fp
 8004b14:	b2c0      	uxtb	r0, r0
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8004b16:	9000      	str	r0, [sp, #0]
 8004b18:	9904      	ldr	r1, [sp, #16]
 8004b1a:	0020      	movs	r0, r4
 8004b1c:	f000 fa44 	bl	8004fa8 <u8g2_IsIntersection>
 8004b20:	2800      	cmp	r0, #0
 8004b22:	d02b      	beq.n	8004b7c <u8g2_font_decode_glyph+0x10e>
    decode->x = 0;
 8004b24:	0023      	movs	r3, r4
 8004b26:	3358      	adds	r3, #88	; 0x58
 8004b28:	2200      	movs	r2, #0
 8004b2a:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 8004b2c:	71da      	strb	r2, [r3, #7]
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8004b2e:	236a      	movs	r3, #106	; 0x6a
 8004b30:	5ce1      	ldrb	r1, [r4, r3]
 8004b32:	0038      	movs	r0, r7
 8004b34:	f7ff fee7 	bl	8004906 <u8g2_font_decode_get_unsigned_bits>
 8004b38:	0006      	movs	r6, r0
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8004b3a:	236b      	movs	r3, #107	; 0x6b
 8004b3c:	5ce1      	ldrb	r1, [r4, r3]
 8004b3e:	0038      	movs	r0, r7
 8004b40:	f7ff fee1 	bl	8004906 <u8g2_font_decode_get_unsigned_bits>
 8004b44:	0005      	movs	r5, r0
	u8g2_font_decode_len(u8g2, a, 0);
 8004b46:	2200      	movs	r2, #0
 8004b48:	0031      	movs	r1, r6
 8004b4a:	0020      	movs	r0, r4
 8004b4c:	f7ff ff1d 	bl	800498a <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8004b50:	2201      	movs	r2, #1
 8004b52:	0029      	movs	r1, r5
 8004b54:	0020      	movs	r0, r4
 8004b56:	f7ff ff18 	bl	800498a <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8004b5a:	2101      	movs	r1, #1
 8004b5c:	0038      	movs	r0, r7
 8004b5e:	f7ff fed2 	bl	8004906 <u8g2_font_decode_get_unsigned_bits>
 8004b62:	2800      	cmp	r0, #0
 8004b64:	d1ef      	bne.n	8004b46 <u8g2_font_decode_glyph+0xd8>
      if ( decode->y >= h )
 8004b66:	0023      	movs	r3, r4
 8004b68:	3358      	adds	r3, #88	; 0x58
 8004b6a:	79db      	ldrb	r3, [r3, #7]
 8004b6c:	b25b      	sxtb	r3, r3
 8004b6e:	4598      	cmp	r8, r3
 8004b70:	dcdd      	bgt.n	8004b2e <u8g2_font_decode_glyph+0xc0>
    u8g2->draw_color = decode->fg_color;
 8004b72:	0023      	movs	r3, r4
 8004b74:	3358      	adds	r3, #88	; 0x58
 8004b76:	7b1a      	ldrb	r2, [r3, #12]
 8004b78:	2386      	movs	r3, #134	; 0x86
 8004b7a:	54e2      	strb	r2, [r4, r3]
}
 8004b7c:	9803      	ldr	r0, [sp, #12]
 8004b7e:	b007      	add	sp, #28
 8004b80:	bc3c      	pop	{r2, r3, r4, r5}
 8004b82:	4690      	mov	r8, r2
 8004b84:	4699      	mov	r9, r3
 8004b86:	46a2      	mov	sl, r4
 8004b88:	46ab      	mov	fp, r5
 8004b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	    x0 -= h;
 8004b8c:	464b      	mov	r3, r9
 8004b8e:	4659      	mov	r1, fp
 8004b90:	1a59      	subs	r1, r3, r1
 8004b92:	b2c9      	uxtb	r1, r1
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004b94:	3101      	adds	r1, #1
	    x1++;
 8004b96:	1c5d      	adds	r5, r3, #1
 8004b98:	b2eb      	uxtb	r3, r5
	    y1 += decode->glyph_width;
 8004b9a:	4655      	mov	r5, sl
 8004b9c:	466e      	mov	r6, sp
 8004b9e:	7235      	strb	r5, [r6, #8]
 8004ba0:	7a35      	ldrb	r5, [r6, #8]
 8004ba2:	1940      	adds	r0, r0, r5
 8004ba4:	b2c0      	uxtb	r0, r0
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004ba6:	b2c9      	uxtb	r1, r1
 8004ba8:	9104      	str	r1, [sp, #16]
	    break;
 8004baa:	e7b4      	b.n	8004b16 <u8g2_font_decode_glyph+0xa8>
	    x0 -= decode->glyph_width;
 8004bac:	4653      	mov	r3, sl
 8004bae:	466a      	mov	r2, sp
 8004bb0:	7213      	strb	r3, [r2, #8]
 8004bb2:	7a11      	ldrb	r1, [r2, #8]
 8004bb4:	464b      	mov	r3, r9
 8004bb6:	1a59      	subs	r1, r3, r1
 8004bb8:	b2c9      	uxtb	r1, r1
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004bba:	3101      	adds	r1, #1
	    x1++;
 8004bbc:	1c5d      	adds	r5, r3, #1
 8004bbe:	b2eb      	uxtb	r3, r5
	    y0 -= h;
 8004bc0:	465a      	mov	r2, fp
 8004bc2:	1a82      	subs	r2, r0, r2
 8004bc4:	b2d2      	uxtb	r2, r2
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004bc6:	3201      	adds	r2, #1
	    y1++;
 8004bc8:	3001      	adds	r0, #1
 8004bca:	b2c0      	uxtb	r0, r0
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004bcc:	b2d2      	uxtb	r2, r2
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004bce:	b2c9      	uxtb	r1, r1
 8004bd0:	9104      	str	r1, [sp, #16]
	    break;	  
 8004bd2:	e7a0      	b.n	8004b16 <u8g2_font_decode_glyph+0xa8>
	    x1 += h;
 8004bd4:	465d      	mov	r5, fp
 8004bd6:	444d      	add	r5, r9
 8004bd8:	b2eb      	uxtb	r3, r5
	    y0 -= decode->glyph_width;
 8004bda:	4652      	mov	r2, sl
 8004bdc:	4669      	mov	r1, sp
 8004bde:	720a      	strb	r2, [r1, #8]
 8004be0:	7a0a      	ldrb	r2, [r1, #8]
 8004be2:	1a82      	subs	r2, r0, r2
 8004be4:	b2d2      	uxtb	r2, r2
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004be6:	3201      	adds	r2, #1
	    y1++;
 8004be8:	3001      	adds	r0, #1
 8004bea:	b2c0      	uxtb	r0, r0
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004bec:	b2d2      	uxtb	r2, r2
	    break;	  
 8004bee:	e792      	b.n	8004b16 <u8g2_font_decode_glyph+0xa8>

08004bf0 <u8g2_font_get_glyph_data>:
{
 8004bf0:	b570      	push	{r4, r5, r6, lr}
 8004bf2:	000e      	movs	r6, r1
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8004bf4:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8004bf6:	3417      	adds	r4, #23
  if ( encoding <= 255 )
 8004bf8:	29ff      	cmp	r1, #255	; 0xff
 8004bfa:	d814      	bhi.n	8004c26 <u8g2_font_get_glyph_data+0x36>
    if ( encoding >= 'a' )
 8004bfc:	2960      	cmp	r1, #96	; 0x60
 8004bfe:	d90a      	bls.n	8004c16 <u8g2_font_get_glyph_data+0x26>
      font += u8g2->font_info.start_pos_lower_a;
 8004c00:	237c      	movs	r3, #124	; 0x7c
 8004c02:	5ac3      	ldrh	r3, [r0, r3]
 8004c04:	18e4      	adds	r4, r4, r3
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8004c06:	7863      	ldrb	r3, [r4, #1]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d028      	beq.n	8004c5e <u8g2_font_get_glyph_data+0x6e>
      if ( u8x8_pgm_read( font ) == encoding )
 8004c0c:	7822      	ldrb	r2, [r4, #0]
 8004c0e:	4296      	cmp	r6, r2
 8004c10:	d007      	beq.n	8004c22 <u8g2_font_get_glyph_data+0x32>
      font += u8x8_pgm_read( font + 1 );
 8004c12:	18e4      	adds	r4, r4, r3
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8004c14:	e7f7      	b.n	8004c06 <u8g2_font_get_glyph_data+0x16>
    else if ( encoding >= 'A' )
 8004c16:	2940      	cmp	r1, #64	; 0x40
 8004c18:	d9f5      	bls.n	8004c06 <u8g2_font_get_glyph_data+0x16>
      font += u8g2->font_info.start_pos_upper_A;
 8004c1a:	237a      	movs	r3, #122	; 0x7a
 8004c1c:	5ac3      	ldrh	r3, [r0, r3]
 8004c1e:	18e4      	adds	r4, r4, r3
 8004c20:	e7f1      	b.n	8004c06 <u8g2_font_get_glyph_data+0x16>
	return font+2;	/* skip encoding and glyph size */
 8004c22:	1ca0      	adds	r0, r4, #2
 8004c24:	e01c      	b.n	8004c60 <u8g2_font_get_glyph_data+0x70>
    font += u8g2->font_info.start_pos_unicode;
 8004c26:	237e      	movs	r3, #126	; 0x7e
 8004c28:	5ac0      	ldrh	r0, [r0, r3]
 8004c2a:	1824      	adds	r4, r4, r0
    unicode_lookup_table = font; 
 8004c2c:	0025      	movs	r5, r4
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8004c2e:	2100      	movs	r1, #0
 8004c30:	0028      	movs	r0, r5
 8004c32:	f7ff fdd3 	bl	80047dc <u8g2_font_get_word>
 8004c36:	1824      	adds	r4, r4, r0
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8004c38:	2102      	movs	r1, #2
 8004c3a:	0028      	movs	r0, r5
 8004c3c:	f7ff fdce 	bl	80047dc <u8g2_font_get_word>
      unicode_lookup_table+=4;
 8004c40:	3504      	adds	r5, #4
    } while( e < encoding );
 8004c42:	4286      	cmp	r6, r0
 8004c44:	d8f3      	bhi.n	8004c2e <u8g2_font_get_glyph_data+0x3e>
      e = u8x8_pgm_read( font );
 8004c46:	7823      	ldrb	r3, [r4, #0]
      e <<= 8;
 8004c48:	021b      	lsls	r3, r3, #8
      e |= u8x8_pgm_read( font + 1 );
 8004c4a:	7862      	ldrb	r2, [r4, #1]
 8004c4c:	4313      	orrs	r3, r2
      if ( e == 0 )
 8004c4e:	d008      	beq.n	8004c62 <u8g2_font_get_glyph_data+0x72>
      if ( e == encoding )
 8004c50:	429e      	cmp	r6, r3
 8004c52:	d002      	beq.n	8004c5a <u8g2_font_get_glyph_data+0x6a>
      font += u8x8_pgm_read( font + 2 );
 8004c54:	78a3      	ldrb	r3, [r4, #2]
 8004c56:	18e4      	adds	r4, r4, r3
      e = u8x8_pgm_read( font );
 8004c58:	e7f5      	b.n	8004c46 <u8g2_font_get_glyph_data+0x56>
	return font+3;	/* skip encoding and glyph size */
 8004c5a:	1ce0      	adds	r0, r4, #3
 8004c5c:	e000      	b.n	8004c60 <u8g2_font_get_glyph_data+0x70>
  return NULL;
 8004c5e:	2000      	movs	r0, #0
}
 8004c60:	bd70      	pop	{r4, r5, r6, pc}
  return NULL;
 8004c62:	2000      	movs	r0, #0
 8004c64:	e7fc      	b.n	8004c60 <u8g2_font_get_glyph_data+0x70>

08004c66 <u8g2_font_draw_glyph>:
{
 8004c66:	b510      	push	{r4, lr}
 8004c68:	0004      	movs	r4, r0
  u8g2->font_decode.target_x = x;
 8004c6a:	205c      	movs	r0, #92	; 0x5c
 8004c6c:	5421      	strb	r1, [r4, r0]
  u8g2->font_decode.target_y = y;
 8004c6e:	215d      	movs	r1, #93	; 0x5d
 8004c70:	5462      	strb	r2, [r4, r1]
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8004c72:	0019      	movs	r1, r3
 8004c74:	0020      	movs	r0, r4
 8004c76:	f7ff ffbb 	bl	8004bf0 <u8g2_font_get_glyph_data>
  if ( glyph_data != NULL )
 8004c7a:	2800      	cmp	r0, #0
 8004c7c:	d005      	beq.n	8004c8a <u8g2_font_draw_glyph+0x24>
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8004c7e:	0001      	movs	r1, r0
 8004c80:	0020      	movs	r0, r4
 8004c82:	f7ff fef4 	bl	8004a6e <u8g2_font_decode_glyph>
 8004c86:	b2c0      	uxtb	r0, r0
}
 8004c88:	bd10      	pop	{r4, pc}
  u8g2_uint_t dx = 0;
 8004c8a:	2000      	movs	r0, #0
 8004c8c:	e7fc      	b.n	8004c88 <u8g2_font_draw_glyph+0x22>

08004c8e <u8g2_DrawGlyph>:
{
 8004c8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c90:	0004      	movs	r4, r0
 8004c92:	000d      	movs	r5, r1
 8004c94:	0016      	movs	r6, r2
 8004c96:	001f      	movs	r7, r3
  switch(u8g2->font_decode.dir)
 8004c98:	2366      	movs	r3, #102	; 0x66
 8004c9a:	5cc3      	ldrb	r3, [r0, r3]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d011      	beq.n	8004cc4 <u8g2_DrawGlyph+0x36>
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00a      	beq.n	8004cba <u8g2_DrawGlyph+0x2c>
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d012      	beq.n	8004cce <u8g2_DrawGlyph+0x40>
 8004ca8:	2b03      	cmp	r3, #3
 8004caa:	d015      	beq.n	8004cd8 <u8g2_DrawGlyph+0x4a>
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8004cac:	003b      	movs	r3, r7
 8004cae:	0032      	movs	r2, r6
 8004cb0:	0029      	movs	r1, r5
 8004cb2:	0020      	movs	r0, r4
 8004cb4:	f7ff ffd7 	bl	8004c66 <u8g2_font_draw_glyph>
}
 8004cb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      y += u8g2->font_calc_vref(u8g2);
 8004cba:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004cbc:	4798      	blx	r3
 8004cbe:	1836      	adds	r6, r6, r0
 8004cc0:	b2f6      	uxtb	r6, r6
      break;
 8004cc2:	e7f3      	b.n	8004cac <u8g2_DrawGlyph+0x1e>
      x -= u8g2->font_calc_vref(u8g2);
 8004cc4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004cc6:	4798      	blx	r3
 8004cc8:	1a2d      	subs	r5, r5, r0
 8004cca:	b2ed      	uxtb	r5, r5
      break;
 8004ccc:	e7ee      	b.n	8004cac <u8g2_DrawGlyph+0x1e>
      y -= u8g2->font_calc_vref(u8g2);
 8004cce:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004cd0:	4798      	blx	r3
 8004cd2:	1a36      	subs	r6, r6, r0
 8004cd4:	b2f6      	uxtb	r6, r6
      break;
 8004cd6:	e7e9      	b.n	8004cac <u8g2_DrawGlyph+0x1e>
      x += u8g2->font_calc_vref(u8g2);
 8004cd8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004cda:	4798      	blx	r3
 8004cdc:	182d      	adds	r5, r5, r0
 8004cde:	b2ed      	uxtb	r5, r5
      break;
 8004ce0:	e7e4      	b.n	8004cac <u8g2_DrawGlyph+0x1e>
	...

08004ce4 <u8g2_draw_string>:
{
 8004ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ce6:	46c6      	mov	lr, r8
 8004ce8:	b500      	push	{lr}
 8004cea:	0004      	movs	r4, r0
 8004cec:	000f      	movs	r7, r1
 8004cee:	0016      	movs	r6, r2
 8004cf0:	001d      	movs	r5, r3
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8004cf2:	f000 fce9 	bl	80056c8 <u8x8_utf8_init>
  sum = 0;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	4698      	mov	r8, r3
 8004cfa:	e004      	b.n	8004d06 <u8g2_draw_string+0x22>
	  x += delta;
 8004cfc:	183f      	adds	r7, r7, r0
 8004cfe:	b2ff      	uxtb	r7, r7
      sum += delta;    
 8004d00:	4440      	add	r0, r8
 8004d02:	b2c3      	uxtb	r3, r0
 8004d04:	4698      	mov	r8, r3
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8004d06:	7829      	ldrb	r1, [r5, #0]
 8004d08:	0020      	movs	r0, r4
 8004d0a:	6863      	ldr	r3, [r4, #4]
 8004d0c:	4798      	blx	r3
    if ( e == 0x0ffff )
 8004d0e:	4b12      	ldr	r3, [pc, #72]	; (8004d58 <u8g2_draw_string+0x74>)
 8004d10:	4298      	cmp	r0, r3
 8004d12:	d01c      	beq.n	8004d4e <u8g2_draw_string+0x6a>
    str++;
 8004d14:	3501      	adds	r5, #1
    if ( e != 0x0fffe )
 8004d16:	4b11      	ldr	r3, [pc, #68]	; (8004d5c <u8g2_draw_string+0x78>)
 8004d18:	4298      	cmp	r0, r3
 8004d1a:	d0f4      	beq.n	8004d06 <u8g2_draw_string+0x22>
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8004d1c:	0003      	movs	r3, r0
 8004d1e:	0032      	movs	r2, r6
 8004d20:	0039      	movs	r1, r7
 8004d22:	0020      	movs	r0, r4
 8004d24:	f7ff ffb3 	bl	8004c8e <u8g2_DrawGlyph>
      switch(u8g2->font_decode.dir)
 8004d28:	2366      	movs	r3, #102	; 0x66
 8004d2a:	5ce3      	ldrb	r3, [r4, r3]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d008      	beq.n	8004d42 <u8g2_draw_string+0x5e>
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d0e3      	beq.n	8004cfc <u8g2_draw_string+0x18>
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d007      	beq.n	8004d48 <u8g2_draw_string+0x64>
 8004d38:	2b03      	cmp	r3, #3
 8004d3a:	d1e1      	bne.n	8004d00 <u8g2_draw_string+0x1c>
	  y -= delta;
 8004d3c:	1a36      	subs	r6, r6, r0
 8004d3e:	b2f6      	uxtb	r6, r6
	  break;
 8004d40:	e7de      	b.n	8004d00 <u8g2_draw_string+0x1c>
	  y += delta;
 8004d42:	1836      	adds	r6, r6, r0
 8004d44:	b2f6      	uxtb	r6, r6
	  break;
 8004d46:	e7db      	b.n	8004d00 <u8g2_draw_string+0x1c>
	  x -= delta;
 8004d48:	1a3f      	subs	r7, r7, r0
 8004d4a:	b2ff      	uxtb	r7, r7
	  break;
 8004d4c:	e7d8      	b.n	8004d00 <u8g2_draw_string+0x1c>
}
 8004d4e:	4640      	mov	r0, r8
 8004d50:	bc04      	pop	{r2}
 8004d52:	4690      	mov	r8, r2
 8004d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d56:	46c0      	nop			; (mov r8, r8)
 8004d58:	0000ffff 	.word	0x0000ffff
 8004d5c:	0000fffe 	.word	0x0000fffe

08004d60 <u8g2_DrawStr>:
{
 8004d60:	b510      	push	{r4, lr}
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8004d62:	4c02      	ldr	r4, [pc, #8]	; (8004d6c <u8g2_DrawStr+0xc>)
 8004d64:	6044      	str	r4, [r0, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8004d66:	f7ff ffbd 	bl	8004ce4 <u8g2_draw_string>
}
 8004d6a:	bd10      	pop	{r4, pc}
 8004d6c:	08005615 	.word	0x08005615

08004d70 <u8g2_DrawUTF8>:
{
 8004d70:	b510      	push	{r4, lr}
  u8g2->u8x8.next_cb = u8x8_utf8_next;
 8004d72:	4c02      	ldr	r4, [pc, #8]	; (8004d7c <u8g2_DrawUTF8+0xc>)
 8004d74:	6044      	str	r4, [r0, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8004d76:	f7ff ffb5 	bl	8004ce4 <u8g2_draw_string>
}
 8004d7a:	bd10      	pop	{r4, pc}
 8004d7c:	0800562d 	.word	0x0800562d

08004d80 <u8g2_UpdateRefHeight>:
{
 8004d80:	b530      	push	{r4, r5, lr}
  if ( u8g2->font == NULL )
 8004d82:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d01d      	beq.n	8004dc4 <u8g2_UpdateRefHeight+0x44>
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8004d88:	2375      	movs	r3, #117	; 0x75
 8004d8a:	56c1      	ldrsb	r1, [r0, r3]
 8004d8c:	330d      	adds	r3, #13
 8004d8e:	54c1      	strb	r1, [r0, r3]
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8004d90:	3b0c      	subs	r3, #12
 8004d92:	56c2      	ldrsb	r2, [r0, r3]
 8004d94:	330d      	adds	r3, #13
 8004d96:	54c2      	strb	r2, [r0, r3]
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8004d98:	3b02      	subs	r3, #2
 8004d9a:	5cc3      	ldrb	r3, [r0, r3]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d011      	beq.n	8004dc4 <u8g2_UpdateRefHeight+0x44>
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d010      	beq.n	8004dc6 <u8g2_UpdateRefHeight+0x46>
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8004da4:	2372      	movs	r3, #114	; 0x72
 8004da6:	56c3      	ldrsb	r3, [r0, r3]
 8004da8:	2474      	movs	r4, #116	; 0x74
 8004daa:	5704      	ldrsb	r4, [r0, r4]
 8004dac:	191d      	adds	r5, r3, r4
 8004dae:	42a9      	cmp	r1, r5
 8004db0:	da04      	bge.n	8004dbc <u8g2_UpdateRefHeight+0x3c>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	b2e1      	uxtb	r1, r4
 8004db6:	185b      	adds	r3, r3, r1
 8004db8:	2182      	movs	r1, #130	; 0x82
 8004dba:	5443      	strb	r3, [r0, r1]
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8004dbc:	42a2      	cmp	r2, r4
 8004dbe:	dd01      	ble.n	8004dc4 <u8g2_UpdateRefHeight+0x44>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8004dc0:	2383      	movs	r3, #131	; 0x83
 8004dc2:	54c4      	strb	r4, [r0, r3]
}
 8004dc4:	bd30      	pop	{r4, r5, pc}
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8004dc6:	3376      	adds	r3, #118	; 0x76
 8004dc8:	56c3      	ldrsb	r3, [r0, r3]
 8004dca:	4299      	cmp	r1, r3
 8004dcc:	da01      	bge.n	8004dd2 <u8g2_UpdateRefHeight+0x52>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8004dce:	2182      	movs	r1, #130	; 0x82
 8004dd0:	5443      	strb	r3, [r0, r1]
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8004dd2:	2378      	movs	r3, #120	; 0x78
 8004dd4:	56c3      	ldrsb	r3, [r0, r3]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	ddf4      	ble.n	8004dc4 <u8g2_UpdateRefHeight+0x44>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8004dda:	2283      	movs	r2, #131	; 0x83
 8004ddc:	5483      	strb	r3, [r0, r2]
 8004dde:	e7f1      	b.n	8004dc4 <u8g2_UpdateRefHeight+0x44>

08004de0 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8004de0:	4b01      	ldr	r3, [pc, #4]	; (8004de8 <u8g2_SetFontPosBaseline+0x8>)
 8004de2:	6543      	str	r3, [r0, #84]	; 0x54
}
 8004de4:	4770      	bx	lr
 8004de6:	46c0      	nop			; (mov r8, r8)
 8004de8:	08004833 	.word	0x08004833

08004dec <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8004dec:	b510      	push	{r4, lr}
 8004dee:	0004      	movs	r4, r0
  if ( u8g2->font != font )
 8004df0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004df2:	428b      	cmp	r3, r1
 8004df4:	d006      	beq.n	8004e04 <u8g2_SetFont+0x18>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8004df6:	6501      	str	r1, [r0, #80]	; 0x50
    u8g2_read_font_info(&(u8g2->font_info), font);
 8004df8:	3068      	adds	r0, #104	; 0x68
 8004dfa:	f7ff fd1c 	bl	8004836 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8004dfe:	0020      	movs	r0, r4
 8004e00:	f7ff ffbe 	bl	8004d80 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8004e04:	bd10      	pop	{r4, pc}

08004e06 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8004e06:	b530      	push	{r4, r5, lr}
  u8g2_uint_t a = *ap;
 8004e08:	7805      	ldrb	r5, [r0, #0]
  u8g2_uint_t b;
  b  = a;
  b += *len;
 8004e0a:	780c      	ldrb	r4, [r1, #0]
 8004e0c:	192c      	adds	r4, r5, r4
 8004e0e:	b2e4      	uxtb	r4, r4
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8004e10:	42a5      	cmp	r5, r4
 8004e12:	d903      	bls.n	8004e1c <u8g2_clip_intersection2+0x16>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8004e14:	429d      	cmp	r5, r3
 8004e16:	d210      	bcs.n	8004e3a <u8g2_clip_intersection2+0x34>
    {
      b = d;
      b--;
 8004e18:	1e5c      	subs	r4, r3, #1
 8004e1a:	b2e4      	uxtb	r4, r4
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8004e1c:	429d      	cmp	r5, r3
 8004e1e:	d20e      	bcs.n	8004e3e <u8g2_clip_intersection2+0x38>
    return 0;
  if ( b <= c )
 8004e20:	4294      	cmp	r4, r2
 8004e22:	d90e      	bls.n	8004e42 <u8g2_clip_intersection2+0x3c>
    return 0;
  if ( a < c )		
 8004e24:	4295      	cmp	r5, r2
 8004e26:	d300      	bcc.n	8004e2a <u8g2_clip_intersection2+0x24>
 8004e28:	002a      	movs	r2, r5
    a = c;
  if ( b > d )
 8004e2a:	429c      	cmp	r4, r3
 8004e2c:	d800      	bhi.n	8004e30 <u8g2_clip_intersection2+0x2a>
 8004e2e:	0023      	movs	r3, r4
    b = d;
  
  *ap = a;
 8004e30:	7002      	strb	r2, [r0, #0]
  b -= a;
 8004e32:	1a9b      	subs	r3, r3, r2
  *len = b;
 8004e34:	700b      	strb	r3, [r1, #0]
  return 1;
 8004e36:	2001      	movs	r0, #1
 8004e38:	e002      	b.n	8004e40 <u8g2_clip_intersection2+0x3a>
      a = c;
 8004e3a:	0015      	movs	r5, r2
 8004e3c:	e7ee      	b.n	8004e1c <u8g2_clip_intersection2+0x16>
    return 0;
 8004e3e:	2000      	movs	r0, #0
}
 8004e40:	bd30      	pop	{r4, r5, pc}
    return 0;
 8004e42:	2000      	movs	r0, #0
 8004e44:	e7fc      	b.n	8004e40 <u8g2_clip_intersection2+0x3a>

08004e46 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8004e46:	b530      	push	{r4, r5, lr}
 8004e48:	b083      	sub	sp, #12
 8004e4a:	ac06      	add	r4, sp, #24
 8004e4c:	7825      	ldrb	r5, [r4, #0]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8004e4e:	2440      	movs	r4, #64	; 0x40
 8004e50:	5d04      	ldrb	r4, [r0, r4]
 8004e52:	1b12      	subs	r2, r2, r4
 8004e54:	b2d2      	uxtb	r2, r2
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8004e56:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004e58:	9500      	str	r5, [sp, #0]
 8004e5a:	47a0      	blx	r4
}
 8004e5c:	b003      	add	sp, #12
 8004e5e:	bd30      	pop	{r4, r5, pc}

08004e60 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8004e60:	b570      	push	{r4, r5, r6, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	0004      	movs	r4, r0
 8004e66:	a808      	add	r0, sp, #32
 8004e68:	7805      	ldrb	r5, [r0, #0]
 8004e6a:	200f      	movs	r0, #15
 8004e6c:	4468      	add	r0, sp
 8004e6e:	7001      	strb	r1, [r0, #0]
 8004e70:	210e      	movs	r1, #14
 8004e72:	4469      	add	r1, sp
 8004e74:	700a      	strb	r2, [r1, #0]
 8004e76:	220d      	movs	r2, #13
 8004e78:	446a      	add	r2, sp
 8004e7a:	7013      	strb	r3, [r2, #0]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8004e7c:	2380      	movs	r3, #128	; 0x80
 8004e7e:	5ce3      	ldrb	r3, [r4, r3]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d016      	beq.n	8004eb2 <u8g2_DrawHVLine+0x52>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8004e84:	7813      	ldrb	r3, [r2, #0]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d013      	beq.n	8004eb2 <u8g2_DrawHVLine+0x52>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d903      	bls.n	8004e96 <u8g2_DrawHVLine+0x36>
      {
	if ( dir == 2 )
 8004e8e:	2d02      	cmp	r5, #2
 8004e90:	d011      	beq.n	8004eb6 <u8g2_DrawHVLine+0x56>
	{
	  x -= len;
	  x++;
	}
	else if ( dir == 3 )
 8004e92:	2d03      	cmp	r5, #3
 8004e94:	d015      	beq.n	8004ec2 <u8g2_DrawHVLine+0x62>
	{
	  y -= len;
	  y++;
	}
      }
      dir &= 1;  
 8004e96:	2301      	movs	r3, #1
 8004e98:	401d      	ands	r5, r3
      
      /* clip against the user window */
      if ( dir == 0 )
 8004e9a:	d135      	bne.n	8004f08 <u8g2_DrawHVLine+0xa8>
      {
	if ( y < u8g2->user_y0 )
 8004e9c:	3346      	adds	r3, #70	; 0x46
 8004e9e:	5ce2      	ldrb	r2, [r4, r3]
 8004ea0:	3b39      	subs	r3, #57	; 0x39
 8004ea2:	446b      	add	r3, sp
 8004ea4:	781b      	ldrb	r3, [r3, #0]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d803      	bhi.n	8004eb2 <u8g2_DrawHVLine+0x52>
	  return;
	if ( y >= u8g2->user_y1 )
 8004eaa:	2248      	movs	r2, #72	; 0x48
 8004eac:	5ca2      	ldrb	r2, [r4, r2]
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d30f      	bcc.n	8004ed2 <u8g2_DrawHVLine+0x72>
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
    }
}
 8004eb2:	b004      	add	sp, #16
 8004eb4:	bd70      	pop	{r4, r5, r6, pc}
	  x -= len;
 8004eb6:	7802      	ldrb	r2, [r0, #0]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	b2db      	uxtb	r3, r3
	  x++;
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	7003      	strb	r3, [r0, #0]
 8004ec0:	e7e9      	b.n	8004e96 <u8g2_DrawHVLine+0x36>
	  y -= len;
 8004ec2:	210e      	movs	r1, #14
 8004ec4:	4469      	add	r1, sp
 8004ec6:	780a      	ldrb	r2, [r1, #0]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	b2db      	uxtb	r3, r3
	  y++;
 8004ecc:	3301      	adds	r3, #1
 8004ece:	700b      	strb	r3, [r1, #0]
 8004ed0:	e7e1      	b.n	8004e96 <u8g2_DrawHVLine+0x36>
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8004ed2:	2346      	movs	r3, #70	; 0x46
 8004ed4:	5ce3      	ldrb	r3, [r4, r3]
 8004ed6:	2245      	movs	r2, #69	; 0x45
 8004ed8:	5ca2      	ldrb	r2, [r4, r2]
 8004eda:	210d      	movs	r1, #13
 8004edc:	4469      	add	r1, sp
 8004ede:	200f      	movs	r0, #15
 8004ee0:	4468      	add	r0, sp
 8004ee2:	f7ff ff90 	bl	8004e06 <u8g2_clip_intersection2>
 8004ee6:	2800      	cmp	r0, #0
 8004ee8:	d0e3      	beq.n	8004eb2 <u8g2_DrawHVLine+0x52>
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8004eea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004eec:	689e      	ldr	r6, [r3, #8]
 8004eee:	230d      	movs	r3, #13
 8004ef0:	446b      	add	r3, sp
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	220e      	movs	r2, #14
 8004ef6:	446a      	add	r2, sp
 8004ef8:	7812      	ldrb	r2, [r2, #0]
 8004efa:	210f      	movs	r1, #15
 8004efc:	4469      	add	r1, sp
 8004efe:	7809      	ldrb	r1, [r1, #0]
 8004f00:	9500      	str	r5, [sp, #0]
 8004f02:	0020      	movs	r0, r4
 8004f04:	47b0      	blx	r6
 8004f06:	e7d4      	b.n	8004eb2 <u8g2_DrawHVLine+0x52>
	if ( x < u8g2->user_x0 )
 8004f08:	2345      	movs	r3, #69	; 0x45
 8004f0a:	5ce2      	ldrb	r2, [r4, r3]
 8004f0c:	3b36      	subs	r3, #54	; 0x36
 8004f0e:	446b      	add	r3, sp
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d8cd      	bhi.n	8004eb2 <u8g2_DrawHVLine+0x52>
	if ( x >= u8g2->user_x1 )
 8004f16:	2246      	movs	r2, #70	; 0x46
 8004f18:	5ca2      	ldrb	r2, [r4, r2]
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d2c9      	bcs.n	8004eb2 <u8g2_DrawHVLine+0x52>
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8004f1e:	2348      	movs	r3, #72	; 0x48
 8004f20:	5ce3      	ldrb	r3, [r4, r3]
 8004f22:	2247      	movs	r2, #71	; 0x47
 8004f24:	5ca2      	ldrb	r2, [r4, r2]
 8004f26:	210d      	movs	r1, #13
 8004f28:	4469      	add	r1, sp
 8004f2a:	200e      	movs	r0, #14
 8004f2c:	4468      	add	r0, sp
 8004f2e:	f7ff ff6a 	bl	8004e06 <u8g2_clip_intersection2>
 8004f32:	2800      	cmp	r0, #0
 8004f34:	d1d9      	bne.n	8004eea <u8g2_DrawHVLine+0x8a>
 8004f36:	e7bc      	b.n	8004eb2 <u8g2_DrawHVLine+0x52>

08004f38 <u8g2_DrawHLine>:

void u8g2_DrawHLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 8004f38:	b510      	push	{r4, lr}
 8004f3a:	b082      	sub	sp, #8
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 0);
 8004f3c:	2400      	movs	r4, #0
 8004f3e:	9400      	str	r4, [sp, #0]
 8004f40:	f7ff ff8e 	bl	8004e60 <u8g2_DrawHVLine>
}
 8004f44:	b002      	add	sp, #8
 8004f46:	bd10      	pop	{r4, pc}

08004f48 <u8g2_DrawPixel>:
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
}

void u8g2_DrawPixel(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
 8004f48:	b500      	push	{lr}
 8004f4a:	b083      	sub	sp, #12
#ifdef U8G2_WITH_INTERSECTION
  if ( y < u8g2->user_y0 )
 8004f4c:	2347      	movs	r3, #71	; 0x47
 8004f4e:	5cc3      	ldrb	r3, [r0, r3]
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d80b      	bhi.n	8004f6c <u8g2_DrawPixel+0x24>
    return;
  if ( y >= u8g2->user_y1 )
 8004f54:	2348      	movs	r3, #72	; 0x48
 8004f56:	5cc3      	ldrb	r3, [r0, r3]
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d207      	bcs.n	8004f6c <u8g2_DrawPixel+0x24>
    return;
  if ( x < u8g2->user_x0 )
 8004f5c:	2345      	movs	r3, #69	; 0x45
 8004f5e:	5cc3      	ldrb	r3, [r0, r3]
 8004f60:	428b      	cmp	r3, r1
 8004f62:	d803      	bhi.n	8004f6c <u8g2_DrawPixel+0x24>
    return;
  if ( x >= u8g2->user_x1 )
 8004f64:	2346      	movs	r3, #70	; 0x46
 8004f66:	5cc3      	ldrb	r3, [r0, r3]
 8004f68:	4299      	cmp	r1, r3
 8004f6a:	d301      	bcc.n	8004f70 <u8g2_DrawPixel+0x28>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
}
 8004f6c:	b003      	add	sp, #12
 8004f6e:	bd00      	pop	{pc}
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8004f70:	2300      	movs	r3, #0
 8004f72:	9300      	str	r3, [sp, #0]
 8004f74:	3301      	adds	r3, #1
 8004f76:	f7ff ff73 	bl	8004e60 <u8g2_DrawHVLine>
 8004f7a:	e7f7      	b.n	8004f6c <u8g2_DrawPixel+0x24>

08004f7c <u8g2_is_intersection_decision_tree>:
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
  if ( v0 < a1 )		// v0 <= a1
 8004f7c:	428a      	cmp	r2, r1
 8004f7e:	d205      	bcs.n	8004f8c <u8g2_is_intersection_decision_tree+0x10>
  {
    if ( v1 > a0 )	// v1 >= a0
 8004f80:	4283      	cmp	r3, r0
 8004f82:	d80b      	bhi.n	8004f9c <u8g2_is_intersection_decision_tree+0x20>
    {
      return 1;
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d90b      	bls.n	8004fa0 <u8g2_is_intersection_decision_tree+0x24>
      {
	return 1;
 8004f88:	2001      	movs	r0, #1
 8004f8a:	e008      	b.n	8004f9e <u8g2_is_intersection_decision_tree+0x22>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8004f8c:	4283      	cmp	r3, r0
 8004f8e:	d909      	bls.n	8004fa4 <u8g2_is_intersection_decision_tree+0x28>
    {
      if ( v0 > v1 )	// v0 > v1
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d801      	bhi.n	8004f98 <u8g2_is_intersection_decision_tree+0x1c>
      {
	return 1;
      }
      else
      {
	return 0;
 8004f94:	2000      	movs	r0, #0
 8004f96:	e002      	b.n	8004f9e <u8g2_is_intersection_decision_tree+0x22>
	return 1;
 8004f98:	2001      	movs	r0, #1
 8004f9a:	e000      	b.n	8004f9e <u8g2_is_intersection_decision_tree+0x22>
      return 1;
 8004f9c:	2001      	movs	r0, #1
    else
    {
      return 0;
    }
  }
}
 8004f9e:	4770      	bx	lr
	return 0;
 8004fa0:	2000      	movs	r0, #0
 8004fa2:	e7fc      	b.n	8004f9e <u8g2_is_intersection_decision_tree+0x22>
      return 0;
 8004fa4:	2000      	movs	r0, #0
 8004fa6:	e7fa      	b.n	8004f9e <u8g2_is_intersection_decision_tree+0x22>

08004fa8 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8004fa8:	b570      	push	{r4, r5, r6, lr}
 8004faa:	0006      	movs	r6, r0
 8004fac:	000c      	movs	r4, r1
 8004fae:	001d      	movs	r5, r3
 8004fb0:	ab04      	add	r3, sp, #16
 8004fb2:	781b      	ldrb	r3, [r3, #0]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8004fb4:	2148      	movs	r1, #72	; 0x48
 8004fb6:	5c41      	ldrb	r1, [r0, r1]
 8004fb8:	2047      	movs	r0, #71	; 0x47
 8004fba:	5c30      	ldrb	r0, [r6, r0]
 8004fbc:	f7ff ffde 	bl	8004f7c <u8g2_is_intersection_decision_tree>
 8004fc0:	2800      	cmp	r0, #0
 8004fc2:	d007      	beq.n	8004fd4 <u8g2_IsIntersection+0x2c>
    return 0; 
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8004fc4:	2346      	movs	r3, #70	; 0x46
 8004fc6:	5cf1      	ldrb	r1, [r6, r3]
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	5cf0      	ldrb	r0, [r6, r3]
 8004fcc:	002b      	movs	r3, r5
 8004fce:	0022      	movs	r2, r4
 8004fd0:	f7ff ffd4 	bl	8004f7c <u8g2_is_intersection_decision_tree>
}
 8004fd4:	bd70      	pop	{r4, r5, r6, pc}

08004fd6 <u8g2_DrawLine>:

#include "u8g2.h"


void u8g2_DrawLine(u8g2_t *u8g2, u8g2_uint_t x1, u8g2_uint_t y1, u8g2_uint_t x2, u8g2_uint_t y2)
{
 8004fd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fd8:	46de      	mov	lr, fp
 8004fda:	4657      	mov	r7, sl
 8004fdc:	464e      	mov	r6, r9
 8004fde:	b5c0      	push	{r6, r7, lr}
 8004fe0:	b082      	sub	sp, #8
 8004fe2:	9000      	str	r0, [sp, #0]
 8004fe4:	0017      	movs	r7, r2
 8004fe6:	001e      	movs	r6, r3
 8004fe8:	ab0a      	add	r3, sp, #40	; 0x28
 8004fea:	781c      	ldrb	r4, [r3, #0]

  uint8_t swapxy = 0;
  
  /* no intersection check at the moment, should be added... */

  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 8004fec:	42b1      	cmp	r1, r6
 8004fee:	d928      	bls.n	8005042 <u8g2_DrawLine+0x6c>
 8004ff0:	1b8b      	subs	r3, r1, r6
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	4699      	mov	r9, r3
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 8004ff6:	42a7      	cmp	r7, r4
 8004ff8:	d927      	bls.n	800504a <u8g2_DrawLine+0x74>
 8004ffa:	1b3b      	subs	r3, r7, r4
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	469b      	mov	fp, r3

  if ( dy > dx ) 
 8005000:	45d9      	cmp	r9, fp
 8005002:	d326      	bcc.n	8005052 <u8g2_DrawLine+0x7c>
 8005004:	465b      	mov	r3, fp
 8005006:	46cb      	mov	fp, r9
 8005008:	4699      	mov	r9, r3
 800500a:	0023      	movs	r3, r4
 800500c:	0034      	movs	r4, r6
 800500e:	001e      	movs	r6, r3
 8005010:	003b      	movs	r3, r7
 8005012:	000f      	movs	r7, r1
 8005014:	0019      	movs	r1, r3
  uint8_t swapxy = 0;
 8005016:	2300      	movs	r3, #0
 8005018:	469a      	mov	sl, r3
    swapxy = 1;
    tmp = dx; dx =dy; dy = tmp;
    tmp = x1; x1 =y1; y1 = tmp;
    tmp = x2; x2 =y2; y2 = tmp;
  }
  if ( x1 > x2 ) 
 800501a:	42a7      	cmp	r7, r4
 800501c:	d805      	bhi.n	800502a <u8g2_DrawLine+0x54>
 800501e:	0033      	movs	r3, r6
 8005020:	000e      	movs	r6, r1
 8005022:	0019      	movs	r1, r3
 8005024:	0023      	movs	r3, r4
 8005026:	003c      	movs	r4, r7
 8005028:	001f      	movs	r7, r3
  {
    tmp = x1; x1 =x2; x2 = tmp;
    tmp = y1; y1 =y2; y2 = tmp;
  }
  err = dx >> 1;
 800502a:	465b      	mov	r3, fp
 800502c:	085d      	lsrs	r5, r3, #1
 800502e:	b26d      	sxtb	r5, r5
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 8005030:	428e      	cmp	r6, r1
 8005032:	d211      	bcs.n	8005058 <u8g2_DrawLine+0x82>
 8005034:	2301      	movs	r3, #1
 8005036:	9301      	str	r3, [sp, #4]
  y = y1;

#ifndef  U8G2_16BIT
  if ( x2 == 255 )
 8005038:	2fff      	cmp	r7, #255	; 0xff
 800503a:	d11e      	bne.n	800507a <u8g2_DrawLine+0xa4>
    x2--;
 800503c:	3f01      	subs	r7, #1
 800503e:	b2ff      	uxtb	r7, r7
#else
  if ( x2 == 0xffff )
    x2--;
#endif

  for( x = x1; x <= x2; x++ )
 8005040:	e01b      	b.n	800507a <u8g2_DrawLine+0xa4>
  if ( x1 > x2 ) dx = x1-x2; else dx = x2-x1;
 8005042:	1a73      	subs	r3, r6, r1
 8005044:	b2db      	uxtb	r3, r3
 8005046:	4699      	mov	r9, r3
 8005048:	e7d5      	b.n	8004ff6 <u8g2_DrawLine+0x20>
  if ( y1 > y2 ) dy = y1-y2; else dy = y2-y1;
 800504a:	1be3      	subs	r3, r4, r7
 800504c:	b2db      	uxtb	r3, r3
 800504e:	469b      	mov	fp, r3
 8005050:	e7d6      	b.n	8005000 <u8g2_DrawLine+0x2a>
    swapxy = 1;
 8005052:	2301      	movs	r3, #1
 8005054:	469a      	mov	sl, r3
 8005056:	e7e0      	b.n	800501a <u8g2_DrawLine+0x44>
  if ( y2 > y1 ) ystep = 1; else ystep = -1;
 8005058:	2301      	movs	r3, #1
 800505a:	425b      	negs	r3, r3
 800505c:	9301      	str	r3, [sp, #4]
 800505e:	e7eb      	b.n	8005038 <u8g2_DrawLine+0x62>
  {
    if ( swapxy == 0 ) 
      u8g2_DrawPixel(u8g2, x, y); 
    else 
      u8g2_DrawPixel(u8g2, y, x); 
 8005060:	0022      	movs	r2, r4
 8005062:	0031      	movs	r1, r6
 8005064:	9800      	ldr	r0, [sp, #0]
 8005066:	f7ff ff6f 	bl	8004f48 <u8g2_DrawPixel>
    err -= (uint8_t)dy;
 800506a:	464b      	mov	r3, r9
 800506c:	1aed      	subs	r5, r5, r3
 800506e:	b2eb      	uxtb	r3, r5
 8005070:	b25d      	sxtb	r5, r3
    if ( err < 0 ) 
 8005072:	2d00      	cmp	r5, #0
 8005074:	db0c      	blt.n	8005090 <u8g2_DrawLine+0xba>
  for( x = x1; x <= x2; x++ )
 8005076:	3401      	adds	r4, #1
 8005078:	b2e4      	uxtb	r4, r4
 800507a:	42a7      	cmp	r7, r4
 800507c:	d30f      	bcc.n	800509e <u8g2_DrawLine+0xc8>
    if ( swapxy == 0 ) 
 800507e:	4653      	mov	r3, sl
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1ed      	bne.n	8005060 <u8g2_DrawLine+0x8a>
      u8g2_DrawPixel(u8g2, x, y); 
 8005084:	0032      	movs	r2, r6
 8005086:	0021      	movs	r1, r4
 8005088:	9800      	ldr	r0, [sp, #0]
 800508a:	f7ff ff5d 	bl	8004f48 <u8g2_DrawPixel>
 800508e:	e7ec      	b.n	800506a <u8g2_DrawLine+0x94>
    {
      y += (u8g2_uint_t)ystep;
 8005090:	466a      	mov	r2, sp
 8005092:	7912      	ldrb	r2, [r2, #4]
 8005094:	18b6      	adds	r6, r6, r2
 8005096:	b2f6      	uxtb	r6, r6
      err += (u8g2_uint_t)dx;
 8005098:	445b      	add	r3, fp
 800509a:	b25d      	sxtb	r5, r3
 800509c:	e7eb      	b.n	8005076 <u8g2_DrawLine+0xa0>
    }
  }
}
 800509e:	b002      	add	sp, #8
 80050a0:	bc1c      	pop	{r2, r3, r4}
 80050a2:	4691      	mov	r9, r2
 80050a4:	469a      	mov	sl, r3
 80050a6:	46a3      	mov	fp, r4
 80050a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080050aa <u8g2_ll_hvline_horizontal_right_lsb>:
  asumption: 
    all clipping done
*/

void u8g2_ll_hvline_horizontal_right_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80050aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050ac:	ac05      	add	r4, sp, #20
 80050ae:	7826      	ldrb	r6, [r4, #0]
  uint16_t offset;
  uint8_t *ptr;
  uint8_t bit_pos;
  uint8_t mask;
  uint8_t tile_width = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80050b0:	6804      	ldr	r4, [r0, #0]
 80050b2:	7c25      	ldrb	r5, [r4, #16]

  bit_pos = x;		/* overflow truncate is ok here... */
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 80050b4:	2707      	movs	r7, #7
 80050b6:	400f      	ands	r7, r1
  mask = 128;
  mask >>= bit_pos;
 80050b8:	2480      	movs	r4, #128	; 0x80
 80050ba:	413c      	asrs	r4, r7
 80050bc:	b2e4      	uxtb	r4, r4

  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
  offset *= tile_width;
 80050be:	436a      	muls	r2, r5
  offset += x>>3;
 80050c0:	08c9      	lsrs	r1, r1, #3
 80050c2:	1851      	adds	r1, r2, r1
 80050c4:	b289      	uxth	r1, r1
  ptr = u8g2->tile_buf_ptr;
  ptr += offset;
 80050c6:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80050c8:	4694      	mov	ip, r2
 80050ca:	4461      	add	r1, ip
  
  if ( dir == 0 )
 80050cc:	2e00      	cmp	r6, #0
 80050ce:	d121      	bne.n	8005114 <u8g2_ll_hvline_horizontal_right_lsb+0x6a>
 80050d0:	e007      	b.n	80050e2 <u8g2_ll_hvline_horizontal_right_lsb+0x38>
      
    do
    {

      if ( u8g2->draw_color <= 1 )
	*ptr |= mask;
 80050d2:	780a      	ldrb	r2, [r1, #0]
 80050d4:	4322      	orrs	r2, r4
 80050d6:	700a      	strb	r2, [r1, #0]
 80050d8:	e007      	b.n	80050ea <u8g2_ll_hvline_horizontal_right_lsb+0x40>
	mask = 128;
        ptr++;
      }
      
      //x++;
      len--;
 80050da:	3b01      	subs	r3, #1
 80050dc:	b2db      	uxtb	r3, r3
    } while( len != 0 );
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d024      	beq.n	800512c <u8g2_ll_hvline_horizontal_right_lsb+0x82>
      if ( u8g2->draw_color <= 1 )
 80050e2:	2286      	movs	r2, #134	; 0x86
 80050e4:	5c82      	ldrb	r2, [r0, r2]
 80050e6:	2a01      	cmp	r2, #1
 80050e8:	d9f3      	bls.n	80050d2 <u8g2_ll_hvline_horizontal_right_lsb+0x28>
      if ( u8g2->draw_color != 1 )
 80050ea:	2286      	movs	r2, #134	; 0x86
 80050ec:	5c82      	ldrb	r2, [r0, r2]
 80050ee:	2a01      	cmp	r2, #1
 80050f0:	d002      	beq.n	80050f8 <u8g2_ll_hvline_horizontal_right_lsb+0x4e>
	*ptr ^= mask;
 80050f2:	780a      	ldrb	r2, [r1, #0]
 80050f4:	4062      	eors	r2, r4
 80050f6:	700a      	strb	r2, [r1, #0]
      mask >>= 1;
 80050f8:	0864      	lsrs	r4, r4, #1
      if ( mask == 0 )
 80050fa:	d1ee      	bne.n	80050da <u8g2_ll_hvline_horizontal_right_lsb+0x30>
        ptr++;
 80050fc:	3101      	adds	r1, #1
	mask = 128;
 80050fe:	3480      	adds	r4, #128	; 0x80
 8005100:	e7eb      	b.n	80050da <u8g2_ll_hvline_horizontal_right_lsb+0x30>
  else
  {
    do
    {
      if ( u8g2->draw_color <= 1 )
	*ptr |= mask;
 8005102:	780a      	ldrb	r2, [r1, #0]
 8005104:	4322      	orrs	r2, r4
 8005106:	700a      	strb	r2, [r1, #0]
 8005108:	e008      	b.n	800511c <u8g2_ll_hvline_horizontal_right_lsb+0x72>
      if ( u8g2->draw_color != 1 )
	*ptr ^= mask;
      
      ptr += tile_width;
 800510a:	1949      	adds	r1, r1, r5
      //y++;
      len--;
 800510c:	3b01      	subs	r3, #1
 800510e:	b2db      	uxtb	r3, r3
    } while( len != 0 );
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00b      	beq.n	800512c <u8g2_ll_hvline_horizontal_right_lsb+0x82>
      if ( u8g2->draw_color <= 1 )
 8005114:	2286      	movs	r2, #134	; 0x86
 8005116:	5c82      	ldrb	r2, [r0, r2]
 8005118:	2a01      	cmp	r2, #1
 800511a:	d9f2      	bls.n	8005102 <u8g2_ll_hvline_horizontal_right_lsb+0x58>
      if ( u8g2->draw_color != 1 )
 800511c:	2286      	movs	r2, #134	; 0x86
 800511e:	5c82      	ldrb	r2, [r0, r2]
 8005120:	2a01      	cmp	r2, #1
 8005122:	d0f2      	beq.n	800510a <u8g2_ll_hvline_horizontal_right_lsb+0x60>
	*ptr ^= mask;
 8005124:	780a      	ldrb	r2, [r1, #0]
 8005126:	4062      	eors	r2, r4
 8005128:	700a      	strb	r2, [r1, #0]
 800512a:	e7ee      	b.n	800510a <u8g2_ll_hvline_horizontal_right_lsb+0x60>
  }
}
 800512c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800512e <pge_Next>:

/*===========================================*/
/* line draw algorithm */

static uint8_t pge_Next(struct pg_edge_struct *pge)
{
 800512e:	b510      	push	{r4, lr}
  if ( pge->current_y >= pge->max_y )
 8005130:	2308      	movs	r3, #8
 8005132:	5ec1      	ldrsh	r1, [r0, r3]
 8005134:	220a      	movs	r2, #10
 8005136:	5e83      	ldrsh	r3, [r0, r2]
 8005138:	4299      	cmp	r1, r3
 800513a:	da16      	bge.n	800516a <pge_Next+0x3c>
    return 0;
  
  pge->current_x += pge->current_x_offset;
 800513c:	8882      	ldrh	r2, [r0, #4]
 800513e:	8983      	ldrh	r3, [r0, #12]
 8005140:	18d2      	adds	r2, r2, r3
 8005142:	b292      	uxth	r2, r2
 8005144:	8182      	strh	r2, [r0, #12]
  pge->error += pge->error_offset;
 8005146:	88c3      	ldrh	r3, [r0, #6]
 8005148:	89c4      	ldrh	r4, [r0, #14]
 800514a:	191b      	adds	r3, r3, r4
 800514c:	b29b      	uxth	r3, r3
 800514e:	b21c      	sxth	r4, r3
 8005150:	81c4      	strh	r4, [r0, #14]
  if ( pge->error > 0 )
 8005152:	2c00      	cmp	r4, #0
 8005154:	dd05      	ble.n	8005162 <pge_Next+0x34>
  {
    pge->current_x += pge->x_direction;
 8005156:	8804      	ldrh	r4, [r0, #0]
 8005158:	1912      	adds	r2, r2, r4
 800515a:	8182      	strh	r2, [r0, #12]
    pge->error -= pge->height;
 800515c:	8842      	ldrh	r2, [r0, #2]
 800515e:	1a9b      	subs	r3, r3, r2
 8005160:	81c3      	strh	r3, [r0, #14]
  }  
  
  pge->current_y++;
 8005162:	3101      	adds	r1, #1
 8005164:	8101      	strh	r1, [r0, #8]
  return 1;
 8005166:	2001      	movs	r0, #1
}
 8005168:	bd10      	pop	{r4, pc}
    return 0;
 800516a:	2000      	movs	r0, #0
 800516c:	e7fc      	b.n	8005168 <pge_Next+0x3a>

0800516e <pge_Init>:

/* assumes y2 > y1 */
static void pge_Init(struct pg_edge_struct *pge, pg_word_t x1, pg_word_t y1, pg_word_t x2, pg_word_t y2)
{
 800516e:	b570      	push	{r4, r5, r6, lr}
 8005170:	0004      	movs	r4, r0
 8005172:	a804      	add	r0, sp, #16
 8005174:	2500      	movs	r5, #0
 8005176:	5f45      	ldrsh	r5, [r0, r5]
  pg_word_t dx = x2 - x1;
 8005178:	1a5b      	subs	r3, r3, r1
 800517a:	b29b      	uxth	r3, r3
 800517c:	b218      	sxth	r0, r3
  pg_word_t width;

  pge->height = y2 - y1;
 800517e:	1aae      	subs	r6, r5, r2
 8005180:	b2b6      	uxth	r6, r6
 8005182:	8066      	strh	r6, [r4, #2]
  pge->max_y = y2;
 8005184:	8165      	strh	r5, [r4, #10]
  pge->current_y = y1;
 8005186:	8122      	strh	r2, [r4, #8]
  pge->current_x = x1;
 8005188:	81a1      	strh	r1, [r4, #12]

  if ( dx >= 0 )
 800518a:	2800      	cmp	r0, #0
 800518c:	db10      	blt.n	80051b0 <pge_Init+0x42>
  {
    pge->x_direction = 1;
 800518e:	2301      	movs	r3, #1
 8005190:	8023      	strh	r3, [r4, #0]
    width = dx;
    pge->error = 0;
 8005192:	2300      	movs	r3, #0
 8005194:	81e3      	strh	r3, [r4, #14]
    width = dx;
 8005196:	0005      	movs	r5, r0
    pge->x_direction = -1;
    width = -dx;
    pge->error = 1 - pge->height;
  }
  
  pge->current_x_offset = dx / pge->height;
 8005198:	2302      	movs	r3, #2
 800519a:	5ee6      	ldrsh	r6, [r4, r3]
 800519c:	0031      	movs	r1, r6
 800519e:	f7fb f83d 	bl	800021c <__divsi3>
 80051a2:	80a0      	strh	r0, [r4, #4]
  pge->error_offset = width % pge->height;
 80051a4:	0031      	movs	r1, r6
 80051a6:	0028      	movs	r0, r5
 80051a8:	f7fb f91e 	bl	80003e8 <__aeabi_idivmod>
 80051ac:	80e1      	strh	r1, [r4, #6]
}
 80051ae:	bd70      	pop	{r4, r5, r6, pc}
    pge->x_direction = -1;
 80051b0:	2201      	movs	r2, #1
 80051b2:	4252      	negs	r2, r2
 80051b4:	8022      	strh	r2, [r4, #0]
    width = -dx;
 80051b6:	425b      	negs	r3, r3
 80051b8:	b21d      	sxth	r5, r3
    pge->error = 1 - pge->height;
 80051ba:	2301      	movs	r3, #1
 80051bc:	1b9e      	subs	r6, r3, r6
 80051be:	81e6      	strh	r6, [r4, #14]
 80051c0:	e7ea      	b.n	8005198 <pge_Init+0x2a>

080051c2 <pg_inc>:
/*===========================================*/
/* convex polygon algorithm */

static uint8_t pg_inc(pg_struct *pg, uint8_t i)
{
    i++;
 80051c2:	3101      	adds	r1, #1
 80051c4:	b2c9      	uxtb	r1, r1
    if ( i >= pg->cnt )
 80051c6:	7e03      	ldrb	r3, [r0, #24]
 80051c8:	4299      	cmp	r1, r3
 80051ca:	d300      	bcc.n	80051ce <pg_inc+0xc>
      i = 0;
 80051cc:	2100      	movs	r1, #0
    return i;
}
 80051ce:	0008      	movs	r0, r1
 80051d0:	4770      	bx	lr

080051d2 <pg_dec>:

static uint8_t pg_dec(pg_struct *pg, uint8_t i)
{
    i--;
 80051d2:	3901      	subs	r1, #1
 80051d4:	b2c9      	uxtb	r1, r1
    if ( i >= pg->cnt )
 80051d6:	7e00      	ldrb	r0, [r0, #24]
 80051d8:	4281      	cmp	r1, r0
 80051da:	d301      	bcc.n	80051e0 <pg_dec+0xe>
      i = pg->cnt-1;
 80051dc:	3801      	subs	r0, #1
 80051de:	b2c1      	uxtb	r1, r0
    return i;
}
 80051e0:	0008      	movs	r0, r1
 80051e2:	4770      	bx	lr

080051e4 <pg_expand_min_y>:

static void pg_expand_min_y(pg_struct *pg, pg_word_t min_y, uint8_t pge_idx)
{
 80051e4:	b570      	push	{r4, r5, r6, lr}
 80051e6:	0004      	movs	r4, r0
 80051e8:	000e      	movs	r6, r1
 80051ea:	0015      	movs	r5, r2
  uint8_t i = pg->pge[pge_idx].curr_idx;
 80051ec:	0052      	lsls	r2, r2, #1
 80051ee:	1952      	adds	r2, r2, r5
 80051f0:	00d3      	lsls	r3, r2, #3
 80051f2:	18c3      	adds	r3, r0, r3
 80051f4:	3330      	adds	r3, #48	; 0x30
 80051f6:	7819      	ldrb	r1, [r3, #0]
  for(;;)
  {
    i = pg->pge[pge_idx].next_idx_fn(pg, i);
 80051f8:	006a      	lsls	r2, r5, #1
 80051fa:	1952      	adds	r2, r2, r5
 80051fc:	00d3      	lsls	r3, r2, #3
 80051fe:	18e3      	adds	r3, r4, r3
 8005200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005202:	0020      	movs	r0, r4
 8005204:	4798      	blx	r3
 8005206:	0001      	movs	r1, r0
    if ( pg->list[i].y != min_y )
 8005208:	0083      	lsls	r3, r0, #2
 800520a:	18e3      	adds	r3, r4, r3
 800520c:	2202      	movs	r2, #2
 800520e:	5e9b      	ldrsh	r3, [r3, r2]
 8005210:	42b3      	cmp	r3, r6
 8005212:	d106      	bne.n	8005222 <pg_expand_min_y+0x3e>
      break;	
    pg->pge[pge_idx].curr_idx = i;
 8005214:	006a      	lsls	r2, r5, #1
 8005216:	1952      	adds	r2, r2, r5
 8005218:	00d3      	lsls	r3, r2, #3
 800521a:	18e3      	adds	r3, r4, r3
 800521c:	3330      	adds	r3, #48	; 0x30
 800521e:	7018      	strb	r0, [r3, #0]
    i = pg->pge[pge_idx].next_idx_fn(pg, i);
 8005220:	e7ea      	b.n	80051f8 <pg_expand_min_y+0x14>
  }
}
 8005222:	bd70      	pop	{r4, r5, r6, pc}

08005224 <pg_prepare>:

static uint8_t pg_prepare(pg_struct *pg)
{
 8005224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005226:	0004      	movs	r4, r0
  pg_word_t max_y;
  pg_word_t min_y;
  uint8_t i;

  /* setup the next index procedures */
  pg->pge[PG_RIGHT].next_idx_fn = pg_inc;
 8005228:	4b27      	ldr	r3, [pc, #156]	; (80052c8 <pg_prepare+0xa4>)
 800522a:	6443      	str	r3, [r0, #68]	; 0x44
  pg->pge[PG_LEFT].next_idx_fn = pg_dec;
 800522c:	4b27      	ldr	r3, [pc, #156]	; (80052cc <pg_prepare+0xa8>)
 800522e:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* search for highest and lowest point */
  max_y = pg->list[0].y;
 8005230:	2302      	movs	r3, #2
 8005232:	5ec0      	ldrsh	r0, [r0, r3]
  min_y = pg->list[0].y;
  pg->pge[PG_LEFT].curr_idx = 0;
 8005234:	2200      	movs	r2, #0
 8005236:	2330      	movs	r3, #48	; 0x30
 8005238:	54e2      	strb	r2, [r4, r3]
  min_y = pg->list[0].y;
 800523a:	0005      	movs	r5, r0
  for( i = 1; i < pg->cnt; i++ )
 800523c:	3b2f      	subs	r3, #47	; 0x2f
 800523e:	e001      	b.n	8005244 <pg_prepare+0x20>
 8005240:	3301      	adds	r3, #1
 8005242:	b2db      	uxtb	r3, r3
 8005244:	7e22      	ldrb	r2, [r4, #24]
 8005246:	4293      	cmp	r3, r2
 8005248:	d210      	bcs.n	800526c <pg_prepare+0x48>
  {
    if ( max_y < pg->list[i].y )
 800524a:	001e      	movs	r6, r3
 800524c:	009a      	lsls	r2, r3, #2
 800524e:	18a2      	adds	r2, r4, r2
 8005250:	2102      	movs	r1, #2
 8005252:	5e51      	ldrsh	r1, [r2, r1]
 8005254:	4288      	cmp	r0, r1
 8005256:	da00      	bge.n	800525a <pg_prepare+0x36>
    {
      max_y = pg->list[i].y;
 8005258:	0008      	movs	r0, r1
    }
    if ( min_y > pg->list[i].y )
 800525a:	428d      	cmp	r5, r1
 800525c:	ddf0      	ble.n	8005240 <pg_prepare+0x1c>
    {
      pg->pge[PG_LEFT].curr_idx = i;
 800525e:	2230      	movs	r2, #48	; 0x30
 8005260:	54a3      	strb	r3, [r4, r2]
      min_y = pg->list[i].y;
 8005262:	00b2      	lsls	r2, r6, #2
 8005264:	18a2      	adds	r2, r4, r2
 8005266:	2502      	movs	r5, #2
 8005268:	5f55      	ldrsh	r5, [r2, r5]
 800526a:	e7e9      	b.n	8005240 <pg_prepare+0x1c>
    }
  }

  /* calculate total number of scan lines */
  pg->total_scan_line_cnt = max_y;
  pg->total_scan_line_cnt -= min_y;
 800526c:	1b40      	subs	r0, r0, r5
 800526e:	b200      	sxth	r0, r0
 8005270:	8360      	strh	r0, [r4, #26]
  
  /* exit if polygon height is zero */
  if ( pg->total_scan_line_cnt == 0 )
 8005272:	2800      	cmp	r0, #0
 8005274:	d101      	bne.n	800527a <pg_prepare+0x56>
    return 0;
 8005276:	2000      	movs	r0, #0
    if ( pg->total_scan_line_cnt == 0 )
      return 0;
  }

  return 1;
}
 8005278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  pg->pge[PG_RIGHT].curr_idx = pg->pge[PG_LEFT].curr_idx;  
 800527a:	2730      	movs	r7, #48	; 0x30
 800527c:	5de3      	ldrb	r3, [r4, r7]
 800527e:	2648      	movs	r6, #72	; 0x48
 8005280:	55a3      	strb	r3, [r4, r6]
  pg_expand_min_y(pg, min_y, PG_RIGHT);
 8005282:	2201      	movs	r2, #1
 8005284:	0029      	movs	r1, r5
 8005286:	0020      	movs	r0, r4
 8005288:	f7ff ffac 	bl	80051e4 <pg_expand_min_y>
  pg_expand_min_y(pg, min_y, PG_LEFT);
 800528c:	2200      	movs	r2, #0
 800528e:	0029      	movs	r1, r5
 8005290:	0020      	movs	r0, r4
 8005292:	f7ff ffa7 	bl	80051e4 <pg_expand_min_y>
  pg->is_min_y_not_flat = 1;
 8005296:	2301      	movs	r3, #1
 8005298:	7663      	strb	r3, [r4, #25]
  if ( pg->list[pg->pge[PG_LEFT].curr_idx].x != pg->list[pg->pge[PG_RIGHT].curr_idx].x )
 800529a:	5de3      	ldrb	r3, [r4, r7]
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	5f1a      	ldrsh	r2, [r3, r4]
 80052a0:	5da3      	ldrb	r3, [r4, r6]
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	5f1b      	ldrsh	r3, [r3, r4]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d003      	beq.n	80052b2 <pg_prepare+0x8e>
    pg->is_min_y_not_flat = 0;
 80052aa:	2300      	movs	r3, #0
 80052ac:	7663      	strb	r3, [r4, #25]
  return 1;
 80052ae:	2001      	movs	r0, #1
 80052b0:	e7e2      	b.n	8005278 <pg_prepare+0x54>
    pg->total_scan_line_cnt--;
 80052b2:	221a      	movs	r2, #26
 80052b4:	5ea3      	ldrsh	r3, [r4, r2]
 80052b6:	3b01      	subs	r3, #1
 80052b8:	b21b      	sxth	r3, r3
 80052ba:	8363      	strh	r3, [r4, #26]
    if ( pg->total_scan_line_cnt == 0 )
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <pg_prepare+0xa0>
  return 1;
 80052c0:	2001      	movs	r0, #1
 80052c2:	e7d9      	b.n	8005278 <pg_prepare+0x54>
      return 0;
 80052c4:	2000      	movs	r0, #0
 80052c6:	e7d7      	b.n	8005278 <pg_prepare+0x54>
 80052c8:	080051c3 	.word	0x080051c3
 80052cc:	080051d3 	.word	0x080051d3

080052d0 <pg_line_init>:
    u8g2_DrawHLine(u8g2, x2, y, x1 - x2);
  }
}

static void pg_line_init(pg_struct * const pg, uint8_t pge_index)
{
 80052d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052d2:	b083      	sub	sp, #12
 80052d4:	0005      	movs	r5, r0
  struct pg_edge_struct  *pge = pg->pge+pge_index;
 80052d6:	0004      	movs	r4, r0
 80052d8:	341c      	adds	r4, #28
 80052da:	004b      	lsls	r3, r1, #1
 80052dc:	1859      	adds	r1, r3, r1
 80052de:	00cb      	lsls	r3, r1, #3
 80052e0:	18e4      	adds	r4, r4, r3
  pg_word_t x1;
  pg_word_t y1;
  pg_word_t x2;
  pg_word_t y2;

  idx = pge->curr_idx;  
 80052e2:	7d21      	ldrb	r1, [r4, #20]
  y1 = pg->list[idx].y;
 80052e4:	008b      	lsls	r3, r1, #2
 80052e6:	18c2      	adds	r2, r0, r3
 80052e8:	2702      	movs	r7, #2
 80052ea:	5fd7      	ldrsh	r7, [r2, r7]
  x1 = pg->list[idx].x;
 80052ec:	5e1e      	ldrsh	r6, [r3, r0]
  idx = pge->next_idx_fn(pg, idx);
 80052ee:	6923      	ldr	r3, [r4, #16]
 80052f0:	4798      	blx	r3
  y2 = pg->list[idx].y;
 80052f2:	0083      	lsls	r3, r0, #2
 80052f4:	18ea      	adds	r2, r5, r3
 80052f6:	2102      	movs	r1, #2
 80052f8:	5e52      	ldrsh	r2, [r2, r1]
  x2 = pg->list[idx].x; 
 80052fa:	5f5b      	ldrsh	r3, [r3, r5]
  pge->curr_idx = idx;
 80052fc:	7520      	strb	r0, [r4, #20]
  
  pge_Init(pge, x1, y1, x2, y2);
 80052fe:	9200      	str	r2, [sp, #0]
 8005300:	003a      	movs	r2, r7
 8005302:	0031      	movs	r1, r6
 8005304:	0020      	movs	r0, r4
 8005306:	f7ff ff32 	bl	800516e <pge_Init>
}
 800530a:	b003      	add	sp, #12
 800530c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800530e <pg_ClearPolygonXY>:
/*===========================================*/
/* API procedures */

static void pg_ClearPolygonXY(pg_struct *pg)
{
  pg->cnt = 0;
 800530e:	2300      	movs	r3, #0
 8005310:	7603      	strb	r3, [r0, #24]
}
 8005312:	4770      	bx	lr

08005314 <pg_AddPolygonXY>:

static void pg_AddPolygonXY(pg_struct *pg, int16_t x, int16_t y)
{
 8005314:	b510      	push	{r4, lr}
  if ( pg->cnt < PG_MAX_POINTS )
 8005316:	7e03      	ldrb	r3, [r0, #24]
 8005318:	2b05      	cmp	r3, #5
 800531a:	d805      	bhi.n	8005328 <pg_AddPolygonXY+0x14>
  {
    pg->list[pg->cnt].x = x;
 800531c:	009c      	lsls	r4, r3, #2
 800531e:	5221      	strh	r1, [r4, r0]
    pg->list[pg->cnt].y = y;
 8005320:	1904      	adds	r4, r0, r4
 8005322:	8062      	strh	r2, [r4, #2]
    pg->cnt++;
 8005324:	3301      	adds	r3, #1
 8005326:	7603      	strb	r3, [r0, #24]
  }
}
 8005328:	bd10      	pop	{r4, pc}

0800532a <pg_hline>:
{
 800532a:	b570      	push	{r4, r5, r6, lr}
 800532c:	000d      	movs	r5, r1
  x1 = pg->pge[PG_LEFT].current_x;
 800532e:	2228      	movs	r2, #40	; 0x28
 8005330:	5e83      	ldrsh	r3, [r0, r2]
  x2 = pg->pge[PG_RIGHT].current_x;
 8005332:	2240      	movs	r2, #64	; 0x40
 8005334:	5e84      	ldrsh	r4, [r0, r2]
  y = pg->pge[PG_RIGHT].current_y;
 8005336:	213c      	movs	r1, #60	; 0x3c
 8005338:	5e42      	ldrsh	r2, [r0, r1]
  if ( y < 0 )
 800533a:	2a00      	cmp	r2, #0
 800533c:	db18      	blt.n	8005370 <pg_hline+0x46>
  if ( y >= u8g2_GetDisplayHeight(u8g2) )  // does not work for 256x64 display???
 800533e:	2144      	movs	r1, #68	; 0x44
 8005340:	5c69      	ldrb	r1, [r5, r1]
 8005342:	428a      	cmp	r2, r1
 8005344:	da14      	bge.n	8005370 <pg_hline+0x46>
  if ( x1 < x2 )
 8005346:	42a3      	cmp	r3, r4
 8005348:	da15      	bge.n	8005376 <pg_hline+0x4c>
    if ( x2 < 0 )
 800534a:	2c00      	cmp	r4, #0
 800534c:	db10      	blt.n	8005370 <pg_hline+0x46>
    if ( x1 >= u8g2_GetDisplayWidth(u8g2) )
 800534e:	2143      	movs	r1, #67	; 0x43
 8005350:	5c69      	ldrb	r1, [r5, r1]
 8005352:	0008      	movs	r0, r1
 8005354:	428b      	cmp	r3, r1
 8005356:	da0b      	bge.n	8005370 <pg_hline+0x46>
    if ( x1 < 0 )
 8005358:	2b00      	cmp	r3, #0
 800535a:	db0a      	blt.n	8005372 <pg_hline+0x48>
    if ( x2 >= u8g2_GetDisplayWidth(u8g2) )
 800535c:	42a0      	cmp	r0, r4
 800535e:	dc00      	bgt.n	8005362 <pg_hline+0x38>
      x2 = u8g2_GetDisplayWidth(u8g2);
 8005360:	b20c      	sxth	r4, r1
    u8g2_DrawHLine(u8g2, x1, y, x2 - x1);
 8005362:	b2d9      	uxtb	r1, r3
 8005364:	1a63      	subs	r3, r4, r1
 8005366:	b2db      	uxtb	r3, r3
 8005368:	b2d2      	uxtb	r2, r2
 800536a:	0028      	movs	r0, r5
 800536c:	f7ff fde4 	bl	8004f38 <u8g2_DrawHLine>
}
 8005370:	bd70      	pop	{r4, r5, r6, pc}
      x1 = 0;
 8005372:	2300      	movs	r3, #0
 8005374:	e7f2      	b.n	800535c <pg_hline+0x32>
    if ( x1 < 0 )
 8005376:	2b00      	cmp	r3, #0
 8005378:	dbfa      	blt.n	8005370 <pg_hline+0x46>
    if ( x2 >= u8g2_GetDisplayWidth(u8g2) )
 800537a:	2143      	movs	r1, #67	; 0x43
 800537c:	5c69      	ldrb	r1, [r5, r1]
 800537e:	0008      	movs	r0, r1
 8005380:	428c      	cmp	r4, r1
 8005382:	daf5      	bge.n	8005370 <pg_hline+0x46>
    if ( x2 < 0 )
 8005384:	2c00      	cmp	r4, #0
 8005386:	db0a      	blt.n	800539e <pg_hline+0x74>
    if ( x1 >= u8g2_GetDisplayWidth(u8g2) )
 8005388:	4298      	cmp	r0, r3
 800538a:	dc00      	bgt.n	800538e <pg_hline+0x64>
      x1 = u8g2_GetDisplayWidth(u8g2);
 800538c:	b20b      	sxth	r3, r1
    u8g2_DrawHLine(u8g2, x2, y, x1 - x2);
 800538e:	b2e1      	uxtb	r1, r4
 8005390:	1a5b      	subs	r3, r3, r1
 8005392:	b2db      	uxtb	r3, r3
 8005394:	b2d2      	uxtb	r2, r2
 8005396:	0028      	movs	r0, r5
 8005398:	f7ff fdce 	bl	8004f38 <u8g2_DrawHLine>
 800539c:	e7e8      	b.n	8005370 <pg_hline+0x46>
      x1 = 0;
 800539e:	2300      	movs	r3, #0
 80053a0:	e7f2      	b.n	8005388 <pg_hline+0x5e>

080053a2 <pg_exec>:
{
 80053a2:	b570      	push	{r4, r5, r6, lr}
 80053a4:	0004      	movs	r4, r0
 80053a6:	000d      	movs	r5, r1
  pg_word_t i = pg->total_scan_line_cnt;
 80053a8:	231a      	movs	r3, #26
 80053aa:	5ec6      	ldrsh	r6, [r0, r3]
  pg_line_init(pg, PG_LEFT);		
 80053ac:	2100      	movs	r1, #0
 80053ae:	f7ff ff8f 	bl	80052d0 <pg_line_init>
  pg_line_init(pg, PG_RIGHT);
 80053b2:	2101      	movs	r1, #1
 80053b4:	0020      	movs	r0, r4
 80053b6:	f7ff ff8b 	bl	80052d0 <pg_line_init>
  if ( pg->is_min_y_not_flat != 0 )
 80053ba:	7e63      	ldrb	r3, [r4, #25]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d021      	beq.n	8005404 <pg_exec+0x62>
    pge_Next(&(pg->pge[PG_LEFT])); 
 80053c0:	0020      	movs	r0, r4
 80053c2:	301c      	adds	r0, #28
 80053c4:	f7ff feb3 	bl	800512e <pge_Next>
    pge_Next(&(pg->pge[PG_RIGHT]));
 80053c8:	0020      	movs	r0, r4
 80053ca:	3034      	adds	r0, #52	; 0x34
 80053cc:	f7ff feaf 	bl	800512e <pge_Next>
 80053d0:	e018      	b.n	8005404 <pg_exec+0x62>
      pg_line_init(pg, PG_LEFT);
 80053d2:	2100      	movs	r1, #0
 80053d4:	0020      	movs	r0, r4
 80053d6:	f7ff ff7b 	bl	80052d0 <pg_line_init>
    while ( pge_Next(&(pg->pge[PG_LEFT])) == 0 )
 80053da:	0020      	movs	r0, r4
 80053dc:	301c      	adds	r0, #28
 80053de:	f7ff fea6 	bl	800512e <pge_Next>
 80053e2:	2800      	cmp	r0, #0
 80053e4:	d0f5      	beq.n	80053d2 <pg_exec+0x30>
 80053e6:	e003      	b.n	80053f0 <pg_exec+0x4e>
      pg_line_init(pg, PG_RIGHT);
 80053e8:	2101      	movs	r1, #1
 80053ea:	0020      	movs	r0, r4
 80053ec:	f7ff ff70 	bl	80052d0 <pg_line_init>
    while ( pge_Next(&(pg->pge[PG_RIGHT])) == 0 )
 80053f0:	0020      	movs	r0, r4
 80053f2:	3034      	adds	r0, #52	; 0x34
 80053f4:	f7ff fe9b 	bl	800512e <pge_Next>
 80053f8:	2800      	cmp	r0, #0
 80053fa:	d0f5      	beq.n	80053e8 <pg_exec+0x46>
    i--;
 80053fc:	3e01      	subs	r6, #1
 80053fe:	b236      	sxth	r6, r6
  } while( i > 0 );
 8005400:	2e00      	cmp	r6, #0
 8005402:	dd04      	ble.n	800540e <pg_exec+0x6c>
    pg_hline(pg, u8g2);
 8005404:	0029      	movs	r1, r5
 8005406:	0020      	movs	r0, r4
 8005408:	f7ff ff8f 	bl	800532a <pg_hline>
    while ( pge_Next(&(pg->pge[PG_LEFT])) == 0 )
 800540c:	e7e5      	b.n	80053da <pg_exec+0x38>
}
 800540e:	bd70      	pop	{r4, r5, r6, pc}

08005410 <pg_DrawPolygon>:

static void pg_DrawPolygon(pg_struct *pg, u8g2_t *u8g2)
{
 8005410:	b570      	push	{r4, r5, r6, lr}
 8005412:	0004      	movs	r4, r0
 8005414:	000d      	movs	r5, r1
  if ( pg_prepare(pg) == 0 )
 8005416:	f7ff ff05 	bl	8005224 <pg_prepare>
 800541a:	2800      	cmp	r0, #0
 800541c:	d100      	bne.n	8005420 <pg_DrawPolygon+0x10>
    return;
  pg_exec(pg, u8g2);
}
 800541e:	bd70      	pop	{r4, r5, r6, pc}
  pg_exec(pg, u8g2);
 8005420:	0029      	movs	r1, r5
 8005422:	0020      	movs	r0, r4
 8005424:	f7ff ffbd 	bl	80053a2 <pg_exec>
 8005428:	e7f9      	b.n	800541e <pg_DrawPolygon+0xe>
	...

0800542c <u8g2_ClearPolygonXY>:

pg_struct u8g2_pg;

void u8g2_ClearPolygonXY(void)
{
 800542c:	b510      	push	{r4, lr}
  pg_ClearPolygonXY(&u8g2_pg);
 800542e:	4802      	ldr	r0, [pc, #8]	; (8005438 <u8g2_ClearPolygonXY+0xc>)
 8005430:	f7ff ff6d 	bl	800530e <pg_ClearPolygonXY>
}
 8005434:	bd10      	pop	{r4, pc}
 8005436:	46c0      	nop			; (mov r8, r8)
 8005438:	20000738 	.word	0x20000738

0800543c <u8g2_AddPolygonXY>:

void u8g2_AddPolygonXY(U8X8_UNUSED u8g2_t *u8g2, int16_t x, int16_t y)
{
 800543c:	b510      	push	{r4, lr}
  pg_AddPolygonXY(&u8g2_pg, x, y);
 800543e:	4802      	ldr	r0, [pc, #8]	; (8005448 <u8g2_AddPolygonXY+0xc>)
 8005440:	f7ff ff68 	bl	8005314 <pg_AddPolygonXY>
}
 8005444:	bd10      	pop	{r4, pc}
 8005446:	46c0      	nop			; (mov r8, r8)
 8005448:	20000738 	.word	0x20000738

0800544c <u8g2_DrawPolygon>:

void u8g2_DrawPolygon(u8g2_t *u8g2)
{
 800544c:	b510      	push	{r4, lr}
 800544e:	0001      	movs	r1, r0
  pg_DrawPolygon(&u8g2_pg, u8g2);
 8005450:	4801      	ldr	r0, [pc, #4]	; (8005458 <u8g2_DrawPolygon+0xc>)
 8005452:	f7ff ffdd 	bl	8005410 <pg_DrawPolygon>
}
 8005456:	bd10      	pop	{r4, pc}
 8005458:	20000738 	.word	0x20000738

0800545c <u8g2_DrawTriangle>:

void u8g2_DrawTriangle(u8g2_t *u8g2, int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2)
{
 800545c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800545e:	b085      	sub	sp, #20
 8005460:	0004      	movs	r4, r0
 8005462:	9101      	str	r1, [sp, #4]
 8005464:	9202      	str	r2, [sp, #8]
 8005466:	9303      	str	r3, [sp, #12]
 8005468:	ab0a      	add	r3, sp, #40	; 0x28
 800546a:	2000      	movs	r0, #0
 800546c:	5e1f      	ldrsh	r7, [r3, r0]
 800546e:	ab0b      	add	r3, sp, #44	; 0x2c
 8005470:	2000      	movs	r0, #0
 8005472:	5e1d      	ldrsh	r5, [r3, r0]
 8005474:	ab0c      	add	r3, sp, #48	; 0x30
 8005476:	2000      	movs	r0, #0
 8005478:	5e1e      	ldrsh	r6, [r3, r0]
  u8g2_ClearPolygonXY();
 800547a:	f7ff ffd7 	bl	800542c <u8g2_ClearPolygonXY>
  u8g2_AddPolygonXY(u8g2, x0, y0);
 800547e:	9a02      	ldr	r2, [sp, #8]
 8005480:	9901      	ldr	r1, [sp, #4]
 8005482:	0020      	movs	r0, r4
 8005484:	f7ff ffda 	bl	800543c <u8g2_AddPolygonXY>
  u8g2_AddPolygonXY(u8g2, x1, y1);
 8005488:	003a      	movs	r2, r7
 800548a:	9903      	ldr	r1, [sp, #12]
 800548c:	0020      	movs	r0, r4
 800548e:	f7ff ffd5 	bl	800543c <u8g2_AddPolygonXY>
  u8g2_AddPolygonXY(u8g2, x2, y2);
 8005492:	0032      	movs	r2, r6
 8005494:	0029      	movs	r1, r5
 8005496:	0020      	movs	r0, r4
 8005498:	f7ff ffd0 	bl	800543c <u8g2_AddPolygonXY>
  u8g2_DrawPolygon(u8g2);
 800549c:	0020      	movs	r0, r4
 800549e:	f7ff ffd5 	bl	800544c <u8g2_DrawPolygon>
}
 80054a2:	b005      	add	sp, #20
 80054a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080054a6 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 80054a6:	b570      	push	{r4, r5, r6, lr}
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 80054a8:	6801      	ldr	r1, [r0, #0]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 80054aa:	233c      	movs	r3, #60	; 0x3c
 80054ac:	5cc3      	ldrb	r3, [r0, r3]
  t *= 8;
 80054ae:	00dc      	lsls	r4, r3, #3
  u8g2->pixel_buf_height = t;
 80054b0:	223f      	movs	r2, #63	; 0x3f
 80054b2:	5484      	strb	r4, [r0, r2]
  
  t = display_info->tile_width;
 80054b4:	7c0a      	ldrb	r2, [r1, #16]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 80054b6:	2a1f      	cmp	r2, #31
 80054b8:	d900      	bls.n	80054bc <u8g2_update_dimension_common+0x16>
    t = 31;
 80054ba:	221f      	movs	r2, #31
#endif
  t *= 8;
 80054bc:	00d2      	lsls	r2, r2, #3
  u8g2->pixel_buf_width = t;
 80054be:	243e      	movs	r4, #62	; 0x3e
 80054c0:	5502      	strb	r2, [r0, r4]
  
  t = u8g2->tile_curr_row;
 80054c2:	223d      	movs	r2, #61	; 0x3d
 80054c4:	5c85      	ldrb	r5, [r0, r2]
  t *= 8;
 80054c6:	00ea      	lsls	r2, r5, #3
 80054c8:	b2d2      	uxtb	r2, r2
  u8g2->pixel_curr_row = t;
 80054ca:	3402      	adds	r4, #2
 80054cc:	5502      	strb	r2, [r0, r4]
  
  t = u8g2->tile_buf_height;
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 80054ce:	195e      	adds	r6, r3, r5
 80054d0:	7c4c      	ldrb	r4, [r1, #17]
 80054d2:	42a6      	cmp	r6, r4
 80054d4:	dd01      	ble.n	80054da <u8g2_update_dimension_common+0x34>
    t = display_info->tile_height - u8g2->tile_curr_row;
 80054d6:	1b63      	subs	r3, r4, r5
 80054d8:	b2db      	uxtb	r3, r3
  t *= 8;
 80054da:	00db      	lsls	r3, r3, #3
 80054dc:	b2db      	uxtb	r3, r3
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80054de:	2441      	movs	r4, #65	; 0x41
 80054e0:	5502      	strb	r2, [r0, r4]
  u8g2->buf_y1 = u8g2->buf_y0;
  u8g2->buf_y1 += t;
 80054e2:	18d3      	adds	r3, r2, r3
 80054e4:	2242      	movs	r2, #66	; 0x42
 80054e6:	5483      	strb	r3, [r0, r2]
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 80054e8:	32ae      	adds	r2, #174	; 0xae
 80054ea:	2343      	movs	r3, #67	; 0x43
 80054ec:	54c2      	strb	r2, [r0, r3]
  if ( display_info->pixel_width <= 240 )
 80054ee:	8a8b      	ldrh	r3, [r1, #20]
 80054f0:	2bf0      	cmp	r3, #240	; 0xf0
 80054f2:	d801      	bhi.n	80054f8 <u8g2_update_dimension_common+0x52>
    u8g2->width = display_info->pixel_width;
 80054f4:	3aad      	subs	r2, #173	; 0xad
 80054f6:	5483      	strb	r3, [r0, r2]
  u8g2->height = display_info->pixel_height;
 80054f8:	8aca      	ldrh	r2, [r1, #22]
 80054fa:	2344      	movs	r3, #68	; 0x44
 80054fc:	54c2      	strb	r2, [r0, r3]
#endif

}
 80054fe:	bd70      	pop	{r4, r5, r6, pc}

08005500 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8005500:	b510      	push	{r4, lr}
  u8g2_update_dimension_common(u8g2);  
 8005502:	f7ff ffd0 	bl	80054a6 <u8g2_update_dimension_common>
}
 8005506:	bd10      	pop	{r4, pc}

08005508 <u8g2_apply_clip_window>:
{
 8005508:	b510      	push	{r4, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	0004      	movs	r4, r0
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 800550e:	234a      	movs	r3, #74	; 0x4a
 8005510:	5cc3      	ldrb	r3, [r0, r3]
 8005512:	224b      	movs	r2, #75	; 0x4b
 8005514:	5c82      	ldrb	r2, [r0, r2]
 8005516:	2149      	movs	r1, #73	; 0x49
 8005518:	5c41      	ldrb	r1, [r0, r1]
 800551a:	204c      	movs	r0, #76	; 0x4c
 800551c:	5c20      	ldrb	r0, [r4, r0]
 800551e:	9000      	str	r0, [sp, #0]
 8005520:	0020      	movs	r0, r4
 8005522:	f7ff fd41 	bl	8004fa8 <u8g2_IsIntersection>
 8005526:	2800      	cmp	r0, #0
 8005528:	d023      	beq.n	8005572 <u8g2_apply_clip_window+0x6a>
    u8g2->is_page_clip_window_intersection = 1;
 800552a:	2201      	movs	r2, #1
 800552c:	2380      	movs	r3, #128	; 0x80
 800552e:	54e2      	strb	r2, [r4, r3]
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8005530:	3b3b      	subs	r3, #59	; 0x3b
 8005532:	5ce2      	ldrb	r2, [r4, r3]
 8005534:	3304      	adds	r3, #4
 8005536:	5ce3      	ldrb	r3, [r4, r3]
 8005538:	429a      	cmp	r2, r3
 800553a:	d201      	bcs.n	8005540 <u8g2_apply_clip_window+0x38>
      u8g2->user_x0 = u8g2->clip_x0;
 800553c:	2245      	movs	r2, #69	; 0x45
 800553e:	54a3      	strb	r3, [r4, r2]
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8005540:	2346      	movs	r3, #70	; 0x46
 8005542:	5ce2      	ldrb	r2, [r4, r3]
 8005544:	3304      	adds	r3, #4
 8005546:	5ce3      	ldrb	r3, [r4, r3]
 8005548:	429a      	cmp	r2, r3
 800554a:	d901      	bls.n	8005550 <u8g2_apply_clip_window+0x48>
      u8g2->user_x1 = u8g2->clip_x1;
 800554c:	2246      	movs	r2, #70	; 0x46
 800554e:	54a3      	strb	r3, [r4, r2]
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8005550:	2347      	movs	r3, #71	; 0x47
 8005552:	5ce2      	ldrb	r2, [r4, r3]
 8005554:	3304      	adds	r3, #4
 8005556:	5ce3      	ldrb	r3, [r4, r3]
 8005558:	429a      	cmp	r2, r3
 800555a:	d201      	bcs.n	8005560 <u8g2_apply_clip_window+0x58>
      u8g2->user_y0 = u8g2->clip_y0;
 800555c:	2247      	movs	r2, #71	; 0x47
 800555e:	54a3      	strb	r3, [r4, r2]
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8005560:	2348      	movs	r3, #72	; 0x48
 8005562:	5ce2      	ldrb	r2, [r4, r3]
 8005564:	3304      	adds	r3, #4
 8005566:	5ce3      	ldrb	r3, [r4, r3]
 8005568:	429a      	cmp	r2, r3
 800556a:	d905      	bls.n	8005578 <u8g2_apply_clip_window+0x70>
      u8g2->user_y1 = u8g2->clip_y1;
 800556c:	2248      	movs	r2, #72	; 0x48
 800556e:	54a3      	strb	r3, [r4, r2]
}
 8005570:	e002      	b.n	8005578 <u8g2_apply_clip_window+0x70>
    u8g2->is_page_clip_window_intersection = 0;
 8005572:	2200      	movs	r2, #0
 8005574:	2380      	movs	r3, #128	; 0x80
 8005576:	54e2      	strb	r2, [r4, r3]
}
 8005578:	b002      	add	sp, #8
 800557a:	bd10      	pop	{r4, pc}

0800557c <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 800557c:	b510      	push	{r4, lr}
  u8g2->user_x0 = 0;
 800557e:	2200      	movs	r2, #0
 8005580:	2345      	movs	r3, #69	; 0x45
 8005582:	54c2      	strb	r2, [r0, r3]
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8005584:	3b02      	subs	r3, #2
 8005586:	5cc2      	ldrb	r2, [r0, r3]
 8005588:	3303      	adds	r3, #3
 800558a:	54c2      	strb	r2, [r0, r3]
  
  u8g2->user_y0 = u8g2->buf_y0;
 800558c:	3b05      	subs	r3, #5
 800558e:	5cc2      	ldrb	r2, [r0, r3]
 8005590:	3306      	adds	r3, #6
 8005592:	54c2      	strb	r2, [r0, r3]
  u8g2->user_y1 = u8g2->buf_y1;
 8005594:	3b05      	subs	r3, #5
 8005596:	5cc2      	ldrb	r2, [r0, r3]
 8005598:	3306      	adds	r3, #6
 800559a:	54c2      	strb	r2, [r0, r3]
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 800559c:	f7ff ffb4 	bl	8005508 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 80055a0:	bd10      	pop	{r4, pc}

080055a2 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80055a2:	b510      	push	{r4, lr}
 80055a4:	b082      	sub	sp, #8
 80055a6:	ac04      	add	r4, sp, #16
 80055a8:	7824      	ldrb	r4, [r4, #0]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 80055aa:	9400      	str	r4, [sp, #0]
 80055ac:	f7ff fc4b 	bl	8004e46 <u8g2_draw_hv_line_2dir>
}
 80055b0:	b002      	add	sp, #8
 80055b2:	bd10      	pop	{r4, pc}

080055b4 <u8g2_SetMaxClipWindow>:
{
 80055b4:	b510      	push	{r4, lr}
  u8g2->clip_x0 = 0;
 80055b6:	2300      	movs	r3, #0
 80055b8:	2249      	movs	r2, #73	; 0x49
 80055ba:	5483      	strb	r3, [r0, r2]
  u8g2->clip_y0 = 0;
 80055bc:	3202      	adds	r2, #2
 80055be:	5483      	strb	r3, [r0, r2]
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80055c0:	33ff      	adds	r3, #255	; 0xff
 80055c2:	3a01      	subs	r2, #1
 80055c4:	5483      	strb	r3, [r0, r2]
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80055c6:	3202      	adds	r2, #2
 80055c8:	5483      	strb	r3, [r0, r2]
  u8g2->cb->update_page_win(u8g2);
 80055ca:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	4798      	blx	r3
}
 80055d0:	bd10      	pop	{r4, pc}

080055d2 <u8g2_SetupBuffer>:
{
 80055d2:	b570      	push	{r4, r5, r6, lr}
 80055d4:	0004      	movs	r4, r0
 80055d6:	9804      	ldr	r0, [sp, #16]
  u8g2->font = NULL;
 80055d8:	2500      	movs	r5, #0
 80055da:	6525      	str	r5, [r4, #80]	; 0x50
  u8g2->ll_hvline = ll_hvline_cb;
 80055dc:	6323      	str	r3, [r4, #48]	; 0x30
  u8g2->tile_buf_ptr = buf;
 80055de:	63a1      	str	r1, [r4, #56]	; 0x38
  u8g2->tile_buf_height = tile_buf_height;
 80055e0:	233c      	movs	r3, #60	; 0x3c
 80055e2:	54e2      	strb	r2, [r4, r3]
  u8g2->tile_curr_row = 0;
 80055e4:	3301      	adds	r3, #1
 80055e6:	54e5      	strb	r5, [r4, r3]
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 80055e8:	3326      	adds	r3, #38	; 0x26
 80055ea:	54e5      	strb	r5, [r4, r3]
  u8g2->bitmap_transparency = 0;
 80055ec:	3322      	adds	r3, #34	; 0x22
 80055ee:	54e5      	strb	r5, [r4, r3]
  u8g2->draw_color = 1;
 80055f0:	3b84      	subs	r3, #132	; 0x84
 80055f2:	2286      	movs	r2, #134	; 0x86
 80055f4:	54a3      	strb	r3, [r4, r2]
  u8g2->is_auto_page_clear = 1;
 80055f6:	3201      	adds	r2, #1
 80055f8:	54a3      	strb	r3, [r4, r2]
  u8g2->cb = u8g2_cb;
 80055fa:	6360      	str	r0, [r4, #52]	; 0x34
  u8g2->cb->update_dimension(u8g2);
 80055fc:	6803      	ldr	r3, [r0, #0]
 80055fe:	0020      	movs	r0, r4
 8005600:	4798      	blx	r3
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8005602:	0020      	movs	r0, r4
 8005604:	f7ff ffd6 	bl	80055b4 <u8g2_SetMaxClipWindow>
  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8005608:	0020      	movs	r0, r4
 800560a:	f7ff fbe9 	bl	8004de0 <u8g2_SetFontPosBaseline>
  u8g2->font_decode.dir = 0;
 800560e:	2366      	movs	r3, #102	; 0x66
 8005610:	54e5      	strb	r5, [r4, r3]
}
 8005612:	bd70      	pop	{r4, r5, r6, pc}

08005614 <u8x8_ascii_next>:
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
}

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8005614:	2900      	cmp	r1, #0
 8005616:	d101      	bne.n	800561c <u8x8_ascii_next+0x8>
    return 0x0ffff;	/* end of string detected*/
 8005618:	4803      	ldr	r0, [pc, #12]	; (8005628 <u8x8_ascii_next+0x14>)
  return b;
}
 800561a:	4770      	bx	lr
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 800561c:	290a      	cmp	r1, #10
 800561e:	d001      	beq.n	8005624 <u8x8_ascii_next+0x10>
  return b;
 8005620:	b288      	uxth	r0, r1
 8005622:	e7fa      	b.n	800561a <u8x8_ascii_next+0x6>
    return 0x0ffff;	/* end of string detected*/
 8005624:	4800      	ldr	r0, [pc, #0]	; (8005628 <u8x8_ascii_next+0x14>)
 8005626:	e7f8      	b.n	800561a <u8x8_ascii_next+0x6>
 8005628:	0000ffff 	.word	0x0000ffff

0800562c <u8x8_utf8_next>:
    0x0fffe: no glyph, just continue
    0x0ffff: end of string
    anything else: The decoded encoding
*/
uint16_t u8x8_utf8_next(u8x8_t *u8x8, uint8_t b)
{
 800562c:	b510      	push	{r4, lr}
  if ( b == 0 || b == '\n' )	/* '\n' terminates the string to support the string list procedures */
 800562e:	2900      	cmp	r1, #0
 8005630:	d102      	bne.n	8005638 <u8x8_utf8_next+0xc>
    return 0x0ffff;	/* end of string detected, pending UTF8 is discarded */
 8005632:	4923      	ldr	r1, [pc, #140]	; (80056c0 <u8x8_utf8_next+0x94>)
    u8x8->encoding |= b;
    if ( u8x8->utf8_state != 0 )
      return 0x0fffe;	/* nothing to do yet */
  }
  return u8x8->encoding;
}
 8005634:	0008      	movs	r0, r1
 8005636:	bd10      	pop	{r4, pc}
  if ( b == 0 || b == '\n' )	/* '\n' terminates the string to support the string list procedures */
 8005638:	290a      	cmp	r1, #10
 800563a:	d03e      	beq.n	80056ba <u8x8_utf8_next+0x8e>
  if ( u8x8->utf8_state == 0 )
 800563c:	2327      	movs	r3, #39	; 0x27
 800563e:	5cc3      	ldrb	r3, [r0, r3]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d12b      	bne.n	800569c <u8x8_utf8_next+0x70>
    if ( b >= 0xfc )	/* 6 byte sequence */
 8005644:	29fb      	cmp	r1, #251	; 0xfb
 8005646:	d907      	bls.n	8005658 <u8x8_utf8_next+0x2c>
      u8x8->utf8_state = 5;
 8005648:	2205      	movs	r2, #5
 800564a:	3327      	adds	r3, #39	; 0x27
 800564c:	54c2      	strb	r2, [r0, r3]
      b &= 1;
 800564e:	3b26      	subs	r3, #38	; 0x26
 8005650:	4019      	ands	r1, r3
    u8x8->encoding = b;
 8005652:	8401      	strh	r1, [r0, #32]
    return 0x0fffe;
 8005654:	491b      	ldr	r1, [pc, #108]	; (80056c4 <u8x8_utf8_next+0x98>)
 8005656:	e7ed      	b.n	8005634 <u8x8_utf8_next+0x8>
    else if ( b >= 0xf8 )
 8005658:	29f7      	cmp	r1, #247	; 0xf7
 800565a:	d905      	bls.n	8005668 <u8x8_utf8_next+0x3c>
      u8x8->utf8_state = 4;
 800565c:	2204      	movs	r2, #4
 800565e:	2327      	movs	r3, #39	; 0x27
 8005660:	54c2      	strb	r2, [r0, r3]
      b &= 3;
 8005662:	3b24      	subs	r3, #36	; 0x24
 8005664:	4019      	ands	r1, r3
 8005666:	e7f4      	b.n	8005652 <u8x8_utf8_next+0x26>
    else if ( b >= 0xf0 )
 8005668:	29ef      	cmp	r1, #239	; 0xef
 800566a:	d905      	bls.n	8005678 <u8x8_utf8_next+0x4c>
      u8x8->utf8_state = 3;
 800566c:	2203      	movs	r2, #3
 800566e:	2327      	movs	r3, #39	; 0x27
 8005670:	54c2      	strb	r2, [r0, r3]
      b &= 7;      
 8005672:	3b20      	subs	r3, #32
 8005674:	4019      	ands	r1, r3
 8005676:	e7ec      	b.n	8005652 <u8x8_utf8_next+0x26>
    else if ( b >= 0xe0 )
 8005678:	29df      	cmp	r1, #223	; 0xdf
 800567a:	d905      	bls.n	8005688 <u8x8_utf8_next+0x5c>
      u8x8->utf8_state = 2;
 800567c:	2202      	movs	r2, #2
 800567e:	2327      	movs	r3, #39	; 0x27
 8005680:	54c2      	strb	r2, [r0, r3]
      b &= 15;
 8005682:	3b18      	subs	r3, #24
 8005684:	4019      	ands	r1, r3
 8005686:	e7e4      	b.n	8005652 <u8x8_utf8_next+0x26>
    else if ( b >= 0xc0 )
 8005688:	29bf      	cmp	r1, #191	; 0xbf
 800568a:	d905      	bls.n	8005698 <u8x8_utf8_next+0x6c>
      u8x8->utf8_state = 1;
 800568c:	2201      	movs	r2, #1
 800568e:	2327      	movs	r3, #39	; 0x27
 8005690:	54c2      	strb	r2, [r0, r3]
      b &= 0x01f;
 8005692:	3b08      	subs	r3, #8
 8005694:	4019      	ands	r1, r3
 8005696:	e7dc      	b.n	8005652 <u8x8_utf8_next+0x26>
      return b;
 8005698:	b289      	uxth	r1, r1
 800569a:	e7cb      	b.n	8005634 <u8x8_utf8_next+0x8>
    u8x8->utf8_state--;
 800569c:	3b01      	subs	r3, #1
 800569e:	b2da      	uxtb	r2, r3
 80056a0:	2327      	movs	r3, #39	; 0x27
 80056a2:	54c2      	strb	r2, [r0, r3]
    u8x8->encoding<<=6;
 80056a4:	8c03      	ldrh	r3, [r0, #32]
 80056a6:	019b      	lsls	r3, r3, #6
 80056a8:	b29b      	uxth	r3, r3
    b &= 0x03f;
 80056aa:	243f      	movs	r4, #63	; 0x3f
 80056ac:	4021      	ands	r1, r4
    u8x8->encoding |= b;
 80056ae:	4319      	orrs	r1, r3
 80056b0:	8401      	strh	r1, [r0, #32]
    if ( u8x8->utf8_state != 0 )
 80056b2:	2a00      	cmp	r2, #0
 80056b4:	d0be      	beq.n	8005634 <u8x8_utf8_next+0x8>
      return 0x0fffe;	/* nothing to do yet */
 80056b6:	4903      	ldr	r1, [pc, #12]	; (80056c4 <u8x8_utf8_next+0x98>)
 80056b8:	e7bc      	b.n	8005634 <u8x8_utf8_next+0x8>
    return 0x0ffff;	/* end of string detected, pending UTF8 is discarded */
 80056ba:	4901      	ldr	r1, [pc, #4]	; (80056c0 <u8x8_utf8_next+0x94>)
 80056bc:	e7ba      	b.n	8005634 <u8x8_utf8_next+0x8>
 80056be:	46c0      	nop			; (mov r8, r8)
 80056c0:	0000ffff 	.word	0x0000ffff
 80056c4:	0000fffe 	.word	0x0000fffe

080056c8 <u8x8_utf8_init>:
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 80056c8:	2200      	movs	r2, #0
 80056ca:	2327      	movs	r3, #39	; 0x27
 80056cc:	54c2      	strb	r2, [r0, r3]
}
 80056ce:	4770      	bx	lr

080056d0 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80056d0:	b510      	push	{r4, lr}
 80056d2:	0013      	movs	r3, r2
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 80056d4:	6904      	ldr	r4, [r0, #16]
 80056d6:	000a      	movs	r2, r1
 80056d8:	2117      	movs	r1, #23
 80056da:	47a0      	blx	r4
}
 80056dc:	bd10      	pop	{r4, pc}

080056de <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 80056de:	b500      	push	{lr}
 80056e0:	b083      	sub	sp, #12
 80056e2:	466b      	mov	r3, sp
 80056e4:	1dda      	adds	r2, r3, #7
 80056e6:	7011      	strb	r1, [r2, #0]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 80056e8:	2101      	movs	r1, #1
 80056ea:	f7ff fff1 	bl	80056d0 <u8x8_byte_SendBytes>
}
 80056ee:	b003      	add	sp, #12
 80056f0:	bd00      	pop	{pc}

080056f2 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80056f2:	b510      	push	{r4, lr}
 80056f4:	000a      	movs	r2, r1
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 80056f6:	68c4      	ldr	r4, [r0, #12]
 80056f8:	2300      	movs	r3, #0
 80056fa:	2115      	movs	r1, #21
 80056fc:	47a0      	blx	r4
}
 80056fe:	bd10      	pop	{r4, pc}

08005700 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8005700:	b510      	push	{r4, lr}
 8005702:	0013      	movs	r3, r2
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8005704:	68c4      	ldr	r4, [r0, #12]
 8005706:	000a      	movs	r2, r1
 8005708:	2117      	movs	r1, #23
 800570a:	47a0      	blx	r4
}
 800570c:	bd10      	pop	{r4, pc}

0800570e <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 800570e:	b510      	push	{r4, lr}
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8005710:	68c4      	ldr	r4, [r0, #12]
 8005712:	2300      	movs	r3, #0
 8005714:	2200      	movs	r2, #0
 8005716:	2118      	movs	r1, #24
 8005718:	47a0      	blx	r4
}
 800571a:	bd10      	pop	{r4, pc}

0800571c <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 800571c:	b510      	push	{r4, lr}
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800571e:	68c4      	ldr	r4, [r0, #12]
 8005720:	2300      	movs	r3, #0
 8005722:	2200      	movs	r2, #0
 8005724:	2119      	movs	r1, #25
 8005726:	47a0      	blx	r4
}
 8005728:	bd10      	pop	{r4, pc}

0800572a <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800572a:	b570      	push	{r4, r5, r6, lr}
 800572c:	b082      	sub	sp, #8
 800572e:	0006      	movs	r6, r0
 8005730:	000c      	movs	r4, r1
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8005732:	7821      	ldrb	r1, [r4, #0]
    data++;
 8005734:	1c65      	adds	r5, r4, #1
    switch( cmd )
 8005736:	2917      	cmp	r1, #23
 8005738:	d018      	beq.n	800576c <u8x8_cad_SendSequence+0x42>
 800573a:	d90c      	bls.n	8005756 <u8x8_cad_SendSequence+0x2c>
 800573c:	2919      	cmp	r1, #25
 800573e:	d91f      	bls.n	8005780 <u8x8_cad_SendSequence+0x56>
 8005740:	29fe      	cmp	r1, #254	; 0xfe
 8005742:	d124      	bne.n	800578e <u8x8_cad_SendSequence+0x64>
      case U8X8_MSG_CAD_START_TRANSFER:
      case U8X8_MSG_CAD_END_TRANSFER:
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
	  break;
      case 0x0fe:
	  v = *data;
 8005744:	782a      	ldrb	r2, [r5, #0]
 8005746:	466b      	mov	r3, sp
 8005748:	71da      	strb	r2, [r3, #7]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 800574a:	2129      	movs	r1, #41	; 0x29
 800574c:	0030      	movs	r0, r6
 800574e:	f000 f97b 	bl	8005a48 <u8x8_gpio_call>
	  data++;
 8005752:	3402      	adds	r4, #2
	  break;
 8005754:	e7ed      	b.n	8005732 <u8x8_cad_SendSequence+0x8>
    switch( cmd )
 8005756:	2915      	cmp	r1, #21
 8005758:	d319      	bcc.n	800578e <u8x8_cad_SendSequence+0x64>
	  v = *data;
 800575a:	782a      	ldrb	r2, [r5, #0]
 800575c:	466b      	mov	r3, sp
 800575e:	71da      	strb	r2, [r3, #7]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8005760:	2300      	movs	r3, #0
 8005762:	0030      	movs	r0, r6
 8005764:	68f5      	ldr	r5, [r6, #12]
 8005766:	47a8      	blx	r5
	  data++;
 8005768:	3402      	adds	r4, #2
	  break;
 800576a:	e7e2      	b.n	8005732 <u8x8_cad_SendSequence+0x8>
	  v = *data;
 800576c:	7863      	ldrb	r3, [r4, #1]
 800576e:	466a      	mov	r2, sp
 8005770:	3207      	adds	r2, #7
 8005772:	7013      	strb	r3, [r2, #0]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8005774:	2101      	movs	r1, #1
 8005776:	0030      	movs	r0, r6
 8005778:	f7ff ffc2 	bl	8005700 <u8x8_cad_SendData>
	  data++;
 800577c:	3402      	adds	r4, #2
	  break;
 800577e:	e7d8      	b.n	8005732 <u8x8_cad_SendSequence+0x8>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8005780:	2300      	movs	r3, #0
 8005782:	2200      	movs	r2, #0
 8005784:	0030      	movs	r0, r6
 8005786:	68f4      	ldr	r4, [r6, #12]
 8005788:	47a0      	blx	r4
    data++;
 800578a:	002c      	movs	r4, r5
	  break;
 800578c:	e7d1      	b.n	8005732 <u8x8_cad_SendSequence+0x8>
      default:
	return;
    }
  }
}
 800578e:	b002      	add	sp, #8
 8005790:	bd70      	pop	{r4, r5, r6, pc}
	...

08005794 <u8x8_cad_st7920_spi>:
}

/* cad procedure for the ST7920 in SPI mode */
/* u8x8_byte_SetDC is not used */
uint8_t u8x8_cad_st7920_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8005794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005796:	0004      	movs	r4, r0
 8005798:	0016      	movs	r6, r2
 800579a:	001f      	movs	r7, r3
  uint8_t b;
  uint8_t i;
  static uint8_t buf[16];
  uint8_t *ptr;
  
  switch(msg)
 800579c:	000b      	movs	r3, r1
 800579e:	3b14      	subs	r3, #20
 80057a0:	b2da      	uxtb	r2, r3
 80057a2:	2a05      	cmp	r2, #5
 80057a4:	d900      	bls.n	80057a8 <u8x8_cad_st7920_spi+0x14>
 80057a6:	e072      	b.n	800588e <u8x8_cad_st7920_spi+0xfa>
 80057a8:	0093      	lsls	r3, r2, #2
 80057aa:	4a3a      	ldr	r2, [pc, #232]	; (8005894 <u8x8_cad_st7920_spi+0x100>)
 80057ac:	58d3      	ldr	r3, [r2, r3]
 80057ae:	469f      	mov	pc, r3
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SendByte(u8x8, 0x0f8);
 80057b0:	21f8      	movs	r1, #248	; 0xf8
 80057b2:	f7ff ff94 	bl	80056de <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 80057b6:	2201      	movs	r2, #1
 80057b8:	212c      	movs	r1, #44	; 0x2c
 80057ba:	0020      	movs	r0, r4
 80057bc:	f000 f944 	bl	8005a48 <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 80057c0:	230f      	movs	r3, #15
 80057c2:	0031      	movs	r1, r6
 80057c4:	4399      	bics	r1, r3
 80057c6:	0020      	movs	r0, r4
 80057c8:	f7ff ff89 	bl	80056de <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 80057cc:	2201      	movs	r2, #1
 80057ce:	212c      	movs	r1, #44	; 0x2c
 80057d0:	0020      	movs	r0, r4
 80057d2:	f000 f939 	bl	8005a48 <u8x8_gpio_call>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 80057d6:	0136      	lsls	r6, r6, #4
 80057d8:	b2f1      	uxtb	r1, r6
 80057da:	0020      	movs	r0, r4
 80057dc:	f7ff ff7f 	bl	80056de <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 80057e0:	2201      	movs	r2, #1
 80057e2:	212c      	movs	r1, #44	; 0x2c
 80057e4:	0020      	movs	r0, r4
 80057e6:	f000 f92f 	bl	8005a48 <u8x8_gpio_call>
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
    default:
      return 0;
  }
  return 1;
 80057ea:	2001      	movs	r0, #1
}
 80057ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      u8x8_byte_SendByte(u8x8, 0x0f8);
 80057ee:	21f8      	movs	r1, #248	; 0xf8
 80057f0:	f7ff ff75 	bl	80056de <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int & 0x0f0);
 80057f4:	230f      	movs	r3, #15
 80057f6:	0031      	movs	r1, r6
 80057f8:	4399      	bics	r1, r3
 80057fa:	0020      	movs	r0, r4
 80057fc:	f7ff ff6f 	bl	80056de <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int << 4);
 8005800:	0136      	lsls	r6, r6, #4
 8005802:	b2f1      	uxtb	r1, r6
 8005804:	0020      	movs	r0, r4
 8005806:	f7ff ff6a 	bl	80056de <u8x8_byte_SendByte>
  return 1;
 800580a:	2001      	movs	r0, #1
      break;
 800580c:	e7ee      	b.n	80057ec <u8x8_cad_st7920_spi+0x58>
      u8x8_byte_SendByte(u8x8, 0x0fa);
 800580e:	21fa      	movs	r1, #250	; 0xfa
 8005810:	f7ff ff65 	bl	80056de <u8x8_byte_SendByte>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8005814:	2201      	movs	r2, #1
 8005816:	212c      	movs	r1, #44	; 0x2c
 8005818:	0020      	movs	r0, r4
 800581a:	f000 f915 	bl	8005a48 <u8x8_gpio_call>
      while( arg_int >= 8 )
 800581e:	e016      	b.n	800584e <u8x8_cad_st7920_spi+0xba>
 8005820:	491d      	ldr	r1, [pc, #116]	; (8005898 <u8x8_cad_st7920_spi+0x104>)
 8005822:	2208      	movs	r2, #8
	  b = *data++;
 8005824:	1c7d      	adds	r5, r7, #1
 8005826:	783b      	ldrb	r3, [r7, #0]
	  *ptr++= b & 0x0f0;
 8005828:	200f      	movs	r0, #15
 800582a:	001f      	movs	r7, r3
 800582c:	4387      	bics	r7, r0
 800582e:	700f      	strb	r7, [r1, #0]
	  b <<= 4;
 8005830:	011b      	lsls	r3, r3, #4
	  *ptr++= b;
 8005832:	704b      	strb	r3, [r1, #1]
	  i--;
 8005834:	3a01      	subs	r2, #1
 8005836:	b2d2      	uxtb	r2, r2
	  b = *data++;
 8005838:	002f      	movs	r7, r5
	  *ptr++= b;
 800583a:	3102      	adds	r1, #2
	} while( i > 0 );
 800583c:	2a00      	cmp	r2, #0
 800583e:	d1f1      	bne.n	8005824 <u8x8_cad_st7920_spi+0x90>
	arg_int -= 8;
 8005840:	3e08      	subs	r6, #8
 8005842:	b2f6      	uxtb	r6, r6
	u8x8_byte_SendBytes(u8x8, 16, buf); 
 8005844:	4a14      	ldr	r2, [pc, #80]	; (8005898 <u8x8_cad_st7920_spi+0x104>)
 8005846:	2110      	movs	r1, #16
 8005848:	0020      	movs	r0, r4
 800584a:	f7ff ff41 	bl	80056d0 <u8x8_byte_SendBytes>
      while( arg_int >= 8 )
 800584e:	2e07      	cmp	r6, #7
 8005850:	d8e6      	bhi.n	8005820 <u8x8_cad_st7920_spi+0x8c>
 8005852:	e00e      	b.n	8005872 <u8x8_cad_st7920_spi+0xde>
	b = *data;
 8005854:	783d      	ldrb	r5, [r7, #0]
	u8x8_byte_SendByte(u8x8, b & 0x0f0);
 8005856:	230f      	movs	r3, #15
 8005858:	0029      	movs	r1, r5
 800585a:	4399      	bics	r1, r3
 800585c:	0020      	movs	r0, r4
 800585e:	f7ff ff3e 	bl	80056de <u8x8_byte_SendByte>
	u8x8_byte_SendByte(u8x8, b << 4);
 8005862:	012d      	lsls	r5, r5, #4
 8005864:	b2e9      	uxtb	r1, r5
 8005866:	0020      	movs	r0, r4
 8005868:	f7ff ff39 	bl	80056de <u8x8_byte_SendByte>
	data++;
 800586c:	3701      	adds	r7, #1
	arg_int--;
 800586e:	3e01      	subs	r6, #1
 8005870:	b2f6      	uxtb	r6, r6
      while( arg_int > 0 )
 8005872:	2e00      	cmp	r6, #0
 8005874:	d1ee      	bne.n	8005854 <u8x8_cad_st7920_spi+0xc0>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_NANO, 1);
 8005876:	2201      	movs	r2, #1
 8005878:	212c      	movs	r1, #44	; 0x2c
 800587a:	0020      	movs	r0, r4
 800587c:	f000 f8e4 	bl	8005a48 <u8x8_gpio_call>
  return 1;
 8005880:	2001      	movs	r0, #1
      break;
 8005882:	e7b3      	b.n	80057ec <u8x8_cad_st7920_spi+0x58>
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8005884:	6905      	ldr	r5, [r0, #16]
 8005886:	003b      	movs	r3, r7
 8005888:	0032      	movs	r2, r6
 800588a:	47a8      	blx	r5
 800588c:	e7ae      	b.n	80057ec <u8x8_cad_st7920_spi+0x58>
      return 0;
 800588e:	2000      	movs	r0, #0
 8005890:	e7ac      	b.n	80057ec <u8x8_cad_st7920_spi+0x58>
 8005892:	46c0      	nop			; (mov r8, r8)
 8005894:	08007b6c 	.word	0x08007b6c
 8005898:	2000018c 	.word	0x2000018c

0800589c <u8x8_d_st7920_common>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_st7920_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800589c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800589e:	46d6      	mov	lr, sl
 80058a0:	4647      	mov	r7, r8
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b083      	sub	sp, #12
 80058a6:	9001      	str	r0, [sp, #4]
 80058a8:	001e      	movs	r6, r3
  uint8_t x, y, c, i;
  uint8_t *ptr;
  switch(msg)
 80058aa:	290b      	cmp	r1, #11
 80058ac:	d012      	beq.n	80058d4 <u8x8_d_st7920_common+0x38>
 80058ae:	290f      	cmp	r1, #15
 80058b0:	d01e      	beq.n	80058f0 <u8x8_d_st7920_common+0x54>
 80058b2:	290a      	cmp	r1, #10
 80058b4:	d001      	beq.n	80058ba <u8x8_d_st7920_common+0x1e>

      u8x8_cad_EndTransfer(u8x8);

      break;
    default:
      return 0;
 80058b6:	2000      	movs	r0, #0
 80058b8:	e007      	b.n	80058ca <u8x8_d_st7920_common+0x2e>
      u8x8_d_helper_display_init(u8x8);
 80058ba:	0004      	movs	r4, r0
 80058bc:	f000 f871 	bl	80059a2 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_init_seq);
 80058c0:	492b      	ldr	r1, [pc, #172]	; (8005970 <u8x8_d_st7920_common+0xd4>)
 80058c2:	0020      	movs	r0, r4
 80058c4:	f7ff ff31 	bl	800572a <u8x8_cad_SendSequence>
  }
  return 1;
 80058c8:	2001      	movs	r0, #1
}
 80058ca:	b003      	add	sp, #12
 80058cc:	bc0c      	pop	{r2, r3}
 80058ce:	4690      	mov	r8, r2
 80058d0:	469a      	mov	sl, r3
 80058d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ( arg_int == 0 )
 80058d4:	2a00      	cmp	r2, #0
 80058d6:	d105      	bne.n	80058e4 <u8x8_d_st7920_common+0x48>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave0_seq);
 80058d8:	4926      	ldr	r1, [pc, #152]	; (8005974 <u8x8_d_st7920_common+0xd8>)
 80058da:	9801      	ldr	r0, [sp, #4]
 80058dc:	f7ff ff25 	bl	800572a <u8x8_cad_SendSequence>
  return 1;
 80058e0:	2001      	movs	r0, #1
 80058e2:	e7f2      	b.n	80058ca <u8x8_d_st7920_common+0x2e>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7920_powersave1_seq);
 80058e4:	4924      	ldr	r1, [pc, #144]	; (8005978 <u8x8_d_st7920_common+0xdc>)
 80058e6:	9801      	ldr	r0, [sp, #4]
 80058e8:	f7ff ff1f 	bl	800572a <u8x8_cad_SendSequence>
  return 1;
 80058ec:	2001      	movs	r0, #1
 80058ee:	e7ec      	b.n	80058ca <u8x8_d_st7920_common+0x2e>
      y = (((u8x8_tile_t *)arg_ptr)->y_pos);
 80058f0:	799b      	ldrb	r3, [r3, #6]
      y*=8;
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	4698      	mov	r8, r3
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 80058f8:	7973      	ldrb	r3, [r6, #5]
      x /= 2;		/* not sure whether this is a clever idea, problem is, the ST7920 can address only every second tile */
 80058fa:	085b      	lsrs	r3, r3, #1
 80058fc:	469a      	mov	sl, r3
      if ( y >= 32 )	/* this is the adjustment for 128x64 displays */
 80058fe:	4643      	mov	r3, r8
 8005900:	2b1f      	cmp	r3, #31
 8005902:	d905      	bls.n	8005910 <u8x8_d_st7920_common+0x74>
	y-=32;
 8005904:	3b20      	subs	r3, #32
 8005906:	b2db      	uxtb	r3, r3
 8005908:	4698      	mov	r8, r3
	x+=8;
 800590a:	2308      	movs	r3, #8
 800590c:	469c      	mov	ip, r3
 800590e:	44e2      	add	sl, ip
      u8x8_cad_StartTransfer(u8x8);
 8005910:	9c01      	ldr	r4, [sp, #4]
 8005912:	0020      	movs	r0, r4
 8005914:	f7ff fefb 	bl	800570e <u8x8_cad_StartTransfer>
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;	/* data ptr to the tiles */
 8005918:	6837      	ldr	r7, [r6, #0]
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode */
 800591a:	213e      	movs	r1, #62	; 0x3e
 800591c:	0020      	movs	r0, r4
 800591e:	f7ff fee8 	bl	80056f2 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x03e );	/* enable extended mode, issue 487 */
 8005922:	213e      	movs	r1, #62	; 0x3e
 8005924:	0020      	movs	r0, r4
 8005926:	f7ff fee4 	bl	80056f2 <u8x8_cad_SendCmd>
      for( i = 0; i < 8; i++ )
 800592a:	2500      	movs	r5, #0
 800592c:	e018      	b.n	8005960 <u8x8_d_st7920_common+0xc4>
	u8x8_cad_SendCmd(u8x8, 0x080 | (y+i) );      /* y pos  */
 800592e:	4643      	mov	r3, r8
 8005930:	1959      	adds	r1, r3, r5
 8005932:	b249      	sxtb	r1, r1
 8005934:	2480      	movs	r4, #128	; 0x80
 8005936:	4264      	negs	r4, r4
 8005938:	4321      	orrs	r1, r4
 800593a:	b2c9      	uxtb	r1, r1
 800593c:	9801      	ldr	r0, [sp, #4]
 800593e:	f7ff fed8 	bl	80056f2 <u8x8_cad_SendCmd>
	u8x8_cad_SendCmd(u8x8, 0x080 | x );      /* set x pos */
 8005942:	4653      	mov	r3, sl
 8005944:	431c      	orrs	r4, r3
 8005946:	b2e1      	uxtb	r1, r4
 8005948:	9801      	ldr	r0, [sp, #4]
 800594a:	f7ff fed2 	bl	80056f2 <u8x8_cad_SendCmd>
	c = ((u8x8_tile_t *)arg_ptr)->cnt;	/* number of tiles */
 800594e:	7934      	ldrb	r4, [r6, #4]
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes, send one line of data */
 8005950:	003a      	movs	r2, r7
 8005952:	0021      	movs	r1, r4
 8005954:	9801      	ldr	r0, [sp, #4]
 8005956:	f7ff fed3 	bl	8005700 <u8x8_cad_SendData>
	ptr += c;
 800595a:	193f      	adds	r7, r7, r4
      for( i = 0; i < 8; i++ )
 800595c:	3501      	adds	r5, #1
 800595e:	b2ed      	uxtb	r5, r5
 8005960:	2d07      	cmp	r5, #7
 8005962:	d9e4      	bls.n	800592e <u8x8_d_st7920_common+0x92>
      u8x8_cad_EndTransfer(u8x8);
 8005964:	9801      	ldr	r0, [sp, #4]
 8005966:	f7ff fed9 	bl	800571c <u8x8_cad_EndTransfer>
  return 1;
 800596a:	2001      	movs	r0, #1
      break;
 800596c:	e7ad      	b.n	80058ca <u8x8_d_st7920_common+0x2e>
 800596e:	46c0      	nop			; (mov r8, r8)
 8005970:	08007b84 	.word	0x08007b84
 8005974:	08007b98 	.word	0x08007b98
 8005978:	08007ba0 	.word	0x08007ba0

0800597c <u8x8_d_st7920_128x64>:
  }
  return 1;
}

uint8_t u8x8_d_st7920_128x64(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800597c:	b510      	push	{r4, lr}
  switch(msg)
 800597e:	2909      	cmp	r1, #9
 8005980:	d002      	beq.n	8005988 <u8x8_d_st7920_128x64+0xc>
  {
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7920_128x64_display_info);
      break;
    default:
      return u8x8_d_st7920_common(u8x8, msg, arg_int, arg_ptr);
 8005982:	f7ff ff8b 	bl	800589c <u8x8_d_st7920_common>
  }
  return 1;
}
 8005986:	bd10      	pop	{r4, pc}
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7920_128x64_display_info);
 8005988:	4902      	ldr	r1, [pc, #8]	; (8005994 <u8x8_d_st7920_128x64+0x18>)
 800598a:	f000 f805 	bl	8005998 <u8x8_d_helper_display_setup_memory>
  return 1;
 800598e:	2001      	movs	r0, #1
 8005990:	e7f9      	b.n	8005986 <u8x8_d_st7920_128x64+0xa>
 8005992:	46c0      	nop			; (mov r8, r8)
 8005994:	08007bac 	.word	0x08007bac

08005998 <u8x8_d_helper_display_setup_memory>:
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8005998:	6001      	str	r1, [r0, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 800599a:	7c8a      	ldrb	r2, [r1, #18]
 800599c:	2322      	movs	r3, #34	; 0x22
 800599e:	54c2      	strb	r2, [r0, r3]
}
 80059a0:	4770      	bx	lr

080059a2 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 80059a2:	b570      	push	{r4, r5, r6, lr}
 80059a4:	0004      	movs	r4, r0
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 80059a6:	2300      	movs	r3, #0
 80059a8:	2200      	movs	r2, #0
 80059aa:	2128      	movs	r1, #40	; 0x28
 80059ac:	6945      	ldr	r5, [r0, #20]
 80059ae:	47a8      	blx	r5
      u8x8_cad_Init(u8x8);
 80059b0:	2300      	movs	r3, #0
 80059b2:	2200      	movs	r2, #0
 80059b4:	2114      	movs	r1, #20
 80059b6:	0020      	movs	r0, r4
 80059b8:	68e5      	ldr	r5, [r4, #12]
 80059ba:	47a8      	blx	r5

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 80059bc:	2201      	movs	r2, #1
 80059be:	214b      	movs	r1, #75	; 0x4b
 80059c0:	0020      	movs	r0, r4
 80059c2:	f000 f841 	bl	8005a48 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80059c6:	6823      	ldr	r3, [r4, #0]
 80059c8:	791a      	ldrb	r2, [r3, #4]
 80059ca:	2129      	movs	r1, #41	; 0x29
 80059cc:	0020      	movs	r0, r4
 80059ce:	f000 f83b 	bl	8005a48 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80059d2:	2200      	movs	r2, #0
 80059d4:	214b      	movs	r1, #75	; 0x4b
 80059d6:	0020      	movs	r0, r4
 80059d8:	f000 f836 	bl	8005a48 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80059dc:	6823      	ldr	r3, [r4, #0]
 80059de:	791a      	ldrb	r2, [r3, #4]
 80059e0:	2129      	movs	r1, #41	; 0x29
 80059e2:	0020      	movs	r0, r4
 80059e4:	f000 f830 	bl	8005a48 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80059e8:	2201      	movs	r2, #1
 80059ea:	214b      	movs	r1, #75	; 0x4b
 80059ec:	0020      	movs	r0, r4
 80059ee:	f000 f82b 	bl	8005a48 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80059f2:	6823      	ldr	r3, [r4, #0]
 80059f4:	795a      	ldrb	r2, [r3, #5]
 80059f6:	2129      	movs	r1, #41	; 0x29
 80059f8:	0020      	movs	r0, r4
 80059fa:	f000 f825 	bl	8005a48 <u8x8_gpio_call>
}    
 80059fe:	bd70      	pop	{r4, r5, r6, pc}

08005a00 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8005a00:	b510      	push	{r4, lr}
 8005a02:	b082      	sub	sp, #8
  u8x8_tile_t tile;
  tile.x_pos = x;
 8005a04:	466c      	mov	r4, sp
 8005a06:	7161      	strb	r1, [r4, #5]
  tile.y_pos = y;
 8005a08:	71a2      	strb	r2, [r4, #6]
  tile.cnt = cnt;
 8005a0a:	7123      	strb	r3, [r4, #4]
  tile.tile_ptr = tile_ptr;
 8005a0c:	9b04      	ldr	r3, [sp, #16]
 8005a0e:	9300      	str	r3, [sp, #0]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8005a10:	6884      	ldr	r4, [r0, #8]
 8005a12:	466b      	mov	r3, sp
 8005a14:	2201      	movs	r2, #1
 8005a16:	210f      	movs	r1, #15
 8005a18:	47a0      	blx	r4
}
 8005a1a:	b002      	add	sp, #8
 8005a1c:	bd10      	pop	{r4, pc}

08005a1e <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8005a1e:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8005a20:	6884      	ldr	r4, [r0, #8]
 8005a22:	2300      	movs	r3, #0
 8005a24:	2200      	movs	r2, #0
 8005a26:	2109      	movs	r1, #9
 8005a28:	47a0      	blx	r4
}
 8005a2a:	bd10      	pop	{r4, pc}

08005a2c <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8005a2c:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 8005a2e:	6884      	ldr	r4, [r0, #8]
 8005a30:	2300      	movs	r3, #0
 8005a32:	2200      	movs	r2, #0
 8005a34:	210a      	movs	r1, #10
 8005a36:	47a0      	blx	r4
}
 8005a38:	bd10      	pop	{r4, pc}

08005a3a <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8005a3a:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8005a3c:	6884      	ldr	r4, [r0, #8]
 8005a3e:	2300      	movs	r3, #0
 8005a40:	2200      	movs	r2, #0
 8005a42:	2110      	movs	r1, #16
 8005a44:	47a0      	blx	r4
}
 8005a46:	bd10      	pop	{r4, pc}

08005a48 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8005a48:	b510      	push	{r4, lr}
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8005a4a:	6944      	ldr	r4, [r0, #20]
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	47a0      	blx	r4
}
 8005a50:	bd10      	pop	{r4, pc}

08005a52 <u8x8_dummy_cb>:
/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
}
 8005a52:	2000      	movs	r0, #0
 8005a54:	4770      	bx	lr
	...

08005a58 <u8x8_SetupDefaults>:
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
    u8x8->display_info = NULL;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	6003      	str	r3, [r0, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8005a5c:	4a08      	ldr	r2, [pc, #32]	; (8005a80 <u8x8_SetupDefaults+0x28>)
 8005a5e:	6082      	str	r2, [r0, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8005a60:	60c2      	str	r2, [r0, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8005a62:	6102      	str	r2, [r0, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8005a64:	6142      	str	r2, [r0, #20]
    u8x8->is_font_inverse_mode = 0;
 8005a66:	2223      	movs	r2, #35	; 0x23
 8005a68:	5483      	strb	r3, [r0, r2]
    u8x8->device_address = 0;
 8005a6a:	3203      	adds	r2, #3
 8005a6c:	5483      	strb	r3, [r0, r2]
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8005a6e:	3201      	adds	r2, #1
 8005a70:	5483      	strb	r3, [r0, r2]
    u8x8->bus_clock = 0;		/* issue 769 */
 8005a72:	6183      	str	r3, [r0, #24]
    u8x8->i2c_address = 255;
 8005a74:	33ff      	adds	r3, #255	; 0xff
 8005a76:	3a03      	subs	r2, #3
 8005a78:	5483      	strb	r3, [r0, r2]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8005a7a:	3205      	adds	r2, #5
 8005a7c:	5483      	strb	r3, [r0, r2]
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8005a7e:	4770      	bx	lr
 8005a80:	08005a53 	.word	0x08005a53

08005a84 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8005a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a86:	0004      	movs	r4, r0
 8005a88:	000f      	movs	r7, r1
 8005a8a:	0016      	movs	r6, r2
 8005a8c:	001d      	movs	r5, r3
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8005a8e:	f7ff ffe3 	bl	8005a58 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8005a92:	60a7      	str	r7, [r4, #8]
  u8x8->cad_cb = cad_cb;
 8005a94:	60e6      	str	r6, [r4, #12]
  u8x8->byte_cb = byte_cb;
 8005a96:	6125      	str	r5, [r4, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8005a98:	9b06      	ldr	r3, [sp, #24]
 8005a9a:	6163      	str	r3, [r4, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8005a9c:	0020      	movs	r0, r4
 8005a9e:	f7ff ffbe 	bl	8005a1e <u8x8_SetupMemory>
}
 8005aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005aa4 <__libc_init_array>:
 8005aa4:	b570      	push	{r4, r5, r6, lr}
 8005aa6:	2600      	movs	r6, #0
 8005aa8:	4d0c      	ldr	r5, [pc, #48]	; (8005adc <__libc_init_array+0x38>)
 8005aaa:	4c0d      	ldr	r4, [pc, #52]	; (8005ae0 <__libc_init_array+0x3c>)
 8005aac:	1b64      	subs	r4, r4, r5
 8005aae:	10a4      	asrs	r4, r4, #2
 8005ab0:	42a6      	cmp	r6, r4
 8005ab2:	d109      	bne.n	8005ac8 <__libc_init_array+0x24>
 8005ab4:	2600      	movs	r6, #0
 8005ab6:	f000 f869 	bl	8005b8c <_init>
 8005aba:	4d0a      	ldr	r5, [pc, #40]	; (8005ae4 <__libc_init_array+0x40>)
 8005abc:	4c0a      	ldr	r4, [pc, #40]	; (8005ae8 <__libc_init_array+0x44>)
 8005abe:	1b64      	subs	r4, r4, r5
 8005ac0:	10a4      	asrs	r4, r4, #2
 8005ac2:	42a6      	cmp	r6, r4
 8005ac4:	d105      	bne.n	8005ad2 <__libc_init_array+0x2e>
 8005ac6:	bd70      	pop	{r4, r5, r6, pc}
 8005ac8:	00b3      	lsls	r3, r6, #2
 8005aca:	58eb      	ldr	r3, [r5, r3]
 8005acc:	4798      	blx	r3
 8005ace:	3601      	adds	r6, #1
 8005ad0:	e7ee      	b.n	8005ab0 <__libc_init_array+0xc>
 8005ad2:	00b3      	lsls	r3, r6, #2
 8005ad4:	58eb      	ldr	r3, [r5, r3]
 8005ad6:	4798      	blx	r3
 8005ad8:	3601      	adds	r6, #1
 8005ada:	e7f2      	b.n	8005ac2 <__libc_init_array+0x1e>
 8005adc:	08007bec 	.word	0x08007bec
 8005ae0:	08007bec 	.word	0x08007bec
 8005ae4:	08007bec 	.word	0x08007bec
 8005ae8:	08007bf0 	.word	0x08007bf0

08005aec <memset>:
 8005aec:	0003      	movs	r3, r0
 8005aee:	1882      	adds	r2, r0, r2
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d100      	bne.n	8005af6 <memset+0xa>
 8005af4:	4770      	bx	lr
 8005af6:	7019      	strb	r1, [r3, #0]
 8005af8:	3301      	adds	r3, #1
 8005afa:	e7f9      	b.n	8005af0 <memset+0x4>

08005afc <__utoa>:
 8005afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005afe:	0017      	movs	r7, r2
 8005b00:	b08f      	sub	sp, #60	; 0x3c
 8005b02:	2225      	movs	r2, #37	; 0x25
 8005b04:	0006      	movs	r6, r0
 8005b06:	000d      	movs	r5, r1
 8005b08:	a804      	add	r0, sp, #16
 8005b0a:	4918      	ldr	r1, [pc, #96]	; (8005b6c <__utoa+0x70>)
 8005b0c:	f000 f834 	bl	8005b78 <memcpy>
 8005b10:	aa04      	add	r2, sp, #16
 8005b12:	1ebb      	subs	r3, r7, #2
 8005b14:	2400      	movs	r4, #0
 8005b16:	9203      	str	r2, [sp, #12]
 8005b18:	2b22      	cmp	r3, #34	; 0x22
 8005b1a:	d905      	bls.n	8005b28 <__utoa+0x2c>
 8005b1c:	702c      	strb	r4, [r5, #0]
 8005b1e:	0025      	movs	r5, r4
 8005b20:	0028      	movs	r0, r5
 8005b22:	b00f      	add	sp, #60	; 0x3c
 8005b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b26:	9c01      	ldr	r4, [sp, #4]
 8005b28:	1c63      	adds	r3, r4, #1
 8005b2a:	9301      	str	r3, [sp, #4]
 8005b2c:	18eb      	adds	r3, r5, r3
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	0030      	movs	r0, r6
 8005b32:	3b01      	subs	r3, #1
 8005b34:	0039      	movs	r1, r7
 8005b36:	9302      	str	r3, [sp, #8]
 8005b38:	f7fa fb6c 	bl	8000214 <__aeabi_uidivmod>
 8005b3c:	9b03      	ldr	r3, [sp, #12]
 8005b3e:	9a02      	ldr	r2, [sp, #8]
 8005b40:	5c5b      	ldrb	r3, [r3, r1]
 8005b42:	0030      	movs	r0, r6
 8005b44:	7013      	strb	r3, [r2, #0]
 8005b46:	0039      	movs	r1, r7
 8005b48:	f7fa fade 	bl	8000108 <__udivsi3>
 8005b4c:	1e06      	subs	r6, r0, #0
 8005b4e:	d1ea      	bne.n	8005b26 <__utoa+0x2a>
 8005b50:	9b00      	ldr	r3, [sp, #0]
 8005b52:	7018      	strb	r0, [r3, #0]
 8005b54:	002b      	movs	r3, r5
 8005b56:	1b5a      	subs	r2, r3, r5
 8005b58:	4294      	cmp	r4, r2
 8005b5a:	dde1      	ble.n	8005b20 <__utoa+0x24>
 8005b5c:	781a      	ldrb	r2, [r3, #0]
 8005b5e:	5d29      	ldrb	r1, [r5, r4]
 8005b60:	7019      	strb	r1, [r3, #0]
 8005b62:	552a      	strb	r2, [r5, r4]
 8005b64:	3301      	adds	r3, #1
 8005b66:	3c01      	subs	r4, #1
 8005b68:	e7f5      	b.n	8005b56 <__utoa+0x5a>
 8005b6a:	46c0      	nop			; (mov r8, r8)
 8005b6c:	08007bc4 	.word	0x08007bc4

08005b70 <utoa>:
 8005b70:	b510      	push	{r4, lr}
 8005b72:	f7ff ffc3 	bl	8005afc <__utoa>
 8005b76:	bd10      	pop	{r4, pc}

08005b78 <memcpy>:
 8005b78:	2300      	movs	r3, #0
 8005b7a:	b510      	push	{r4, lr}
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d100      	bne.n	8005b82 <memcpy+0xa>
 8005b80:	bd10      	pop	{r4, pc}
 8005b82:	5ccc      	ldrb	r4, [r1, r3]
 8005b84:	54c4      	strb	r4, [r0, r3]
 8005b86:	3301      	adds	r3, #1
 8005b88:	e7f8      	b.n	8005b7c <memcpy+0x4>
	...

08005b8c <_init>:
 8005b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b8e:	46c0      	nop			; (mov r8, r8)
 8005b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b92:	bc08      	pop	{r3}
 8005b94:	469e      	mov	lr, r3
 8005b96:	4770      	bx	lr

08005b98 <_fini>:
 8005b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b9a:	46c0      	nop			; (mov r8, r8)
 8005b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b9e:	bc08      	pop	{r3}
 8005ba0:	469e      	mov	lr, r3
 8005ba2:	4770      	bx	lr
