// Seed: 1492185357
module module_0;
  reg id_1;
  always id_2 <= id_1;
  assign id_1 = -1;
  assign id_1 = id_1;
  assign id_1 = id_1 == -1;
  tri0 id_3, id_4 = 1'b0 - id_1, id_5;
  wire id_6;
  assign id_2 = {id_4, ("") ? 1 : id_3} !== ~id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5 = id_5;
  localparam id_6 = -1;
  parameter id_7 = 1'b0;
endmodule
