ARM GAS  C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM1_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              		.cfi_def_cfa_offset 32
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  43:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49              		.loc 1 43 3 is_stmt 1 view .LVU5
  50              		.loc 1 43 18 is_stmt 0 view .LVU6
  51 0012 1648     		ldr	r0, .L9
  52 0014 164A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim1.Init.Prescaler = 8399;
  54              		.loc 1 44 3 is_stmt 1 view .LVU7
  55              		.loc 1 44 24 is_stmt 0 view .LVU8
  56 0018 42F2CF02 		movw	r2, #8399
  57 001c 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 45 3 is_stmt 1 view .LVU9
  59              		.loc 1 45 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim1.Init.Period = 9999;
  61              		.loc 1 46 3 is_stmt 1 view .LVU11
  62              		.loc 1 46 21 is_stmt 0 view .LVU12
  63 0020 42F20F72 		movw	r2, #9999
  64 0024 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 47 3 is_stmt 1 view .LVU13
  66              		.loc 1 47 28 is_stmt 0 view .LVU14
  67 0026 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s 			page 3


  68              		.loc 1 48 3 is_stmt 1 view .LVU15
  69              		.loc 1 48 32 is_stmt 0 view .LVU16
  70 0028 4361     		str	r3, [r0, #20]
  49:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 49 3 is_stmt 1 view .LVU17
  72              		.loc 1 49 32 is_stmt 0 view .LVU18
  73 002a 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  74              		.loc 1 50 3 is_stmt 1 view .LVU19
  75              		.loc 1 50 7 is_stmt 0 view .LVU20
  76 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 50 6 view .LVU21
  79 0030 90B9     		cbnz	r0, .L6
  80              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 54 3 is_stmt 1 view .LVU22
  82              		.loc 1 54 34 is_stmt 0 view .LVU23
  83 0032 4FF48053 		mov	r3, #4096
  84 0036 0293     		str	r3, [sp, #8]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 55 3 is_stmt 1 view .LVU24
  86              		.loc 1 55 7 is_stmt 0 view .LVU25
  87 0038 02A9     		add	r1, sp, #8
  88 003a 0C48     		ldr	r0, .L9
  89 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 55 6 view .LVU26
  92 0040 68B9     		cbnz	r0, .L7
  93              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 59 3 is_stmt 1 view .LVU27
  95              		.loc 1 59 37 is_stmt 0 view .LVU28
  96 0042 0023     		movs	r3, #0
  97 0044 0093     		str	r3, [sp]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 60 3 is_stmt 1 view .LVU29
  99              		.loc 1 60 33 is_stmt 0 view .LVU30
 100 0046 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 101              		.loc 1 61 3 is_stmt 1 view .LVU31
 102              		.loc 1 61 7 is_stmt 0 view .LVU32
 103 0048 6946     		mov	r1, sp
 104 004a 0848     		ldr	r0, .L9
 105 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
 107              		.loc 1 61 6 view .LVU33
 108 0050 40B9     		cbnz	r0, .L8
 109              	.L1:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s 			page 4


  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c **** }
 110              		.loc 1 69 1 view .LVU34
 111 0052 07B0     		add	sp, sp, #28
 112              		.cfi_remember_state
 113              		.cfi_def_cfa_offset 4
 114              		@ sp needed
 115 0054 5DF804FB 		ldr	pc, [sp], #4
 116              	.L6:
 117              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 118              		.loc 1 52 5 is_stmt 1 view .LVU35
 119 0058 FFF7FEFF 		bl	Error_Handler
 120              	.LVL3:
 121 005c E9E7     		b	.L2
 122              	.L7:
  57:Core/Src/tim.c ****   }
 123              		.loc 1 57 5 view .LVU36
 124 005e FFF7FEFF 		bl	Error_Handler
 125              	.LVL4:
 126 0062 EEE7     		b	.L3
 127              	.L8:
  63:Core/Src/tim.c ****   }
 128              		.loc 1 63 5 view .LVU37
 129 0064 FFF7FEFF 		bl	Error_Handler
 130              	.LVL5:
 131              		.loc 1 69 1 is_stmt 0 view .LVU38
 132 0068 F3E7     		b	.L1
 133              	.L10:
 134 006a 00BF     		.align	2
 135              	.L9:
 136 006c 00000000 		.word	.LANCHOR0
 137 0070 00000140 		.word	1073807360
 138              		.cfi_endproc
 139              	.LFE130:
 141              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 142              		.align	1
 143              		.global	HAL_TIM_Base_MspInit
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	HAL_TIM_Base_MspInit:
 149              	.LVL6:
 150              	.LFB131:
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  72:Core/Src/tim.c **** {
 151              		.loc 1 72 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 8
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
  73:Core/Src/tim.c **** 
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s 			page 5


  74:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 156              		.loc 1 74 3 view .LVU40
 157              		.loc 1 74 20 is_stmt 0 view .LVU41
 158 0000 0268     		ldr	r2, [r0]
 159              		.loc 1 74 5 view .LVU42
 160 0002 094B     		ldr	r3, .L18
 161 0004 9A42     		cmp	r2, r3
 162 0006 00D0     		beq	.L17
 163 0008 7047     		bx	lr
 164              	.L17:
  72:Core/Src/tim.c **** 
 165              		.loc 1 72 1 view .LVU43
 166 000a 82B0     		sub	sp, sp, #8
 167              		.cfi_def_cfa_offset 8
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
  79:Core/Src/tim.c ****     /* TIM1 clock enable */
  80:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 168              		.loc 1 80 5 is_stmt 1 view .LVU44
 169              	.LBB2:
 170              		.loc 1 80 5 view .LVU45
 171 000c 0023     		movs	r3, #0
 172 000e 0193     		str	r3, [sp, #4]
 173              		.loc 1 80 5 view .LVU46
 174 0010 064B     		ldr	r3, .L18+4
 175 0012 5A6C     		ldr	r2, [r3, #68]
 176 0014 42F00102 		orr	r2, r2, #1
 177 0018 5A64     		str	r2, [r3, #68]
 178              		.loc 1 80 5 view .LVU47
 179 001a 5B6C     		ldr	r3, [r3, #68]
 180 001c 03F00103 		and	r3, r3, #1
 181 0020 0193     		str	r3, [sp, #4]
 182              		.loc 1 80 5 view .LVU48
 183 0022 019B     		ldr	r3, [sp, #4]
 184              	.LBE2:
 185              		.loc 1 80 5 view .LVU49
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c **** }
 186              		.loc 1 85 1 is_stmt 0 view .LVU50
 187 0024 02B0     		add	sp, sp, #8
 188              		.cfi_def_cfa_offset 0
 189              		@ sp needed
 190 0026 7047     		bx	lr
 191              	.L19:
 192              		.align	2
 193              	.L18:
 194 0028 00000140 		.word	1073807360
 195 002c 00380240 		.word	1073887232
 196              		.cfi_endproc
 197              	.LFE131:
 199              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 200              		.align	1
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s 			page 6


 201              		.global	HAL_TIM_Base_MspDeInit
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	HAL_TIM_Base_MspDeInit:
 207              	.LVL7:
 208              	.LFB132:
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  88:Core/Src/tim.c **** {
 209              		.loc 1 88 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		.loc 1 88 1 is_stmt 0 view .LVU52
 214 0000 08B5     		push	{r3, lr}
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 3, -8
 217              		.cfi_offset 14, -4
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 218              		.loc 1 90 3 is_stmt 1 view .LVU53
 219              		.loc 1 90 20 is_stmt 0 view .LVU54
 220 0002 0268     		ldr	r2, [r0]
 221              		.loc 1 90 5 view .LVU55
 222 0004 064B     		ldr	r3, .L24
 223 0006 9A42     		cmp	r2, r3
 224 0008 00D0     		beq	.L23
 225              	.LVL8:
 226              	.L20:
  91:Core/Src/tim.c ****   {
  92:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
  95:Core/Src/tim.c ****     /* Peripheral clock disable */
  96:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
  99:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 100:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 103:Core/Src/tim.c ****   }
 104:Core/Src/tim.c **** }
 227              		.loc 1 104 1 view .LVU56
 228 000a 08BD     		pop	{r3, pc}
 229              	.LVL9:
 230              	.L23:
  96:Core/Src/tim.c **** 
 231              		.loc 1 96 5 is_stmt 1 view .LVU57
 232 000c 054A     		ldr	r2, .L24+4
 233 000e 536C     		ldr	r3, [r2, #68]
 234 0010 23F00103 		bic	r3, r3, #1
 235 0014 5364     		str	r3, [r2, #68]
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 236              		.loc 1 99 5 view .LVU58
 237 0016 1920     		movs	r0, #25
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s 			page 7


 238              	.LVL10:
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 239              		.loc 1 99 5 is_stmt 0 view .LVU59
 240 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 241              	.LVL11:
 242              		.loc 1 104 1 view .LVU60
 243 001c F5E7     		b	.L20
 244              	.L25:
 245 001e 00BF     		.align	2
 246              	.L24:
 247 0020 00000140 		.word	1073807360
 248 0024 00380240 		.word	1073887232
 249              		.cfi_endproc
 250              	.LFE132:
 252              		.global	htim1
 253              		.section	.bss.htim1,"aw",%nobits
 254              		.align	2
 255              		.set	.LANCHOR0,. + 0
 258              	htim1:
 259 0000 00000000 		.space	72
 259      00000000 
 259      00000000 
 259      00000000 
 259      00000000 
 260              		.text
 261              	.Letext0:
 262              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 263              		.file 3 "c:\\users\\danie\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 264              		.file 4 "c:\\users\\danie\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 265              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 266              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 267              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 268              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 269              		.file 9 "Core/Inc/tim.h"
 270              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 271              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s:20     .text.MX_TIM1_Init:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s:26     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s:136    .text.MX_TIM1_Init:000000000000006c $d
C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s:142    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s:148    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s:194    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s:200    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s:206    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s:247    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s:258    .bss.htim1:0000000000000000 htim1
C:\Users\danie\AppData\Local\Temp\ccx2C5zg.s:254    .bss.htim1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_DisableIRQ
