// Seed: 1640696151
module module_0 ();
  assign id_1 = id_1;
  assign module_2.type_3 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output supply0 id_2,
    input uwire id_3,
    output supply0 id_4,
    output wor id_5,
    input wand id_6,
    input supply1 id_7
);
  id_9 :
  assert property (@(posedge 1) 1)
  else id_0 <= id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    output wand id_1,
    output supply0 id_2,
    input wire id_3,
    output wor id_4,
    output tri0 id_5,
    input wand id_6
);
  id_8(
      .id_0(id_2), .id_1(""), .id_2((!id_6))
  );
  module_0 modCall_1 ();
endmodule
