<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 1.7.00.05.28.13 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  11
Project Path         :  Z:\ECE270\Lab 11\lab11
Project Fitted on    :  Mon Apr 27 21:21:09 2015

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  ABEL_Schematic


<font color=green size=4><span class=blink><strong><B>Project '11' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.11 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                21
Total Logic Functions           140
  Total Output Pins             49
  Total Bidir I/O Pins          0
  Total Buried Nodes            91
Total Flip-Flops                106
  Total D Flip-Flops            106
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             443

Total Reserved Pins             0
Total Locked Pins               70
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             5
Total Unique Clock Enables      1
Total Unique Resets             8
Total Unique Presets            8

Fmax Logic Levels               -


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       68     26    -->    72
Logic Functions                   256      139    117    -->    54
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      233    343    -->    40
Logical Product Terms            1280      262   1018    -->    20
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256      138    118    -->    53

Control Product Terms:
  GLB Clock/Clock Enables          16       14      2    -->    87
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256       12    244    -->     4
  Macrocell Clock Enables         256        8    248    -->     3
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256       11    245    -->     4
  Macrocell Presets               256        4    252    -->     1

Global Routing Pool               356       97    259    -->    27
  GRP from IFB                     ..        7     ..    -->    ..
    (from input signals)           ..        7     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       90     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      5    12    17      5/6      0   14      0              2       18       14
  GLB    B      3    14    17      6/6      0   14      0              2       22       14
  GLB    C      2    16    18      0/6      0   14      0              2       24       14
  GLB    D     12    11    23      0/6      0   10      0              6       24       10
-------------------------------------------------------------------------------------------
  GLB    E      5     2     7      4/6      0    3      0             13        7        3
  GLB    F      6     5    11      6/6      0    9      0              7       12        9
  GLB    G      4    10    14      3/6      0   13      0              3       26       13
  GLB    H     10     4    14      6/6      0    8      0              8       12        8
-------------------------------------------------------------------------------------------
  GLB    I      6     9    15      6/6      0    6      0             10       18        6
  GLB    J      6     5    11      0/6      0    2      0             14        8        2
  GLB    K      3     8    11      6/6      0    3      0             13       12        3
  GLB    L     15     6    21      6/6      0    7      0              9       22        7
-------------------------------------------------------------------------------------------
  GLB    M      0    16    16      6/6      0   14      0              2       20       14
  GLB    N      6     5    11      6/6      0    2      0             14        8        2
  GLB    O      0    11    11      3/6      0    5      0             11       11        5
  GLB    P      0    16    16      5/6      0   14      0              2       18       14
-------------------------------------------------------------------------------------------
TOTALS:        83   150   233     68/96     0  138      0            118      262      138

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   1      0         0      0      0      0      0
  GLB    B   1      0         0      0      0      2      0
  GLB    C   1      0         3      0      0      0      0
  GLB    D   1      0         4      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   1      0         1      8      0      0      1
  GLB    H   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         4      0      0      4      2
  GLB    J   1      0         0      0      0      0      0
  GLB    K   1      0         0      0      0      0      0
  GLB    L   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      2      0
  GLB    N   1      0         0      0      0      0      0
  GLB    O   1      0         0      0      0      1      1
  GLB    P   1      0         0      0      0      2      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="OSCTIMER_Summary"></A><FONT COLOR=maroon><U><B><big>OSCTIMER_Summary</big></B></U></FONT>
<BR>
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    I1
  Dynamic Disable Signal                    osc_dis
  Timer Reset Signal                        _dup_osc_dis
  Oscillator Output Clock         mfb C-15  osc_out
  Timer Output Clock              mfb F-15  tmr_out

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.7684 Hz
  Timer Divider                             1048576


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
</B>-----------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |<A href=#10>DIP4</A>|
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |<A href=#11>DIP5</A>|
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |<A href=#12>DIP6</A>|
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |<A href=#13>DIP7</A>|
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Output|<A href=#25>LED7</A>|
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Output|<A href=#24>LED6</A>|
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Output|<A href=#23>LED5</A>|
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Output|<A href=#22>LED4</A>|
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Output|<A href=#21>LED3</A>|
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Output|<A href=#20>LED2</A>|
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Output|<A href=#19>LED1</A>|
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         | Output|<A href=#18>LED0</A>|
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|<A href=#55>DIS4a</A>|
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|<A href=#56>DIS4b</A>|
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|<A href=#57>DIS4c</A>|
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|<A href=#58>DIS4d</A>|
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|<A href=#59>DIS4e</A>|
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|<A href=#60>DIS4f</A>|
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|<A href=#61>DIS4g</A>|
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |<A href=#14>S1_NC</A>|
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |<A href=#15>S1_NO</A>|
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |<A href=#16>S2_NC</A>|
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |<A href=#17>S2_NO</A>|
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Output|<A href=#75>LED29</A>|
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|<A href=#74>LED28</A>|
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |<A href=#9>DIP3</A>|
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |<A href=#8>DIP2</A>|
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |<A href=#7>DIP1</A>|
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |<A href=#6>DIP0</A>|
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|<A href=#40>DIS1g</A>|
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|<A href=#39>DIS1f</A>|
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|<A href=#38>DIS1e</A>|
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|<A href=#37>DIS1d</A>|
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|<A href=#36>DIS1c</A>|
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|<A href=#35>DIS1b</A>|
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|<A href=#34>DIS1a</A>|
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|<A href=#47>DIS2g</A>|
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|<A href=#46>DIS2f</A>|
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|<A href=#45>DIS2e</A>|
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|<A href=#44>DIS2d</A>|
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|<A href=#43>DIS2c</A>|
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|<A href=#42>DIS2b</A>|
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|<A href=#41>DIS2a</A>|
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Input |<A href=#66>LED20</A>|
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Input |<A href=#67>LED21</A>|
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Input |<A href=#68>LED22</A>|
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Input |<A href=#69>LED23</A>|
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Input |<A href=#70>LED24</A>|
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Input |<A href=#71>LED25</A>|
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Input |<A href=#72>LED26</A>|
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Input |<A href=#73>LED27</A>|
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|<A href=#54>DIS3g</A>|
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|<A href=#53>DIS3f</A>|
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|<A href=#52>DIS3e</A>|
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|<A href=#51>DIS3d</A>|
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|<A href=#50>DIS3c</A>|
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|<A href=#49>DIS3b</A>|
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|<A href=#48>DIS3a</A>|
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Output|<A href=#33>LED15</A>|
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|<A href=#32>LED14</A>|
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|<A href=#31>LED13</A>|
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|<A href=#30>LED12</A>|
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|<A href=#29>LED11</A>|
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|<A href=#28>LED10</A>|
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Output|<A href=#27>LED9</A>|
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         | Output|<A href=#26>LED8</A>|
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         | Output|<A href=#62>LED16</A>|
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Output|<A href=#63>LED17</A>|
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         | Output|<A href=#64>LED18</A>|
143   |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |<A href=#65>LED19</A>|
144   | IN9   |   0  |    |        |                 |       |            |
-----------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
</B>-------------------------------------------------
  79   K  I/O   7  -B----G-IJKL-N--    Down <A name=6>DIP0</A>
  78   K  I/O   2  -----FG---------    Down <A name=7>DIP1</A>
  77   K  I/O      ----------------    Down <A name=8>DIP2</A>
  76   K  I/O      ----------------    Down <A name=9>DIP3</A>
  23   E  I/O      ----------------    Down <A name=10>DIP4</A>
  24   E  I/O      ----------------    Down <A name=11>DIP5</A>
  25   E  I/O      ----------------    Down <A name=12>DIP6</A>
  26   E  I/O   5  ABCD--G---------    Down <A name=13>DIP7</A>
 143   B  I/O      ----------------    Down <A name=65>LED19</A>
 100   N  I/O      ----------------    Down <A name=66>LED20</A>
 101   N  I/O      ----------------    Down <A name=67>LED21</A>
 102   N  I/O      ----------------    Down <A name=68>LED22</A>
 103   N  I/O      ----------------    Down <A name=69>LED23</A>
 104   N  I/O      ----------------    Down <A name=70>LED24</A>
 105   N  I/O      ----------------    Down <A name=71>LED25</A>
 111   O  I/O      ----------------    Down <A name=72>LED26</A>
 112   O  I/O      ----------------    Down <A name=73>LED27</A>
  58   I  I/O   1  --------I-------    Down <A name=14>S1_NC</A>
  59   I  I/O   1  --------I-------    Down <A name=15>S1_NO</A>
  60   I  I/O   1  --------I-------    Down <A name=16>S2_NC</A>
  61   I  I/O   1  --------I-------    Down <A name=17>S2_NO</A>
-------------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
  87   L  8  -   4  1 DFF  *   S            ----------------  Fast   Down <A href=#34>DIS1a</A>
  86   L  8  -   4  1 DFF  *   S            ----------------  Fast   Down <A href=#35>DIS1b</A>
  85   L  8  -   4  1 DFF  *   S            ----------------  Fast   Down <A href=#36>DIS1c</A>
  84   L  8  -   4  1 DFF  *   S            ----------------  Fast   Down <A href=#37>DIS1d</A>
  83   L  8  -   4  1 DFF  *   S            ----------------  Fast   Down <A href=#38>DIS1e</A>
  81   K  8  -   4  1 DFF  *   S            ----------------  Fast   Down <A href=#39>DIS1f</A>
  80   K  8  -   4  1 DFF  *   S            ----------------  Fast   Down <A href=#40>DIS1g</A>
  98   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#41>DIS2a</A>
  97   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#42>DIS2b</A>
  96   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#43>DIS2c</A>
  95   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#44>DIS2d</A>
  94   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#45>DIS2e</A>
  93   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#46>DIS2f</A>
  88   L  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#47>DIS2g</A>
 125   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#48>DIS3a</A>
 124   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#49>DIS3b</A>
 123   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#50>DIS3c</A>
 122   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#51>DIS3d</A>
 121   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#52>DIS3e</A>
 120   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#53>DIS3f</A>
 116   O  3  -   2  1 DFF  *   S            ----------------  Fast   Down <A href=#54>DIS3g</A>
  44   G  3  -   2  1 DFF  *   S            ----------------  Fast   Down <A href=#55>DIS4a</A>
  48   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#56>DIS4b</A>
  49   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#57>DIS4c</A>
  50   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#58>DIS4d</A>
  51   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#59>DIS4e</A>
  52   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#60>DIS4f</A>
  53   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#61>DIS4g</A>
  40   G  2  1   1  1 COM                   ----------------  Fast   Down <A href=#18>LED0</A>
  39   G  2  1   1  1 COM                   ----------------  Fast   Down <A href=#19>LED1</A>
 135   A  2  -   1  1 COM                   ----------------  Fast   Down <A href=#28>LED10</A>
 134   A  2  -   1  1 COM                   ----------------  Fast   Down <A href=#29>LED11</A>
 133   A  2  -   1  1 COM                   ----------------  Fast   Down <A href=#30>LED12</A>
 132   A  2  -   1  1 COM                   ----------------  Fast   Down <A href=#31>LED13</A>
 131   A  2  -   1  1 COM                   ----------------  Fast   Down <A href=#32>LED14</A>
 130   A  2  -   1  1 COM                   ----------------  Fast   Down <A href=#33>LED15</A>
 140   B  2  -   1  1 COM                1  ---D------------  Fast   Down <A href=#62>LED16</A>
 141   B  3  1   1  1 COM                10 ------GHIJKLMNOP  Fast   Down <A href=#63>LED17</A>
 142   B  2  -   1  1 COM                   ----------------  Fast   Down <A href=#64>LED18</A>
  33   F  2  1   1  1 COM                   ----------------  Fast   Down <A href=#20>LED2</A>
  63   I  2  -   2  1 DFF  * * R            ----------------  Fast   Down <A href=#74>LED28</A>
  62   I  2  -   3  1 DFF  * * R            ----------------  Fast   Down <A href=#75>LED29</A>
  32   F  2  1   1  1 COM                   ----------------  Fast   Down <A href=#21>LED3</A>
  31   F  2  1   1  1 COM                   ----------------  Fast   Down <A href=#22>LED4</A>
  30   F  2  1   1  1 COM                   ----------------  Fast   Down <A href=#23>LED5</A>
  29   F  2  1   1  1 COM                   ----------------  Fast   Down <A href=#24>LED6</A>
  28   F  2  1   1  1 COM                   ----------------  Fast   Down <A href=#25>LED7</A>
 139   B  2  -   1  1 COM                   ----------------  Fast   Down <A href=#26>LED8</A>
 138   B  2  -   1  1 COM                   ----------------  Fast   Down <A href=#27>LED9</A>
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
</B>---------------------------------------------------------------------
 3   C  2  -   2  1 DFF      R       4  A---EF-H--------  <A href=#107>ENT</A>
 7   I  2  -   1  1 DFF  * * S       3  A-CD------------  <A href=#79>S1BC</A>
 5   I  2  -   2  1 DFF  * * R       1  --C-------------  <A href=#80>S2BC</A>
15   F  0  -   0  1 COM              1  ---D------------  <A href=#166>_dup_osc_dis</A>
 3   G  2  -   1  1 DFF  * * R       8  ABC-----IJKL-N--  <A href=#116>check</A>
10   E  2  -   1  1 COM              1  ------G---------  <A href=#163>check_0</A>
 9   B 10  -   2  1 DFF    * R       1  -B--------------  <A href=#141>daze</A>
 0   D  9  -   1  1 DFF  * * R       10 AB--EF-HIJKL-N--  <A href=#117>error</A>
 2   E  4  -   3  1 COM              1  ---D------------  <A href=#108>fl0</A>
 3   A  4  -   3  1 COM              1  ---D------------  <A href=#109>fl1</A>
 3   H  4  -   3  1 COM              1  ---D------------  <A href=#110>fl2</A>
12   H  4  -   3  1 COM              1  ---D------------  <A href=#111>fl3</A>
 5   E  4  -   3  1 COM              1  ---D------------  <A href=#112>fl4</A>
 3   F  4  -   3  1 COM              1  ---D------------  <A href=#113>fl5</A>
 5   F  4  -   3  1 COM              1  ---D------------  <A href=#114>fl6</A>
 5   A  4  -   3  1 COM              1  ---D------------  <A href=#115>fl7</A>
 4   G  7  -   6  2 DFF  *   S *     2  ----E-G---------  <A href=#81>lfsr0</A>
 5   G  4  -   2  1 DFF  *   S *     2  A-----G---------  <A href=#82>lfsr1</A>
 6   G  4  -   2  1 DFF  *   S *     3  -----FGH--------  <A href=#83>lfsr2</A>
 7   G  4  -   2  1 DFF  *   S *     3  -----FGH--------  <A href=#84>lfsr3</A>
 8   G  4  -   2  1 DFF  *   S *     3  ----EFG---------  <A href=#85>lfsr4</A>
 9   G  4  -   2  1 DFF  *   S *     2  -----FG---------  <A href=#86>lfsr5</A>
10   G  4  -   2  1 DFF  *   S *     2  -----FG---------  <A href=#87>lfsr6</A>
11   G  4  -   2  1 DFF  *   S *     2  A----F----------  <A href=#88>lfsr7</A>
 9   I  8  -   5  1 DFF    * R       1  ------------M---  <A href=#118>lft0</A>
 3   N  8  -   4  1 DFF    * R       1  ------------M---  <A href=#119>lft1</A>
11   M  3  -   1  1 DFF    * R       1  ---------------P  <A href=#128>lft10</A>
12   M  3  -   1  1 DFF    * R       1  ---------------P  <A href=#129>lft11</A>
13   M  3  -   1  1 DFF    * R       1  ---------------P  <A href=#130>lft12</A>
12   L  3  -   1  1 DFF    * R       1  --------------O-  <A href=#131>lft13</A>
 7   P  3  -   1  1 DFF    * R       1  ------G---------  <A href=#132>lft14</A>
 9   P  3  -   1  1 DFF    * R       1  -------H--------  <A href=#133>lft15</A>
10   P  3  -   1  1 DFF    * R       1  -------H--------  <A href=#134>lft16</A>
11   P  3  -   1  1 DFF    * R       1  -------H--------  <A href=#135>lft17</A>
12   P  3  -   1  1 DFF    * R       1  -------H--------  <A href=#136>lft18</A>
13   P  3  -   1  1 DFF    * R       1  -------H--------  <A href=#137>lft19</A>
 3   J  8  -   4  1 DFF    * R       1  ------------M---  <A href=#120>lft2</A>
 5   O  3  -   2  1 DFF    * R       1  -------H--------  <A href=#138>lft20</A>
12   I  8  -   5  1 DFF    * R       1  ------------M---  <A href=#121>lft3</A>
 9   J  8  -   4  1 DFF    * R       1  ------------M---  <A href=#122>lft4</A>
10   K  8  -   4  1 DFF    * R       1  ------------M---  <A href=#123>lft5</A>
 9   N  8  -   4  1 DFF    * R       1  -----------L----  <A href=#124>lft6</A>
 7   M  3  -   1  1 DFF    * R       1  ---------------P  <A href=#125>lft7</A>
 9   M  3  -   1  1 DFF    * R       1  ---------------P  <A href=#126>lft8</A>
10   M  3  -   1  1 DFF    * R       1  ---------------P  <A href=#127>lft9</A>
 1   D 10  -   4  1 DFF    * R       4  --CD----I--L----  <A href=#142>mod0</A>
 9   D 10  -   1  1 DFF    * R       4  --CD-------L-N--  <A href=#143>mod1</A>
10   B 11  -   2  1 DFF    * R       3  -B------I--L----  <A href=#152>mod10</A>
 3   B 11  -   4  1 DFF    * R       3  -B-------J-L----  <A href=#153>mod11</A>
13   B 11  -   1  1 DFF    * R       2  -B--------K-----  <A href=#154>mod12</A>
 5   B 11  -   4  1 DFF    * R       3  -B--------K--N--  <A href=#155>mod13</A>
 5   M  9  -   3  1 DFF    * R       5  --------I--LM-OP  <A href=#156>mod14</A>
13   G  2  -   1  1 COM              3  ------------M-OP  <A href=#165>mod14_0</A>
11   O  9  -   1  1 DFF    * R       5  -----------LMNOP  <A href=#157>mod15</A>
 3   P  9  -   3  1 DFF    * R       5  ---------J-LM-OP  <A href=#158>mod16</A>
 5   P  9  -   3  1 DFF    * R       5  --------I--LM-OP  <A href=#159>mod17</A>
 3   M  9  -   5  1 DFF    * R       5  ---------J-LM-OP  <A href=#160>mod18</A>
 7   O  9  -   2  1 DFF    * R       4  ----------K-M-OP  <A href=#161>mod19</A>
 2   C 10  -   3  1 DFF    * R       4  --CD-----J-L----  <A href=#144>mod2</A>
 1   O  9  -   4  1 DFF    * R       5  ----------K-MNOP  <A href=#162>mod20</A>
 2   D 10  -   4  1 DFF    * R       4  --CD----I--L----  <A href=#145>mod3</A>
 3   D 10  -   4  1 DFF    * R       4  --CD-----J-L----  <A href=#146>mod4</A>
 0   C 10  -   5  1 DFF    * R       3  --CD------K-----  <A href=#147>mod5</A>
 1   C 10  -   5  1 DFF    * R       4  --CD------K--N--  <A href=#148>mod6</A>
11   B 11  -   1  1 DFF    * R       3  -B------I--L----  <A href=#149>mod7</A>
12   D  2  -   1  1 COM              1  -B--------------  <A href=#164>mod7_0</A>
 1   B  2  -   0  1 DFF    * R       3  -B---------L-N--  <A href=#150>mod8</A>
12   B 11  -   1  1 DFF    * R       3  -B-------J-L----  <A href=#151>mod9</A>
 7   D 10  -   1  1 DFF    * R       2  --CD------------  <A href=#139>nico</A>
15   C  0  -   0  1 COM                 ----------------  <A href=#76>osc_dis</A>
 7   B 11  -   2  1 DFF    * R       1  -B--------------  <A href=#140>poi</A>
 8   C  4  -   1  1 DFF    * R       1  ----E-----------  <A href=#99>rcg0</A>
11   A  4  -   1  1 DFF    * R       1  A---------------  <A href=#100>rcg1</A>
 9   C  4  -   1  1 DFF    * R       1  -------H--------  <A href=#101>rcg2</A>
10   C  4  -   1  1 DFF    * R       1  -------H--------  <A href=#102>rcg3</A>
11   C  4  -   1  1 DFF    * R       1  ----E-----------  <A href=#103>rcg4</A>
12   C  4  -   1  1 DFF    * R       1  -----F----------  <A href=#104>rcg5</A>
12   A  4  -   1  1 DFF    * R       1  -----F----------  <A href=#105>rcg6</A>
13   A  4  -   1  1 DFF    * R       2  A---E-----------  <A href=#106>rcg7</A>
 7   A 10  -   1  1 DFF  *   S       3  ABC-------------  <A href=#91>rct0</A>
 4   C  3  -   1  1 DFF    * R       2  AB--------------  <A href=#92>rct1</A>
 9   A  3  -   1  1 DFF    * R       3  A-CD------------  <A href=#93>rct2</A>
 6   D  3  -   2  1 DFF    * R       2  A-C-------------  <A href=#94>rct3</A>
 5   C  3  -   1  1 DFF    * R       2  A-C-------------  <A href=#95>rct4</A>
 6   C  3  -   1  1 DFF    * R       2  A-C-------------  <A href=#96>rct5</A>
 7   C  3  -   1  1 DFF    * R       1  A---------------  <A href=#97>rct6</A>
10   A  3  -   1  1 DFF    * R       1  A---------------  <A href=#98>rct7</A>
 4   D  2  -   3  1 DFF      R       1  ---D------------  <A href=#89>timdiv</A>
 5   D  2  -   3  1 DFF      R       13 -BCD--GHIJKLMNOP  <A href=#90>timdiv2</A>
15   F  0  -   0  0 COM              1  ---D------------  <A href=#78>tmr_out</A>
---------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>

<A name=34>DIS1a.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & !<A href=#149>mod7.Q</A>
    # !<A href=#6>DIP0</A> & !check.Q & !error.Q
    # !check.Q & !<A href=#142>mod0.Q</A>
    # check.Q & !error.Q & !<A href=#156>mod14.Q</A> ; (4 pterms, 6 signals)
DIS1a.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS1a.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=35>DIS1b.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & !<A href=#150>mod8.Q</A>
    # !<A href=#6>DIP0</A> & !check.Q & !error.Q
    # !check.Q & !<A href=#143>mod1.Q</A>
    # check.Q & !error.Q & !<A href=#157>mod15.Q</A> ; (4 pterms, 6 signals)
DIS1b.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS1b.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=36>DIS1c.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & !<A href=#151>mod9.Q</A>
    # !<A href=#6>DIP0</A> & !check.Q & !error.Q
    # !check.Q & !<A href=#144>mod2.Q</A>
    # check.Q & !error.Q & !<A href=#158>mod16.Q</A> ; (4 pterms, 6 signals)
DIS1c.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS1c.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=37>DIS1d.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & !<A href=#152>mod10.Q</A>
    # !<A href=#6>DIP0</A> & !check.Q & !error.Q
    # !check.Q & !<A href=#145>mod3.Q</A>
    # check.Q & !error.Q & !<A href=#159>mod17.Q</A> ; (4 pterms, 6 signals)
DIS1d.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS1d.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=38>DIS1e.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & !<A href=#153>mod11.Q</A>
    # !<A href=#6>DIP0</A> & !check.Q & !error.Q
    # !check.Q & !<A href=#146>mod4.Q</A>
    # check.Q & !error.Q & !<A href=#160>mod18.Q</A> ; (4 pterms, 6 signals)
DIS1e.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS1e.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=39>DIS1f.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & !<A href=#154>mod12.Q</A>
    # !<A href=#6>DIP0</A> & !check.Q & !error.Q
    # !check.Q & !<A href=#147>mod5.Q</A>
    # check.Q & !error.Q & !<A href=#161>mod19.Q</A> ; (4 pterms, 6 signals)
DIS1f.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS1f.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=40>DIS1g.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & !<A href=#155>mod13.Q</A>
    # !<A href=#6>DIP0</A> & !check.Q & !error.Q
    # !check.Q & !<A href=#148>mod6.Q</A>
    # check.Q & !error.Q & !<A href=#162>mod20.Q</A> ; (4 pterms, 6 signals)
DIS1g.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS1g.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=41>DIS2a.D</A> = !<A href=#118>lft0.Q</A> ; (1 pterm, 1 signal)
DIS2a.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2a.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=42>DIS2b.D</A> = !<A href=#119>lft1.Q</A> ; (1 pterm, 1 signal)
DIS2b.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2b.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=43>DIS2c.D</A> = !<A href=#120>lft2.Q</A> ; (1 pterm, 1 signal)
DIS2c.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2c.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=44>DIS2d.D</A> = !<A href=#121>lft3.Q</A> ; (1 pterm, 1 signal)
DIS2d.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2d.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=45>DIS2e.D</A> = !<A href=#122>lft4.Q</A> ; (1 pterm, 1 signal)
DIS2e.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2e.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=46>DIS2f.D</A> = !<A href=#123>lft5.Q</A> ; (1 pterm, 1 signal)
DIS2f.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2f.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=47>DIS2g.D</A> = !<A href=#124>lft6.Q</A> ; (1 pterm, 1 signal)
DIS2g.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS2g.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=48>DIS3a.D</A> = !<A href=#125>lft7.Q</A> ; (1 pterm, 1 signal)
DIS3a.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3a.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=49>DIS3b.D</A> = !<A href=#126>lft8.Q</A> ; (1 pterm, 1 signal)
DIS3b.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3b.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=50>DIS3c.D</A> = !<A href=#127>lft9.Q</A> ; (1 pterm, 1 signal)
DIS3c.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3c.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=51>DIS3d.D</A> = !<A href=#128>lft10.Q</A> ; (1 pterm, 1 signal)
DIS3d.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3d.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=52>DIS3e.D</A> = !<A href=#129>lft11.Q</A> ; (1 pterm, 1 signal)
DIS3e.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3e.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=53>DIS3f.D</A> = !<A href=#130>lft12.Q</A> ; (1 pterm, 1 signal)
DIS3f.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3f.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=54>DIS3g.D</A> = !<A href=#131>lft13.Q</A> ; (1 pterm, 1 signal)
DIS3g.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS3g.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=55>DIS4a.D</A> = !<A href=#132>lft14.Q</A> ; (1 pterm, 1 signal)
DIS4a.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4a.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=56>DIS4b.D</A> = !<A href=#133>lft15.Q</A> ; (1 pterm, 1 signal)
DIS4b.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4b.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=57>DIS4c.D</A> = !<A href=#134>lft16.Q</A> ; (1 pterm, 1 signal)
DIS4c.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4c.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=58>DIS4d.D</A> = !<A href=#135>lft17.Q</A> ; (1 pterm, 1 signal)
DIS4d.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4d.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=59>DIS4e.D</A> = !<A href=#136>lft18.Q</A> ; (1 pterm, 1 signal)
DIS4e.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4e.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=60>DIS4f.D</A> = !<A href=#137>lft19.Q</A> ; (1 pterm, 1 signal)
DIS4f.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4f.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=61>DIS4g.D</A> = !<A href=#138>lft20.Q</A> ; (1 pterm, 1 signal)
DIS4g.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
DIS4g.AP = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=107>ENT.D</A> = <A href=#80>S2BC.Q</A> ; (1 pterm, 1 signal)
ENT.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)

<A name=18>LED0</A> = !( !<A href=#7>DIP1</A> & <A href=#81>lfsr0.Q</A> ) ; (1 pterm, 2 signals)

<A name=19>LED1</A> = !( !<A href=#7>DIP1</A> & <A href=#82>lfsr1.Q</A> ) ; (1 pterm, 2 signals)

<A name=28>LED10</A> = !( <A href=#93>rct2.Q</A> & !<A href=#116>check.Q</A> ) ; (1 pterm, 2 signals)

<A name=29>LED11</A> = !( <A href=#94>rct3.Q</A> & !<A href=#116>check.Q</A> ) ; (1 pterm, 2 signals)

<A name=30>LED12</A> = !( <A href=#95>rct4.Q</A> & !<A href=#116>check.Q</A> ) ; (1 pterm, 2 signals)

<A name=31>LED13</A> = !( <A href=#96>rct5.Q</A> & !<A href=#116>check.Q</A> ) ; (1 pterm, 2 signals)

<A name=32>LED14</A> = !( <A href=#97>rct6.Q</A> & !<A href=#116>check.Q</A> ) ; (1 pterm, 2 signals)

<A name=33>LED15</A> = !( <A href=#98>rct7.Q</A> & !<A href=#116>check.Q</A> ) ; (1 pterm, 2 signals)

<A name=62>LED16</A> = !( <A href=#116>check.Q</A> & <A href=#117>error.Q</A> ) ; (1 pterm, 2 signals)

<A name=63>LED17</A> = !( !<A href=#6>DIP0</A> & !<A href=#116>check.Q</A> & !<A href=#117>error.Q</A> ) ; (1 pterm, 3 signals)

<A name=64>LED18</A> = !( <A href=#116>check.Q</A> & !<A href=#117>error.Q</A> ) ; (1 pterm, 2 signals)

<A name=20>LED2</A> = !( !<A href=#7>DIP1</A> & <A href=#83>lfsr2.Q</A> ) ; (1 pterm, 2 signals)

<A name=74>LED28.D</A> = 1 ; (1 pterm, 0 signal)
LED28.C = 0 ; (0 pterm, 0 signal)
LED28.AR = !<A href=#15>S1_NO</A> ; (1 pterm, 1 signal)
LED28.AP = !<A href=#14>S1_NC</A> ; (1 pterm, 1 signal)

<A name=75>LED29.D</A> = 1 ; (1 pterm, 0 signal)
LED29.C = 0 ; (0 pterm, 0 signal)
LED29.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)
LED29.AP = !<A href=#16>S2_NC</A> ; (1 pterm, 1 signal)

<A name=21>LED3</A> = !( !<A href=#7>DIP1</A> & <A href=#84>lfsr3.Q</A> ) ; (1 pterm, 2 signals)

<A name=22>LED4</A> = !( !<A href=#7>DIP1</A> & <A href=#85>lfsr4.Q</A> ) ; (1 pterm, 2 signals)

<A name=23>LED5</A> = !( !<A href=#7>DIP1</A> & <A href=#86>lfsr5.Q</A> ) ; (1 pterm, 2 signals)

<A name=24>LED6</A> = !( !<A href=#7>DIP1</A> & <A href=#87>lfsr6.Q</A> ) ; (1 pterm, 2 signals)

<A name=25>LED7</A> = !( !<A href=#7>DIP1</A> & <A href=#88>lfsr7.Q</A> ) ; (1 pterm, 2 signals)

<A name=26>LED8</A> = !<A href=#91>rct0.Q</A> & !<A href=#116>check.Q</A> ; (1 pterm, 2 signals)

<A name=27>LED9</A> = !( <A href=#92>rct1.Q</A> & !<A href=#116>check.Q</A> ) ; (1 pterm, 2 signals)

<A name=79>S1BC.D</A> = 0 ; (0 pterm, 0 signal)
S1BC.C = 0 ; (0 pterm, 0 signal)
S1BC.AR = !<A href=#14>S1_NC</A> ; (1 pterm, 1 signal)
S1BC.AP = !<A href=#15>S1_NO</A> ; (1 pterm, 1 signal)

<A name=80>S2BC.D</A> = 0 ; (0 pterm, 0 signal)
S2BC.C = 0 ; (0 pterm, 0 signal)
S2BC.AR = !<A href=#16>S2_NC</A> ; (1 pterm, 1 signal)
S2BC.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=166>_dup_osc_dis</A> = 0 ; (0 pterm, 0 signal)

<A name=116>check.D</A> = 0 ; (0 pterm, 0 signal)
check.C = 0 ; (0 pterm, 0 signal)
check.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)
check.AP = <A href=#163>check_0</A> ; (1 pterm, 1 signal)

<A name=163>check_0</A> = !( !<A href=#106>rcg7.Q</A> & !<A href=#117>error.Q</A> ) ; (1 pterm, 2 signals)

<A name=141>daze.D</A> = !<A href=#140>poi.Q</A> & !<A href=#149>mod7.Q</A> & !<A href=#150>mod8.Q</A> & !<A href=#151>mod9.Q</A> & !<A href=#152>mod10.Q</A> & <A href=#153>mod11.Q</A> & !<A href=#154>mod12.Q</A>
       & <A href=#155>mod13.Q</A> ; (1 pterm, 8 signals)
daze.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
daze.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=117>error.D</A> = 0 ; (0 pterm, 0 signal)
error.C = 0 ; (0 pterm, 0 signal)
error.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)
error.AP = <A href=#108>fl0</A> & !<A href=#109>fl1</A> & !<A href=#110>fl2</A> & !<A href=#111>fl3</A> & !<A href=#112>fl4</A> & !<A href=#113>fl5</A> & !<A href=#114>fl6</A> & !<A href=#115>fl7</A> ; (1 pterm, 8 signals)

<A name=108>fl0</A> = <A href=#81>lfsr0.Q</A> & <A href=#99>rcg0.Q</A> & !<A href=#107>ENT.Q</A>
    # !lfsr0.Q & rcg0.Q & ENT.Q
    # <A href=#117>error.Q</A> ; (3 pterms, 4 signals)

<A name=109>fl1</A> = <A href=#82>lfsr1.Q</A> & <A href=#100>rcg1.Q</A> & !<A href=#107>ENT.Q</A>
    # !lfsr1.Q & rcg1.Q & ENT.Q
    # <A href=#117>error.Q</A> ; (3 pterms, 4 signals)

<A name=110>fl2</A> = <A href=#83>lfsr2.Q</A> & <A href=#101>rcg2.Q</A> & !<A href=#107>ENT.Q</A>
    # !lfsr2.Q & rcg2.Q & ENT.Q
    # <A href=#117>error.Q</A> ; (3 pterms, 4 signals)

<A name=111>fl3</A> = <A href=#84>lfsr3.Q</A> & <A href=#102>rcg3.Q</A> & !<A href=#107>ENT.Q</A>
    # !lfsr3.Q & rcg3.Q & ENT.Q
    # <A href=#117>error.Q</A> ; (3 pterms, 4 signals)

<A name=112>fl4</A> = <A href=#85>lfsr4.Q</A> & <A href=#103>rcg4.Q</A> & !<A href=#107>ENT.Q</A>
    # !lfsr4.Q & rcg4.Q & ENT.Q
    # <A href=#117>error.Q</A> ; (3 pterms, 4 signals)

<A name=113>fl5</A> = <A href=#86>lfsr5.Q</A> & <A href=#104>rcg5.Q</A> & !<A href=#107>ENT.Q</A>
    # !lfsr5.Q & rcg5.Q & ENT.Q
    # <A href=#117>error.Q</A> ; (3 pterms, 4 signals)

<A name=114>fl6</A> = <A href=#87>lfsr6.Q</A> & <A href=#105>rcg6.Q</A> & !<A href=#107>ENT.Q</A>
    # !lfsr6.Q & rcg6.Q & ENT.Q
    # <A href=#117>error.Q</A> ; (3 pterms, 4 signals)

<A name=115>fl7</A> = !<A href=#88>lfsr7.Q</A> & <A href=#106>rcg7.Q</A> & <A href=#107>ENT.Q</A>
    # lfsr7.Q & rcg7.Q & !ENT.Q
    # <A href=#117>error.Q</A> ; (3 pterms, 4 signals)

<A name=81>lfsr0.D.X1</A> = <A href=#82>lfsr1.Q</A> & <A href=#83>lfsr2.Q</A> & <A href=#85>lfsr4.Q</A>
    # !lfsr1.Q & lfsr2.Q & !lfsr4.Q
    # lfsr1.Q & !lfsr2.Q & !lfsr4.Q
    # !lfsr1.Q & !lfsr2.Q & lfsr4.Q ; (4 pterms, 3 signals)
lfsr0.D.X2 = <A href=#87>lfsr6.Q</A> ; (1 pterm, 1 signal)
lfsr0.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lfsr0.CE = <A href=#6>DIP0</A> ; (1 pterm, 1 signal)
lfsr0.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=82>lfsr1.D</A> = <A href=#81>lfsr0.Q</A> ; (1 pterm, 1 signal)
lfsr1.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lfsr1.CE = <A href=#6>DIP0</A> ; (1 pterm, 1 signal)
lfsr1.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=83>lfsr2.D</A> = <A href=#82>lfsr1.Q</A> ; (1 pterm, 1 signal)
lfsr2.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lfsr2.CE = <A href=#6>DIP0</A> ; (1 pterm, 1 signal)
lfsr2.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=84>lfsr3.D</A> = <A href=#83>lfsr2.Q</A> ; (1 pterm, 1 signal)
lfsr3.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lfsr3.CE = <A href=#6>DIP0</A> ; (1 pterm, 1 signal)
lfsr3.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=85>lfsr4.D</A> = <A href=#84>lfsr3.Q</A> ; (1 pterm, 1 signal)
lfsr4.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lfsr4.CE = <A href=#6>DIP0</A> ; (1 pterm, 1 signal)
lfsr4.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=86>lfsr5.D</A> = <A href=#85>lfsr4.Q</A> ; (1 pterm, 1 signal)
lfsr5.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lfsr5.CE = <A href=#6>DIP0</A> ; (1 pterm, 1 signal)
lfsr5.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=87>lfsr6.D</A> = <A href=#86>lfsr5.Q</A> ; (1 pterm, 1 signal)
lfsr6.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lfsr6.CE = <A href=#6>DIP0</A> ; (1 pterm, 1 signal)
lfsr6.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=88>lfsr7.D</A> = <A href=#87>lfsr6.Q</A> ; (1 pterm, 1 signal)
lfsr7.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lfsr7.CE = <A href=#6>DIP0</A> ; (1 pterm, 1 signal)
lfsr7.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=118>lft0.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & <A href=#149>mod7.Q</A>
    # <A href=#6>DIP0</A> & !check.Q & <A href=#142>mod0.Q</A>
    # !check.Q & error.Q & mod0.Q
    # check.Q & !error.Q & <A href=#156>mod14.Q</A> ; (4 pterms, 6 signals)
lft0.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft0.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=119>lft1.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & <A href=#150>mod8.Q</A>
    # <A href=#6>DIP0</A> & !check.Q & <A href=#143>mod1.Q</A>
    # !check.Q & error.Q & mod1.Q
    # check.Q & !error.Q & <A href=#157>mod15.Q</A> ; (4 pterms, 6 signals)
lft1.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft1.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=128>lft10.D</A> = <A href=#121>lft3.Q</A> ; (1 pterm, 1 signal)
lft10.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft10.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=129>lft11.D</A> = <A href=#122>lft4.Q</A> ; (1 pterm, 1 signal)
lft11.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft11.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=130>lft12.D</A> = <A href=#123>lft5.Q</A> ; (1 pterm, 1 signal)
lft12.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft12.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=131>lft13.D</A> = <A href=#124>lft6.Q</A> ; (1 pterm, 1 signal)
lft13.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft13.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=132>lft14.D</A> = <A href=#125>lft7.Q</A> ; (1 pterm, 1 signal)
lft14.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft14.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=133>lft15.D</A> = <A href=#126>lft8.Q</A> ; (1 pterm, 1 signal)
lft15.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft15.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=134>lft16.D</A> = <A href=#127>lft9.Q</A> ; (1 pterm, 1 signal)
lft16.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft16.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=135>lft17.D</A> = <A href=#128>lft10.Q</A> ; (1 pterm, 1 signal)
lft17.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft17.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=136>lft18.D</A> = <A href=#129>lft11.Q</A> ; (1 pterm, 1 signal)
lft18.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft18.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=137>lft19.D</A> = <A href=#130>lft12.Q</A> ; (1 pterm, 1 signal)
lft19.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft19.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=120>lft2.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & <A href=#151>mod9.Q</A>
    # <A href=#6>DIP0</A> & !check.Q & <A href=#144>mod2.Q</A>
    # !check.Q & error.Q & mod2.Q
    # check.Q & !error.Q & <A href=#158>mod16.Q</A> ; (4 pterms, 6 signals)
lft2.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft2.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=138>lft20.D</A> = <A href=#131>lft13.Q</A> ; (1 pterm, 1 signal)
lft20.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft20.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=121>lft3.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & <A href=#152>mod10.Q</A>
    # <A href=#6>DIP0</A> & !check.Q & <A href=#145>mod3.Q</A>
    # !check.Q & error.Q & mod3.Q
    # check.Q & !error.Q & <A href=#159>mod17.Q</A> ; (4 pterms, 6 signals)
lft3.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft3.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=122>lft4.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & <A href=#153>mod11.Q</A>
    # <A href=#6>DIP0</A> & !check.Q & <A href=#146>mod4.Q</A>
    # !check.Q & error.Q & mod4.Q
    # check.Q & !error.Q & <A href=#160>mod18.Q</A> ; (4 pterms, 6 signals)
lft4.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft4.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=123>lft5.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & <A href=#154>mod12.Q</A>
    # <A href=#6>DIP0</A> & !check.Q & <A href=#147>mod5.Q</A>
    # !check.Q & error.Q & mod5.Q
    # check.Q & !error.Q & <A href=#161>mod19.Q</A> ; (4 pterms, 6 signals)
lft5.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft5.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=124>lft6.D</A> = <A href=#116>check.Q</A> & <A href=#117>error.Q</A> & <A href=#155>mod13.Q</A>
    # <A href=#6>DIP0</A> & !check.Q & <A href=#148>mod6.Q</A>
    # !check.Q & error.Q & mod6.Q
    # check.Q & !error.Q & <A href=#162>mod20.Q</A> ; (4 pterms, 6 signals)
lft6.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft6.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=125>lft7.D</A> = <A href=#118>lft0.Q</A> ; (1 pterm, 1 signal)
lft7.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft7.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=126>lft8.D</A> = <A href=#119>lft1.Q</A> ; (1 pterm, 1 signal)
lft8.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft8.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=127>lft9.D</A> = <A href=#120>lft2.Q</A> ; (1 pterm, 1 signal)
lft9.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
lft9.AR = !<A href=#63>LED17</A> ; (1 pterm, 1 signal)

<A name=142>mod0.D</A> = !<A href=#139>nico.Q</A> & !<A href=#142>mod0.Q</A> & !<A href=#143>mod1.Q</A> & !<A href=#144>mod2.Q</A> & !<A href=#145>mod3.Q</A> & !<A href=#146>mod4.Q</A> & !<A href=#147>mod5.Q</A>
       & !<A href=#148>mod6.Q</A>
    # !nico.Q & mod0.Q & !mod1.Q & mod2.Q & mod3.Q & !mod4.Q & mod5.Q & mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & mod4.Q & !mod5.Q
       & mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & !mod2.Q & mod3.Q & mod4.Q & mod5.Q & mod6.Q ; (4 pterms, 8 signals)
mod0.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod0.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=143>mod1.D</A> = !<A href=#139>nico.Q</A> & <A href=#142>mod0.Q</A> & !<A href=#143>mod1.Q</A> & !<A href=#144>mod2.Q</A> & <A href=#145>mod3.Q</A> & <A href=#146>mod4.Q</A> & <A href=#147>mod5.Q</A>
       & !<A href=#148>mod6.Q</A> ; (1 pterm, 8 signals)
mod1.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod1.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=152>mod10.D</A> = !<A href=#140>poi.Q</A> & !<A href=#141>daze.Q</A> & !<A href=#149>mod7.Q</A> & !<A href=#150>mod8.Q</A> & !<A href=#151>mod9.Q</A> & !<A href=#152>mod10.Q</A> & !<A href=#153>mod11.Q</A>
       & !<A href=#154>mod12.Q</A> & !<A href=#155>mod13.Q</A>
    # !poi.Q & daze.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & mod11.Q
       & !mod12.Q & mod13.Q ; (2 pterms, 9 signals)
mod10.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod10.AR = <A href=#164>mod7_0</A> ; (1 pterm, 1 signal)

<A name=153>mod11.D</A> = !<A href=#140>poi.Q</A> & !<A href=#141>daze.Q</A> & <A href=#149>mod7.Q</A> & !<A href=#150>mod8.Q</A> & !<A href=#151>mod9.Q</A> & <A href=#152>mod10.Q</A> & <A href=#153>mod11.Q</A>
       & <A href=#154>mod12.Q</A> & <A href=#155>mod13.Q</A>
    # !poi.Q & !daze.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & !mod11.Q
       & !mod12.Q & !mod13.Q
    # !poi.Q & daze.Q & !mod7.Q & !mod8.Q & mod9.Q & mod10.Q & mod11.Q
       & !mod12.Q & mod13.Q
    # !poi.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & mod11.Q & !mod12.Q
       & mod13.Q ; (4 pterms, 9 signals)
mod11.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod11.AR = <A href=#164>mod7_0</A> ; (1 pterm, 1 signal)

<A name=154>mod12.D</A> = !<A href=#140>poi.Q</A> & !<A href=#141>daze.Q</A> & !<A href=#149>mod7.Q</A> & !<A href=#150>mod8.Q</A> & !<A href=#151>mod9.Q</A> & !<A href=#152>mod10.Q</A> & !<A href=#153>mod11.Q</A>
       & !<A href=#154>mod12.Q</A> & !<A href=#155>mod13.Q</A> ; (1 pterm, 9 signals)
mod12.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod12.AR = <A href=#164>mod7_0</A> ; (1 pterm, 1 signal)

<A name=155>mod13.D</A> = !<A href=#140>poi.Q</A> & !<A href=#141>daze.Q</A> & <A href=#149>mod7.Q</A> & !<A href=#150>mod8.Q</A> & !<A href=#151>mod9.Q</A> & <A href=#152>mod10.Q</A> & <A href=#153>mod11.Q</A>
       & <A href=#154>mod12.Q</A> & <A href=#155>mod13.Q</A>
    # !poi.Q & !daze.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & !mod11.Q
       & !mod12.Q & !mod13.Q
    # !poi.Q & daze.Q & !mod7.Q & !mod8.Q & mod9.Q & mod10.Q & mod11.Q
       & !mod12.Q & mod13.Q
    # !poi.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & mod11.Q & !mod12.Q
       & mod13.Q ; (4 pterms, 9 signals)
mod13.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod13.AR = <A href=#164>mod7_0</A> ; (1 pterm, 1 signal)

<A name=156>mod14.D</A> = !<A href=#156>mod14.Q</A> & !<A href=#157>mod15.Q</A> & <A href=#158>mod16.Q</A> & <A href=#159>mod17.Q</A> & <A href=#160>mod18.Q</A> & !<A href=#161>mod19.Q</A>
       & <A href=#162>mod20.Q</A>
    # mod14.Q & mod15.Q & !mod16.Q & !mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (2 pterms, 7 signals)
mod14.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod14.AR = <A href=#165>mod14_0</A> ; (1 pterm, 1 signal)

<A name=165>mod14_0</A> = !( !<A href=#13>DIP7</A> & <A href=#63>LED17</A> ) ; (1 pterm, 2 signals)

<A name=157>mod15.D</A> = !<A href=#156>mod14.Q</A> & !<A href=#157>mod15.Q</A> & <A href=#158>mod16.Q</A> & <A href=#159>mod17.Q</A> & <A href=#160>mod18.Q</A> & !<A href=#161>mod19.Q</A>
       & <A href=#162>mod20.Q</A> ; (1 pterm, 7 signals)
mod15.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod15.AR = <A href=#165>mod14_0</A> ; (1 pterm, 1 signal)

<A name=158>mod16.D</A> = !<A href=#156>mod14.Q</A> & !<A href=#157>mod15.Q</A> & !<A href=#158>mod16.Q</A> & !<A href=#159>mod17.Q</A> & !<A href=#160>mod18.Q</A> & !<A href=#161>mod19.Q</A>
       & !<A href=#162>mod20.Q</A>
    # mod14.Q & !mod15.Q & !mod16.Q & mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (2 pterms, 7 signals)
mod16.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod16.AR = <A href=#165>mod14_0</A> ; (1 pterm, 1 signal)

<A name=159>mod17.D</A> = !<A href=#156>mod14.Q</A> & !<A href=#157>mod15.Q</A> & !<A href=#158>mod16.Q</A> & !<A href=#159>mod17.Q</A> & !<A href=#160>mod18.Q</A> & !<A href=#161>mod19.Q</A>
       & !<A href=#162>mod20.Q</A>
    # mod14.Q & mod15.Q & !mod16.Q & !mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (2 pterms, 7 signals)
mod17.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod17.AR = <A href=#165>mod14_0</A> ; (1 pterm, 1 signal)

<A name=160>mod18.D</A> = !<A href=#156>mod14.Q</A> & !<A href=#157>mod15.Q</A> & !<A href=#158>mod16.Q</A> & !<A href=#159>mod17.Q</A> & !<A href=#160>mod18.Q</A> & !<A href=#161>mod19.Q</A>
       & !<A href=#162>mod20.Q</A>
    # !mod14.Q & !mod15.Q & mod16.Q & mod17.Q & mod18.Q & !mod19.Q & mod20.Q
    # mod14.Q & mod15.Q & !mod16.Q & !mod17.Q & mod18.Q & mod19.Q & mod20.Q
    # mod14.Q & !mod15.Q & !mod16.Q & mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (4 pterms, 7 signals)
mod18.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod18.AR = <A href=#165>mod14_0</A> ; (1 pterm, 1 signal)

<A name=161>mod19.D</A> = !<A href=#156>mod14.Q</A> & !<A href=#157>mod15.Q</A> & <A href=#158>mod16.Q</A> & <A href=#159>mod17.Q</A> & <A href=#160>mod18.Q</A> & !<A href=#161>mod19.Q</A>
       & <A href=#162>mod20.Q</A>
    # mod14.Q & mod15.Q & !mod16.Q & !mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (2 pterms, 7 signals)
mod19.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod19.AR = <A href=#165>mod14_0</A> ; (1 pterm, 1 signal)

<A name=144>mod2.D</A> = !<A href=#139>nico.Q</A> & !<A href=#142>mod0.Q</A> & !<A href=#143>mod1.Q</A> & !<A href=#144>mod2.Q</A> & !<A href=#145>mod3.Q</A> & !<A href=#146>mod4.Q</A> & !<A href=#147>mod5.Q</A>
       & !<A href=#148>mod6.Q</A>
    # !nico.Q & mod0.Q & !mod1.Q & !mod2.Q & mod3.Q & mod4.Q & mod5.Q
       & !mod6.Q ; (2 pterms, 8 signals)
mod2.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod2.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=162>mod20.D</A> = !<A href=#156>mod14.Q</A> & !<A href=#157>mod15.Q</A> & !<A href=#158>mod16.Q</A> & !<A href=#159>mod17.Q</A> & !<A href=#160>mod18.Q</A> & !<A href=#161>mod19.Q</A>
       & !<A href=#162>mod20.Q</A>
    # !mod14.Q & !mod15.Q & mod16.Q & mod17.Q & mod18.Q & !mod19.Q & mod20.Q
    # mod14.Q & mod15.Q & !mod16.Q & !mod17.Q & mod18.Q & mod19.Q & mod20.Q
    # mod14.Q & !mod15.Q & !mod16.Q & mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (4 pterms, 7 signals)
mod20.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod20.AR = <A href=#165>mod14_0</A> ; (1 pterm, 1 signal)

<A name=145>mod3.D</A> = !<A href=#139>nico.Q</A> & <A href=#142>mod0.Q</A> & !<A href=#143>mod1.Q</A> & <A href=#144>mod2.Q</A> & <A href=#145>mod3.Q</A> & !<A href=#146>mod4.Q</A> & <A href=#147>mod5.Q</A>
       & <A href=#148>mod6.Q</A>
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & !mod4.Q & !mod5.Q
       & !mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & mod4.Q & !mod5.Q
       & mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & !mod2.Q & mod3.Q & mod4.Q & mod5.Q ; (4 pterms, 8 signals)
mod3.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod3.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=146>mod4.D</A> = !<A href=#139>nico.Q</A> & !<A href=#142>mod0.Q</A> & !<A href=#143>mod1.Q</A> & !<A href=#144>mod2.Q</A> & !<A href=#145>mod3.Q</A> & <A href=#146>mod4.Q</A> & !<A href=#147>mod5.Q</A>
       & <A href=#148>mod6.Q</A>
    # !nico.Q & !mod0.Q & mod1.Q & mod2.Q & mod3.Q & mod4.Q & mod5.Q & !mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & mod2.Q & mod3.Q & !mod4.Q & mod5.Q & mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & !mod2.Q & mod3.Q & mod4.Q & mod5.Q ; (4 pterms, 8 signals)
mod4.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod4.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=147>mod5.D</A> = !<A href=#139>nico.Q</A> & <A href=#142>mod0.Q</A> & !<A href=#143>mod1.Q</A> & <A href=#144>mod2.Q</A> & <A href=#145>mod3.Q</A> & !<A href=#146>mod4.Q</A> & <A href=#147>mod5.Q</A>
       & <A href=#148>mod6.Q</A>
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & !mod4.Q & !mod5.Q
       & !mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & mod4.Q & !mod5.Q
       & mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & !mod2.Q & mod3.Q & mod4.Q & mod5.Q ; (4 pterms, 8 signals)
mod5.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod5.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=148>mod6.D</A> = !<A href=#139>nico.Q</A> & !<A href=#142>mod0.Q</A> & <A href=#143>mod1.Q</A> & <A href=#144>mod2.Q</A> & <A href=#145>mod3.Q</A> & <A href=#146>mod4.Q</A> & <A href=#147>mod5.Q</A>
       & !<A href=#148>mod6.Q</A>
    # !nico.Q & mod0.Q & !mod1.Q & mod2.Q & mod3.Q & !mod4.Q & mod5.Q & mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & !mod4.Q & !mod5.Q
       & !mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & mod4.Q & !mod5.Q
       & mod6.Q ; (4 pterms, 8 signals)
mod6.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod6.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=149>mod7.D</A> = !<A href=#140>poi.Q</A> & !<A href=#141>daze.Q</A> & !<A href=#149>mod7.Q</A> & !<A href=#150>mod8.Q</A> & !<A href=#151>mod9.Q</A> & !<A href=#152>mod10.Q</A> & !<A href=#153>mod11.Q</A>
       & !<A href=#154>mod12.Q</A> & !<A href=#155>mod13.Q</A> ; (1 pterm, 9 signals)
mod7.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod7.AR = <A href=#164>mod7_0</A> ; (1 pterm, 1 signal)

<A name=164>mod7_0</A> = !( !<A href=#13>DIP7</A> & !<A href=#62>LED16</A> ) ; (1 pterm, 2 signals)

<A name=150>mod8.D</A> = 0 ; (0 pterm, 0 signal)
mod8.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod8.AR = <A href=#164>mod7_0</A> ; (1 pterm, 1 signal)

<A name=151>mod9.D</A> = !<A href=#140>poi.Q</A> & <A href=#141>daze.Q</A> & !<A href=#149>mod7.Q</A> & !<A href=#150>mod8.Q</A> & !<A href=#151>mod9.Q</A> & !<A href=#152>mod10.Q</A> & <A href=#153>mod11.Q</A>
       & !<A href=#154>mod12.Q</A> & <A href=#155>mod13.Q</A> ; (1 pterm, 9 signals)
mod9.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
mod9.AR = <A href=#164>mod7_0</A> ; (1 pterm, 1 signal)

<A name=139>nico.D</A> = !<A href=#139>nico.Q</A> & !<A href=#142>mod0.Q</A> & !<A href=#143>mod1.Q</A> & !<A href=#144>mod2.Q</A> & !<A href=#145>mod3.Q</A> & <A href=#146>mod4.Q</A> & !<A href=#147>mod5.Q</A>
       & <A href=#148>mod6.Q</A> ; (1 pterm, 8 signals)
nico.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
nico.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=76>osc_dis</A> = 0 ; (0 pterm, 0 signal)

<A name=140>poi.D</A> = !<A href=#140>poi.Q</A> & <A href=#141>daze.Q</A> & !<A href=#149>mod7.Q</A> & !<A href=#150>mod8.Q</A> & <A href=#151>mod9.Q</A> & <A href=#152>mod10.Q</A> & <A href=#153>mod11.Q</A>
       & !<A href=#154>mod12.Q</A> & <A href=#155>mod13.Q</A> ; (1 pterm, 9 signals)
poi.C = <A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
poi.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=99>rcg0.D</A> = <A href=#91>rct0.Q</A> & !<A href=#116>check.Q</A> ; (1 pterm, 2 signals)
rcg0.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rcg0.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=100>rcg1.D</A> = <A href=#92>rct1.Q</A> & !<A href=#116>check.Q</A> ; (1 pterm, 2 signals)
rcg1.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rcg1.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=101>rcg2.D</A> = <A href=#93>rct2.Q</A> & !<A href=#116>check.Q</A> ; (1 pterm, 2 signals)
rcg2.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rcg2.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=102>rcg3.D</A> = <A href=#94>rct3.Q</A> & !<A href=#116>check.Q</A> ; (1 pterm, 2 signals)
rcg3.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rcg3.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=103>rcg4.D</A> = <A href=#95>rct4.Q</A> & !<A href=#116>check.Q</A> ; (1 pterm, 2 signals)
rcg4.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rcg4.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=104>rcg5.D</A> = <A href=#96>rct5.Q</A> & !<A href=#116>check.Q</A> ; (1 pterm, 2 signals)
rcg5.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rcg5.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=105>rcg6.D</A> = <A href=#97>rct6.Q</A> & !<A href=#116>check.Q</A> ; (1 pterm, 2 signals)
rcg6.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rcg6.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=106>rcg7.D</A> = <A href=#98>rct7.Q</A> & !<A href=#116>check.Q</A> ; (1 pterm, 2 signals)
rcg7.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rcg7.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=91>rct0.D</A> = !<A href=#91>rct0.Q</A> & !<A href=#92>rct1.Q</A> & !<A href=#93>rct2.Q</A> & !<A href=#94>rct3.Q</A> & !<A href=#95>rct4.Q</A> & !<A href=#96>rct5.Q</A> & !<A href=#97>rct6.Q</A>
       & <A href=#98>rct7.Q</A> ; (1 pterm, 8 signals)
rct0.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rct0.AP = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=92>rct1.D</A> = <A href=#91>rct0.Q</A> ; (1 pterm, 1 signal)
rct1.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rct1.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=93>rct2.D</A> = <A href=#92>rct1.Q</A> ; (1 pterm, 1 signal)
rct2.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rct2.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=94>rct3.D</A> = <A href=#93>rct2.Q</A> ; (1 pterm, 1 signal)
rct3.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rct3.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=95>rct4.D</A> = <A href=#94>rct3.Q</A> ; (1 pterm, 1 signal)
rct4.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rct4.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=96>rct5.D</A> = <A href=#95>rct4.Q</A> ; (1 pterm, 1 signal)
rct5.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rct5.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=97>rct6.D</A> = <A href=#96>rct5.Q</A> ; (1 pterm, 1 signal)
rct6.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rct6.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=98>rct7.D</A> = <A href=#97>rct6.Q</A> ; (1 pterm, 1 signal)
rct7.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
rct7.AR = <A href=#13>DIP7</A> ; (1 pterm, 1 signal)

<A name=89>timdiv.D</A> = !<A href=#89>timdiv.Q</A> ; (1 pterm, 1 signal)
timdiv.C = <A href=#78>tmr_out</A> ; (1 pterm, 1 signal)

<A name=90>timdiv2.D</A> = !<A href=#90>timdiv2.Q</A> ; (1 pterm, 1 signal)
timdiv2.C = <A href=#89>timdiv.Q</A> ; (1 pterm, 1 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


