Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 23 23:56:10 2025
| Host         : vazquez running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alu_ip_v1_0_control_sets_placed.rpt
| Design       : alu_ip_v1_0
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      5 |            2 |
|      8 |           12 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------------------+-----------------------------------------------+------------------+----------------+
|      Clock Signal      |                 Enable Signal                |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+------------------------+----------------------------------------------+-----------------------------------------------+------------------+----------------+
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/axi_arready0         | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                1 |              2 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/axi_awready0         | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                1 |              2 |
|  ip_alu_aclk_IBUF_BUFG |                                              |                                               |                4 |              4 |
|  ip_alu_aclk_IBUF_BUFG |                                              | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                3 |              5 |
|  ip_alu_aclk_IBUF_BUFG |                                              | alu_ip_v1_0_IP_ALU_inst/slv_reg2[2]           |                2 |              5 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg0[15]_i_1_n_0 | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg1[31]_i_1_n_0 | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg1[15]_i_1_n_0 | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg0[31]_i_1_n_0 | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg0[7]_i_1_n_0  | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                2 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg0[23]_i_1_n_0 | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg2[15]_i_1_n_0 | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                2 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg1[7]_i_1_n_0  | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                2 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg1[23]_i_1_n_0 | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg2[23]_i_1_n_0 | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg2[31]_i_1_n_0 | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg2[7]_i_1_n_0  | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |                1 |              8 |
|  ip_alu_aclk_IBUF_BUFG | alu_ip_v1_0_IP_ALU_inst/slv_reg_rden         | alu_ip_v1_0_IP_ALU_inst/axi_awaddr[3]_i_1_n_0 |               10 |             32 |
+------------------------+----------------------------------------------+-----------------------------------------------+------------------+----------------+


