Info (10281): Verilog HDL Declaration information at uart_tx_path.v(12): object "BAUD_DIV" differs only in case from object "baud_div" in the same scope File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project05_CP2102_UART/source/uart_tx_path.v Line: 12
Info (10281): Verilog HDL Declaration information at uart_rx_path.v(12): object "BAUD_DIV" differs only in case from object "baud_div" in the same scope File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_IV_STARTER_KIT/VHDL/Project05_CP2102_UART/source/uart_rx_path.v Line: 12
