Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date             : Fri Feb  9 15:52:17 2018
| Host             : lzhou-dt2-vi-local running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command          : report_power -file xilinx_pcie4_uscale_ep_power_routed.rpt -pb xilinx_pcie4_uscale_ep_power_summary_routed.pb -rpx xilinx_pcie4_uscale_ep_power_routed.rpx
| Design           : xilinx_pcie4_uscale_ep
| Device           : xcku15p-ffve1517-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.665        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.386        |
| Device Static (W)        | 1.278        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 96.2         |
| Junction Temperature (C) | 28.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.102 |       24 |       --- |             --- |
| CLB Logic               |     0.021 |    15119 |       --- |             --- |
|   LUT as Logic          |     0.015 |     4059 |    522720 |            0.78 |
|   Register              |     0.007 |     9030 |   1045440 |            0.86 |
|   CARRY8                |    <0.001 |      167 |     65340 |            0.26 |
|   LUT as Shift Register |    <0.001 |       15 |    161280 |           <0.01 |
|   Others                |     0.000 |      943 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |        1 |    522720 |           <0.01 |
| Signals                 |     0.129 |    15734 |       --- |             --- |
| Block RAM               |     0.340 |       26 |       984 |            2.64 |
| I/O                     |     0.006 |        1 |       512 |            0.20 |
| GTY                     |     2.442 |        8 |        24 |           33.33 |
| Hard IPs                |     0.347 |        1 |       --- |             --- |
|   PCIE                  |     0.347 |        1 |       --- |             --- |
| Static Power            |     1.278 |          |           |                 |
| Total                   |     4.665 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+--------------+-------------+-----------+-------------+------------+
| Source       | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+--------------+-------------+-----------+-------------+------------+
| Vccint       |       0.900 |     1.711 |       1.358 |      0.352 |
| Vccint_io    |       0.900 |     0.096 |       0.001 |      0.095 |
| Vccint_xiphy |       0.900 |     0.005 |       0.000 |      0.005 |
| Vccbram      |       0.900 |     0.059 |       0.055 |      0.005 |
| Vccaux       |       1.800 |     0.336 |       0.000 |      0.336 |
| Vccaux_io    |       1.800 |     0.076 |       0.003 |      0.073 |
| Vcco33       |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25       |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18       |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15       |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135      |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12       |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10       |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc       |       1.800 |     0.008 |       0.000 |      0.008 |
| MGTAVcc      |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt      |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux    |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc     |       0.900 |     0.487 |       0.413 |      0.074 |
| MGTYAVtt     |       1.200 |     1.413 |       1.378 |      0.036 |
| MGTYVccaux   |       1.800 |     0.051 |       0.047 |      0.004 |
+--------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                      | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                             | Domain                                                                                                                                                                                                                                                                                                                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| intclk                                                                                                                                                                                                                                                                                                                                                                            | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                          |          1000.0 |
| mcap_clk                                                                                                                                                                                                                                                                                                                                                                          | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                         |             8.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                              |             2.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                              |             2.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                              |             2.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                              |             2.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                              |             2.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                              |             2.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]                                              |             2.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                              |             2.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| pipe_clk                                                                                                                                                                                                                                                                                                                                                                          | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                        |             4.0 |
| qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[2].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                    |             0.2 |
| qpll0outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                              | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                    |             0.2 |
| qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[2].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                 |            10.0 |
| qpll0outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                           | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                 |            10.0 |
| qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[2].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                    |             0.2 |
| qpll1outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                              | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                    |             0.2 |
| qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                             | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[2].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                 |            10.0 |
| qpll1outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                           | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_1_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                 |            10.0 |
| sys_clk                                                                                                                                                                                                                                                                                                                                                                           | sys_clk_p                                                                                                                                                                                                                                                                                                                                                         |            10.0 |
| user_clk                                                                                                                                                                                                                                                                                                                                                                          | pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                         |             4.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                        | Power (W) |
+-----------------------------------------------------------------------------------------------------------------------------+-----------+
| xilinx_pcie4_uscale_ep                                                                                                      |     3.386 |
|   pcie4_uscale_plus_1_i                                                                                                     |     3.359 |
|     inst                                                                                                                    |     3.359 |
|       gt_top_i                                                                                                              |     2.548 |
|         diablo_gt.diablo_gt_phy_wrapper                                                                                     |     2.508 |
|           gt_wizard.gtwizard_top_i                                                                                          |     2.475 |
|             pcie4_uscale_plus_1_gt_i                                                                                        |     2.474 |
|               inst                                                                                                          |     2.474 |
|                 gen_gtwizard_gtye4_top.pcie4_uscale_plus_1_gt_gtwizard_gtye4_inst                                           |     2.474 |
|                   gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst                |     1.226 |
|                     channel_inst                                                                                            |     1.226 |
|                   gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst                |     1.229 |
|                     channel_inst                                                                                            |     1.229 |
|                   gen_gtwizard_gtye4.gen_common.gen_common_container[2].gen_enabled_common.gtye4_common_wrapper_inst        |    <0.001 |
|                     common_inst                                                                                             |    <0.001 |
|                   gen_gtwizard_gtye4.gen_common.gen_common_container[3].gen_enabled_common.gtye4_common_wrapper_inst        |    <0.001 |
|                     common_inst                                                                                             |    <0.001 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst |     0.003 |
|                     bit_synchronizer_drprst_inst                                                                            |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gte4_drp_arb_i                                                               |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i                                                          |     0.002 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                               |     0.002 |
|                         reset_synchronizer_testclk_rst_inst                                                                 |    <0.001 |
|                       bit_synchronizer_cplllock_inst                                                                        |    <0.001 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                               |    <0.001 |
|                     reset_synchronizer_resetin_tx_inst                                                                      |    <0.001 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst |     0.002 |
|                     bit_synchronizer_drprst_inst                                                                            |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gte4_drp_arb_i                                                               |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i                                                          |     0.002 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                               |    <0.001 |
|                         reset_synchronizer_testclk_rst_inst                                                                 |    <0.001 |
|                       bit_synchronizer_cplllock_inst                                                                        |    <0.001 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                               |    <0.001 |
|                     reset_synchronizer_resetin_tx_inst                                                                      |    <0.001 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst |     0.002 |
|                     bit_synchronizer_drprst_inst                                                                            |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gte4_drp_arb_i                                                               |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i                                                          |     0.001 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                               |    <0.001 |
|                         reset_synchronizer_testclk_rst_inst                                                                 |    <0.001 |
|                       bit_synchronizer_cplllock_inst                                                                        |    <0.001 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                               |    <0.001 |
|                     reset_synchronizer_resetin_tx_inst                                                                      |    <0.001 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst |     0.002 |
|                     bit_synchronizer_drprst_inst                                                                            |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gte4_drp_arb_i                                                               |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i                                                          |     0.002 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                               |    <0.001 |
|                         reset_synchronizer_testclk_rst_inst                                                                 |    <0.001 |
|                       bit_synchronizer_cplllock_inst                                                                        |    <0.001 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                               |    <0.001 |
|                     reset_synchronizer_resetin_tx_inst                                                                      |    <0.001 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst |     0.002 |
|                     bit_synchronizer_drprst_inst                                                                            |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gte4_drp_arb_i                                                               |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i                                                          |     0.001 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                               |    <0.001 |
|                         reset_synchronizer_testclk_rst_inst                                                                 |    <0.001 |
|                       bit_synchronizer_cplllock_inst                                                                        |    <0.001 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                               |    <0.001 |
|                     reset_synchronizer_resetin_tx_inst                                                                      |    <0.001 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst |     0.002 |
|                     bit_synchronizer_drprst_inst                                                                            |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gte4_drp_arb_i                                                               |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i                                                          |     0.002 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                               |    <0.001 |
|                         reset_synchronizer_testclk_rst_inst                                                                 |    <0.001 |
|                       bit_synchronizer_cplllock_inst                                                                        |    <0.001 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                               |    <0.001 |
|                     reset_synchronizer_resetin_tx_inst                                                                      |    <0.001 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst |     0.002 |
|                     bit_synchronizer_drprst_inst                                                                            |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gte4_drp_arb_i                                                               |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i                                                          |     0.002 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                               |    <0.001 |
|                         reset_synchronizer_testclk_rst_inst                                                                 |    <0.001 |
|                       bit_synchronizer_cplllock_inst                                                                        |    <0.001 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                               |    <0.001 |
|                     reset_synchronizer_resetin_tx_inst                                                                      |    <0.001 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_inst |     0.003 |
|                     bit_synchronizer_drprst_inst                                                                            |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gte4_drp_arb_i                                                               |    <0.001 |
|                     gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx_i                                                          |     0.002 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                               |     0.001 |
|                         reset_synchronizer_testclk_rst_inst                                                                 |    <0.001 |
|                       bit_synchronizer_cplllock_inst                                                                        |    <0.001 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                               |    <0.001 |
|                     reset_synchronizer_resetin_tx_inst                                                                      |    <0.001 |
|           phy_clk_i                                                                                                         |    <0.001 |
|           phy_lane[0].cdr_ctrl_on_eidle_i                                                                                   |    <0.001 |
|             sync_gen34                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_gen34_eios_det                                                                                             |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[0].phy_rxeq_i                                                                                            |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[0].phy_txeq_i                                                                                            |     0.003 |
|             sync_coeff                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|             sync_preset                                                                                                     |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[0].receiver_detect_termination_i                                                                         |    <0.001 |
|             sync_mac_in_detect                                                                                              |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[0].sync_cdrhold                                                                                          |    <0.001 |
|             sync_vec[0].sync_cell_i                                                                                         |    <0.001 |
|           phy_lane[1].cdr_ctrl_on_eidle_i                                                                                   |    <0.001 |
|             sync_gen34                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_gen34_eios_det                                                                                             |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[1].phy_rxeq_i                                                                                            |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[1].phy_txeq_i                                                                                            |     0.003 |
|             sync_coeff                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|             sync_preset                                                                                                     |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[1].receiver_detect_termination_i                                                                         |    <0.001 |
|             sync_mac_in_detect                                                                                              |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[1].sync_cdrhold                                                                                          |    <0.001 |
|             sync_vec[0].sync_cell_i                                                                                         |    <0.001 |
|           phy_lane[2].cdr_ctrl_on_eidle_i                                                                                   |    <0.001 |
|             sync_gen34                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_gen34_eios_det                                                                                             |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[2].phy_rxeq_i                                                                                            |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[2].phy_txeq_i                                                                                            |     0.003 |
|             sync_coeff                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|             sync_preset                                                                                                     |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[2].receiver_detect_termination_i                                                                         |    <0.001 |
|             sync_mac_in_detect                                                                                              |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[2].sync_cdrhold                                                                                          |    <0.001 |
|             sync_vec[0].sync_cell_i                                                                                         |    <0.001 |
|           phy_lane[3].cdr_ctrl_on_eidle_i                                                                                   |    <0.001 |
|             sync_gen34                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_gen34_eios_det                                                                                             |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[3].phy_rxeq_i                                                                                            |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[3].phy_txeq_i                                                                                            |     0.003 |
|             sync_coeff                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|             sync_preset                                                                                                     |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[3].receiver_detect_termination_i                                                                         |    <0.001 |
|             sync_mac_in_detect                                                                                              |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[3].sync_cdrhold                                                                                          |    <0.001 |
|             sync_vec[0].sync_cell_i                                                                                         |    <0.001 |
|           phy_lane[4].cdr_ctrl_on_eidle_i                                                                                   |    <0.001 |
|             sync_gen34                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_gen34_eios_det                                                                                             |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[4].phy_rxeq_i                                                                                            |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[4].phy_txeq_i                                                                                            |     0.003 |
|             sync_coeff                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|             sync_preset                                                                                                     |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[4].receiver_detect_termination_i                                                                         |    <0.001 |
|             sync_mac_in_detect                                                                                              |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[4].sync_cdrhold                                                                                          |    <0.001 |
|             sync_vec[0].sync_cell_i                                                                                         |    <0.001 |
|           phy_lane[5].cdr_ctrl_on_eidle_i                                                                                   |    <0.001 |
|             sync_gen34                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_gen34_eios_det                                                                                             |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[5].phy_rxeq_i                                                                                            |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[5].phy_txeq_i                                                                                            |     0.003 |
|             sync_coeff                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|             sync_preset                                                                                                     |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[5].receiver_detect_termination_i                                                                         |    <0.001 |
|             sync_mac_in_detect                                                                                              |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[5].sync_cdrhold                                                                                          |    <0.001 |
|             sync_vec[0].sync_cell_i                                                                                         |    <0.001 |
|           phy_lane[6].cdr_ctrl_on_eidle_i                                                                                   |    <0.001 |
|             sync_gen34                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_gen34_eios_det                                                                                             |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[6].phy_rxeq_i                                                                                            |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[6].phy_txeq_i                                                                                            |     0.003 |
|             sync_coeff                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|             sync_preset                                                                                                     |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[6].receiver_detect_termination_i                                                                         |    <0.001 |
|             sync_mac_in_detect                                                                                              |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[6].sync_cdrhold                                                                                          |    <0.001 |
|             sync_vec[0].sync_cell_i                                                                                         |    <0.001 |
|           phy_lane[7].cdr_ctrl_on_eidle_i                                                                                   |    <0.001 |
|             sync_gen34                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_gen34_eios_det                                                                                             |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[7].phy_rxeq_i                                                                                            |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[7].phy_txeq_i                                                                                            |     0.003 |
|             sync_coeff                                                                                                      |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|             sync_ctrl                                                                                                       |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|             sync_preset                                                                                                     |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[7].receiver_detect_termination_i                                                                         |    <0.001 |
|             sync_mac_in_detect                                                                                              |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxelecidle                                                                                                 |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|           phy_lane[7].sync_cdrhold                                                                                          |    <0.001 |
|             sync_vec[0].sync_cell_i                                                                                         |    <0.001 |
|           phy_rst_i                                                                                                         |     0.001 |
|             sync_cplllock                                                                                                   |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|             sync_phystatus                                                                                                  |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[6].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[7].sync_cell_i                                                                                       |    <0.001 |
|             sync_qpll1lock                                                                                                  |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|             sync_rxresetdone                                                                                                |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[6].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[7].sync_cell_i                                                                                       |    <0.001 |
|             sync_txprogdivresetdone                                                                                         |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[6].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[7].sync_cell_i                                                                                       |    <0.001 |
|             sync_txresetdone                                                                                                |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[6].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[7].sync_cell_i                                                                                       |    <0.001 |
|             sync_txsync_done                                                                                                |    <0.001 |
|               sync_vec[0].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[1].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[2].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[3].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[4].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[5].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[6].sync_cell_i                                                                                       |    <0.001 |
|               sync_vec[7].sync_cell_i                                                                                       |    <0.001 |
|         phy_pipeline                                                                                                        |     0.040 |
|           as_mac_in_detect_chain                                                                                            |    <0.001 |
|           per_lane_ff_chain[0].phy_phystatus_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[0].phy_rxdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[0].phy_rxdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[0].phy_rxdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[0].phy_rxelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[0].phy_rxeq_adapt_done_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[0].phy_rxeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[0].phy_rxeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain                                                                   |    <0.001 |
|           per_lane_ff_chain[0].phy_rxeq_preset_sel_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[0].phy_rxpolarity_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[0].phy_rxstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[0].phy_rxstatus_chain                                                                           |    <0.001 |
|           per_lane_ff_chain[0].phy_rxsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[0].phy_rxvalid_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[0].phy_txcompliance_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[0].phy_txdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[0].phy_txdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[0].phy_txdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[0].phy_txelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[0].phy_txeq_coeff_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[0].phy_txeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[0].phy_txeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[0].phy_txeq_new_coeff_chain                                                                     |    <0.001 |
|           per_lane_ff_chain[0].phy_txeq_preset_chain                                                                        |    <0.001 |
|           per_lane_ff_chain[0].phy_txstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[0].phy_txsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[1].phy_phystatus_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[1].phy_rxdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[1].phy_rxdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[1].phy_rxdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[1].phy_rxelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[1].phy_rxeq_adapt_done_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[1].phy_rxeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[1].phy_rxeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[1].phy_rxeq_new_txcoeff_chain                                                                   |    <0.001 |
|           per_lane_ff_chain[1].phy_rxeq_preset_sel_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[1].phy_rxpolarity_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[1].phy_rxstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[1].phy_rxstatus_chain                                                                           |    <0.001 |
|           per_lane_ff_chain[1].phy_rxsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[1].phy_rxvalid_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[1].phy_txcompliance_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[1].phy_txdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[1].phy_txdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[1].phy_txdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[1].phy_txelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[1].phy_txeq_coeff_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[1].phy_txeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[1].phy_txeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[1].phy_txeq_new_coeff_chain                                                                     |    <0.001 |
|           per_lane_ff_chain[1].phy_txeq_preset_chain                                                                        |    <0.001 |
|           per_lane_ff_chain[1].phy_txstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[1].phy_txsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[2].phy_phystatus_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[2].phy_rxdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[2].phy_rxdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[2].phy_rxdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[2].phy_rxelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[2].phy_rxeq_adapt_done_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[2].phy_rxeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[2].phy_rxeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[2].phy_rxeq_new_txcoeff_chain                                                                   |    <0.001 |
|           per_lane_ff_chain[2].phy_rxeq_preset_sel_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[2].phy_rxpolarity_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[2].phy_rxstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[2].phy_rxstatus_chain                                                                           |    <0.001 |
|           per_lane_ff_chain[2].phy_rxsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[2].phy_rxvalid_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[2].phy_txcompliance_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[2].phy_txdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[2].phy_txdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[2].phy_txdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[2].phy_txelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[2].phy_txeq_coeff_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[2].phy_txeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[2].phy_txeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[2].phy_txeq_new_coeff_chain                                                                     |    <0.001 |
|           per_lane_ff_chain[2].phy_txeq_preset_chain                                                                        |    <0.001 |
|           per_lane_ff_chain[2].phy_txstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[2].phy_txsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[3].phy_phystatus_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[3].phy_rxdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[3].phy_rxdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[3].phy_rxdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[3].phy_rxelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[3].phy_rxeq_adapt_done_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[3].phy_rxeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[3].phy_rxeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[3].phy_rxeq_new_txcoeff_chain                                                                   |    <0.001 |
|           per_lane_ff_chain[3].phy_rxeq_preset_sel_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[3].phy_rxpolarity_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[3].phy_rxstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[3].phy_rxstatus_chain                                                                           |    <0.001 |
|           per_lane_ff_chain[3].phy_rxsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[3].phy_rxvalid_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[3].phy_txcompliance_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[3].phy_txdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[3].phy_txdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[3].phy_txdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[3].phy_txelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[3].phy_txeq_coeff_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[3].phy_txeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[3].phy_txeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[3].phy_txeq_new_coeff_chain                                                                     |    <0.001 |
|           per_lane_ff_chain[3].phy_txeq_preset_chain                                                                        |    <0.001 |
|           per_lane_ff_chain[3].phy_txstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[3].phy_txsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[4].phy_phystatus_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[4].phy_rxdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[4].phy_rxdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[4].phy_rxdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[4].phy_rxelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[4].phy_rxeq_adapt_done_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[4].phy_rxeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[4].phy_rxeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[4].phy_rxeq_new_txcoeff_chain                                                                   |    <0.001 |
|           per_lane_ff_chain[4].phy_rxeq_preset_sel_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[4].phy_rxpolarity_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[4].phy_rxstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[4].phy_rxstatus_chain                                                                           |    <0.001 |
|           per_lane_ff_chain[4].phy_rxsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[4].phy_rxvalid_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[4].phy_txcompliance_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[4].phy_txdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[4].phy_txdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[4].phy_txdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[4].phy_txelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[4].phy_txeq_coeff_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[4].phy_txeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[4].phy_txeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[4].phy_txeq_new_coeff_chain                                                                     |    <0.001 |
|           per_lane_ff_chain[4].phy_txeq_preset_chain                                                                        |    <0.001 |
|           per_lane_ff_chain[4].phy_txstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[4].phy_txsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[5].phy_phystatus_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[5].phy_rxdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[5].phy_rxdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[5].phy_rxdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[5].phy_rxelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[5].phy_rxeq_adapt_done_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[5].phy_rxeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[5].phy_rxeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[5].phy_rxeq_new_txcoeff_chain                                                                   |    <0.001 |
|           per_lane_ff_chain[5].phy_rxeq_preset_sel_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[5].phy_rxpolarity_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[5].phy_rxstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[5].phy_rxstatus_chain                                                                           |    <0.001 |
|           per_lane_ff_chain[5].phy_rxsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[5].phy_rxvalid_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[5].phy_txcompliance_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[5].phy_txdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[5].phy_txdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[5].phy_txdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[5].phy_txelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[5].phy_txeq_coeff_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[5].phy_txeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[5].phy_txeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[5].phy_txeq_new_coeff_chain                                                                     |    <0.001 |
|           per_lane_ff_chain[5].phy_txeq_preset_chain                                                                        |    <0.001 |
|           per_lane_ff_chain[5].phy_txstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[5].phy_txsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[6].phy_phystatus_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[6].phy_rxdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[6].phy_rxdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[6].phy_rxdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[6].phy_rxelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[6].phy_rxeq_adapt_done_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[6].phy_rxeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[6].phy_rxeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[6].phy_rxeq_new_txcoeff_chain                                                                   |    <0.001 |
|           per_lane_ff_chain[6].phy_rxeq_preset_sel_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[6].phy_rxpolarity_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[6].phy_rxstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[6].phy_rxstatus_chain                                                                           |    <0.001 |
|           per_lane_ff_chain[6].phy_rxsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[6].phy_rxvalid_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[6].phy_txcompliance_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[6].phy_txdata_chain                                                                             |     0.001 |
|           per_lane_ff_chain[6].phy_txdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[6].phy_txdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[6].phy_txelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[6].phy_txeq_coeff_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[6].phy_txeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[6].phy_txeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[6].phy_txeq_new_coeff_chain                                                                     |    <0.001 |
|           per_lane_ff_chain[6].phy_txeq_preset_chain                                                                        |    <0.001 |
|           per_lane_ff_chain[6].phy_txstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[6].phy_txsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[7].phy_phystatus_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[7].phy_rxdata_chain                                                                             |     0.002 |
|           per_lane_ff_chain[7].phy_rxdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[7].phy_rxdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[7].phy_rxelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[7].phy_rxeq_adapt_done_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[7].phy_rxeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[7].phy_rxeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[7].phy_rxeq_new_txcoeff_chain                                                                   |    <0.001 |
|           per_lane_ff_chain[7].phy_rxeq_preset_sel_chain                                                                    |    <0.001 |
|           per_lane_ff_chain[7].phy_rxpolarity_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[7].phy_rxstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[7].phy_rxstatus_chain                                                                           |    <0.001 |
|           per_lane_ff_chain[7].phy_rxsync_header_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[7].phy_rxvalid_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[7].phy_txcompliance_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[7].phy_txdata_chain                                                                             |     0.001 |
|           per_lane_ff_chain[7].phy_txdata_valid_chain                                                                       |    <0.001 |
|           per_lane_ff_chain[7].phy_txdatak_chain                                                                            |    <0.001 |
|           per_lane_ff_chain[7].phy_txelecidle_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[7].phy_txeq_coeff_chain                                                                         |    <0.001 |
|           per_lane_ff_chain[7].phy_txeq_ctrl_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[7].phy_txeq_done_chain                                                                          |    <0.001 |
|           per_lane_ff_chain[7].phy_txeq_new_coeff_chain                                                                     |    <0.001 |
|           per_lane_ff_chain[7].phy_txeq_preset_chain                                                                        |    <0.001 |
|           per_lane_ff_chain[7].phy_txstart_block_chain                                                                      |    <0.001 |
|           per_lane_ff_chain[7].phy_txsync_header_chain                                                                      |    <0.001 |
|           phy_powerdown_chain                                                                                               |    <0.001 |
|           phy_rate_chain                                                                                                    |    <0.001 |
|           phy_txdeemph_chain                                                                                                |    <0.001 |
|           phy_txdetectrx_chain                                                                                              |    <0.001 |
|           phy_txeq_fs_chain                                                                                                 |    <0.001 |
|           phy_txeq_lf_chain                                                                                                 |    <0.001 |
|           phy_txmargin_chain                                                                                                |    <0.001 |
|           phy_txswing_chain                                                                                                 |    <0.001 |
|       pcie_4_0_pipe_inst                                                                                                    |     0.810 |
|         pcie_4_0_bram_inst                                                                                                  |     0.433 |
|           RAM32K.bram_comp_inst                                                                                             |     0.227 |
|             bram_16k_0_int                                                                                                  |     0.093 |
|             bram_16k_1_int                                                                                                  |     0.094 |
|           bram_post_inst                                                                                                    |     0.120 |
|             bram_16k_int                                                                                                    |     0.094 |
|           bram_repl_inst                                                                                                    |     0.086 |
|             bram_rep_int_0                                                                                                  |     0.064 |
|         pcie_4_0_init_ctrl_inst                                                                                             |    <0.001 |
|         pcie_4_0_vf_decode_inst                                                                                             |    <0.001 |
|       user_lnk_up_cdc                                                                                                       |    <0.001 |
|       user_reset_cdc                                                                                                        |    <0.001 |
|   pcie_app_uscale_i                                                                                                         |     0.022 |
|     PIO_i                                                                                                                   |     0.022 |
|       pio_ep                                                                                                                |     0.022 |
|         ep_intr_ctrl                                                                                                        |    <0.001 |
|         ep_mem                                                                                                              |     0.009 |
|           ep_mem                                                                                                            |     0.008 |
|         ep_rx                                                                                                               |     0.006 |
|         ep_tx                                                                                                               |     0.006 |
|       pio_to                                                                                                                |    <0.001 |
|   sys_reset_n_ibuf                                                                                                          |    <0.001 |
+-----------------------------------------------------------------------------------------------------------------------------+-----------+


