#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_AP_CTRL                  0x000
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_GIE                      0x004
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_IER                      0x008
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_ISR                      0x00c
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SEED_V_DATA              0x600
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_BITS_SEED_V_DATA              32
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_N_V_DATA                 0x608
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_BITS_N_V_DATA                 44
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_OFFSET_V_DATA            0x614
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_BITS_OFFSET_V_DATA            1
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_BASE        0x080
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_FREQSTREAM_V_HIGH        0x0ff
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_WIDTH_FREQSTREAM_V            32
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_DEPTH_FREQSTREAM_V            32
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_BASE   0x200
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTWOSTREAM_V_HIGH   0x3ff
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_WIDTH_SERIALTWOSTREAM_V       32
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_DEPTH_SERIALTWOSTREAM_V       96
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_BASE 0x400
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_ADDR_SERIALTHREESTREAM_V_HIGH 0x5ff
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_WIDTH_SERIALTHREESTREAM_V     32
#define XFREQ_SERIAL_FREQ_PERIPH_BUS_DEPTH_SERIALTHREESTREAM_V     112
