============================================
core/directives/module_port_list
============================================

module test(
	input port_a,
`ifdef FOO
	input port_b,
`endif

	output port_c
);
	
`ifdef FOO
	assign port_c = port_b;
`else
	assign port_c = port_a;
`endif

endmodule: test
----

(source_file
  (module_declaration
    (module_ansi_header
      (module_keyword)
      name: (simple_identifier)
      (list_of_port_declarations
        (ansi_port_declaration
          (net_port_header
            (port_direction))
          port_name: (simple_identifier))
        (conditional_compilation_directive
          (ifdef_condition
            (simple_identifier)))
        (ansi_port_declaration
          (net_port_header
            (port_direction))
          port_name: (simple_identifier))
        (conditional_compilation_directive)
        (ansi_port_declaration
          (net_port_header
            (port_direction))
          port_name: (simple_identifier))))
    (conditional_compilation_directive
      (ifdef_condition
        (simple_identifier)))
    (continuous_assign
      (list_of_net_assignments
        (net_assignment
          (net_lvalue
            (simple_identifier))
          (expression
            (primary
              (hierarchical_identifier
                (simple_identifier)))))))
    (conditional_compilation_directive)
    (continuous_assign
      (list_of_net_assignments
        (net_assignment
          (net_lvalue
            (simple_identifier))
          (expression
            (primary
              (hierarchical_identifier
                (simple_identifier)))))))
    (conditional_compilation_directive)
    (simple_identifier)))
