<profile>

<section name = "Vitis HLS Report for 'top_function_Pipeline_VITIS_LOOP_79_1'" level="0">
<item name = "Date">Mon Jul 24 10:31:14 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">AllAlgoExecTest</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexu</item>
<item name = "Target device">xcvu065_CIV-ffvc1517-1H-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.840 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_79_1">?, ?, 13, 13, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 492, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 437, -</column>
<column name="Register">-, -, 776, -, -</column>
<specialColumn name="Available">2520, 600, 716160, 358080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln81_fu_631_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln86_1_fu_653_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln86_2_fu_660_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln86_3_fu_675_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln86_4_fu_685_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln86_5_fu_696_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln86_6_fu_707_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln86_7_fu_718_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln86_8_fu_730_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln86_fu_642_p2">+, 0, 0, 39, 32, 1</column>
<column name="top_2_fu_626_p2">+, 0, 0, 39, 32, 2</column>
<column name="ap_condition_760">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_765">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_769">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_773">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_777">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_781">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_784">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_788">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_792">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_796">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_800">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_804">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln79_fu_592_p2">icmp, 0, 0, 39, 32, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">60, 14, 1, 14</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_phi_mux_top_9_12_phi_fu_514_p6">9, 2, 32, 64</column>
<column name="ap_phi_mux_top_9_15_phi_fu_528_p6">9, 2, 32, 64</column>
<column name="ap_phi_mux_top_9_17_phi_fu_555_p6">14, 3, 32, 96</column>
<column name="ap_phi_mux_top_9_18_phi_fu_569_p6">9, 2, 32, 64</column>
<column name="ap_phi_mux_top_9_1_phi_fu_448_p6">14, 3, 32, 96</column>
<column name="ap_phi_mux_top_9_3_phi_fu_459_p6">14, 3, 32, 96</column>
<column name="ap_phi_mux_top_9_4_phi_fu_473_p6">14, 3, 32, 96</column>
<column name="ap_phi_mux_top_9_6_phi_fu_486_p6">14, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter0_top_9_16_reg_539">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_top_9_8_reg_497">14, 3, 32, 96</column>
<column name="ap_sig_allocacmp_top_1">9, 2, 32, 64</column>
<column name="empty_fu_94">9, 2, 32, 64</column>
<column name="stack_address0">55, 12, 5, 60</column>
<column name="stack_d0">53, 11, 5, 55</column>
<column name="top_9_17_reg_552">14, 3, 32, 96</column>
<column name="top_9_3_reg_456">14, 3, 32, 96</column>
<column name="top_9_6_reg_483">14, 3, 32, 96</column>
<column name="top_fu_98">9, 2, 32, 64</column>
<column name="traversalSize_o">9, 2, 32, 64</column>
<column name="visited_1_address0">31, 6, 5, 30</column>
<column name="visited_1_address1">31, 6, 5, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln81_reg_895">32, 0, 32, 0</column>
<column name="add_ln86_1_reg_957">32, 0, 32, 0</column>
<column name="add_ln86_2_reg_966">32, 0, 32, 0</column>
<column name="add_ln86_3_reg_979">32, 0, 32, 0</column>
<column name="add_ln86_4_reg_1001">32, 0, 32, 0</column>
<column name="add_ln86_5_reg_1006">32, 0, 32, 0</column>
<column name="add_ln86_reg_948">32, 0, 32, 0</column>
<column name="adjacencyList_11_load_reg_916">1, 0, 1, 0</column>
<column name="adjacencyList_13_load_reg_912">1, 0, 1, 0</column>
<column name="adjacencyList_15_load_reg_908">1, 0, 1, 0</column>
<column name="adjacencyList_16_load_reg_904">1, 0, 1, 0</column>
<column name="adjacencyList_18_load_reg_900">1, 0, 1, 0</column>
<column name="adjacencyList_1_load_reg_936">1, 0, 1, 0</column>
<column name="adjacencyList_2_load_reg_932">1, 0, 1, 0</column>
<column name="adjacencyList_3_load_reg_928">1, 0, 1, 0</column>
<column name="adjacencyList_4_load_reg_924">1, 0, 1, 0</column>
<column name="adjacencyList_7_load_reg_920">1, 0, 1, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_top_9_12_reg_511">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_top_9_15_reg_525">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_top_9_16_reg_539">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_top_9_18_reg_566">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_top_9_1_reg_445">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_top_9_4_reg_470">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_top_9_8_reg_497">32, 0, 32, 0</column>
<column name="empty_fu_94">32, 0, 32, 0</column>
<column name="icmp_ln79_reg_825">1, 0, 1, 0</column>
<column name="stack_addr_reg_829">5, 0, 5, 0</column>
<column name="top_1_reg_769">32, 0, 32, 0</column>
<column name="top_2_reg_889">32, 0, 32, 0</column>
<column name="top_9_17_reg_552">32, 0, 32, 0</column>
<column name="top_9_3_reg_456">32, 0, 32, 0</column>
<column name="top_9_6_reg_483">32, 0, 32, 0</column>
<column name="top_9_8_reg_497">32, 0, 32, 0</column>
<column name="top_fu_98">32, 0, 32, 0</column>
<column name="traversalSize_load_reg_834">32, 0, 32, 0</column>
<column name="visited_1_load_1_reg_944">1, 0, 1, 0</column>
<column name="visited_1_load_2_reg_953">1, 0, 1, 0</column>
<column name="visited_1_load_3_reg_962">1, 0, 1, 0</column>
<column name="visited_1_load_4_reg_971">1, 0, 1, 0</column>
<column name="visited_1_load_5_reg_975">1, 0, 1, 0</column>
<column name="visited_1_load_6_reg_985">1, 0, 1, 0</column>
<column name="visited_1_load_7_reg_989">1, 0, 1, 0</column>
<column name="visited_1_load_8_reg_993">1, 0, 1, 0</column>
<column name="visited_1_load_9_reg_997">1, 0, 1, 0</column>
<column name="visited_1_load_reg_940">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_function_Pipeline_VITIS_LOOP_79_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_function_Pipeline_VITIS_LOOP_79_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_function_Pipeline_VITIS_LOOP_79_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_function_Pipeline_VITIS_LOOP_79_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_function_Pipeline_VITIS_LOOP_79_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_function_Pipeline_VITIS_LOOP_79_1, return value</column>
<column name="p_reload">in, 32, ap_none, p_reload, scalar</column>
<column name="visited_1_address0">out, 5, ap_memory, visited_1, array</column>
<column name="visited_1_ce0">out, 1, ap_memory, visited_1, array</column>
<column name="visited_1_we0">out, 1, ap_memory, visited_1, array</column>
<column name="visited_1_d0">out, 1, ap_memory, visited_1, array</column>
<column name="visited_1_q0">in, 1, ap_memory, visited_1, array</column>
<column name="visited_1_address1">out, 5, ap_memory, visited_1, array</column>
<column name="visited_1_ce1">out, 1, ap_memory, visited_1, array</column>
<column name="visited_1_we1">out, 1, ap_memory, visited_1, array</column>
<column name="visited_1_d1">out, 1, ap_memory, visited_1, array</column>
<column name="visited_1_q1">in, 1, ap_memory, visited_1, array</column>
<column name="stack_address0">out, 5, ap_memory, stack, array</column>
<column name="stack_ce0">out, 1, ap_memory, stack, array</column>
<column name="stack_we0">out, 1, ap_memory, stack, array</column>
<column name="stack_d0">out, 5, ap_memory, stack, array</column>
<column name="stack_q0">in, 5, ap_memory, stack, array</column>
<column name="p_out">out, 32, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="adjacencyList_1_address0">out, 5, ap_memory, adjacencyList_1, array</column>
<column name="adjacencyList_1_ce0">out, 1, ap_memory, adjacencyList_1, array</column>
<column name="adjacencyList_1_q0">in, 1, ap_memory, adjacencyList_1, array</column>
<column name="adjacencyList_2_address0">out, 5, ap_memory, adjacencyList_2, array</column>
<column name="adjacencyList_2_ce0">out, 1, ap_memory, adjacencyList_2, array</column>
<column name="adjacencyList_2_q0">in, 1, ap_memory, adjacencyList_2, array</column>
<column name="adjacencyList_3_address0">out, 5, ap_memory, adjacencyList_3, array</column>
<column name="adjacencyList_3_ce0">out, 1, ap_memory, adjacencyList_3, array</column>
<column name="adjacencyList_3_q0">in, 1, ap_memory, adjacencyList_3, array</column>
<column name="adjacencyList_4_address0">out, 5, ap_memory, adjacencyList_4, array</column>
<column name="adjacencyList_4_ce0">out, 1, ap_memory, adjacencyList_4, array</column>
<column name="adjacencyList_4_q0">in, 1, ap_memory, adjacencyList_4, array</column>
<column name="adjacencyList_7_address0">out, 5, ap_memory, adjacencyList_7, array</column>
<column name="adjacencyList_7_ce0">out, 1, ap_memory, adjacencyList_7, array</column>
<column name="adjacencyList_7_q0">in, 1, ap_memory, adjacencyList_7, array</column>
<column name="adjacencyList_11_address0">out, 5, ap_memory, adjacencyList_11, array</column>
<column name="adjacencyList_11_ce0">out, 1, ap_memory, adjacencyList_11, array</column>
<column name="adjacencyList_11_q0">in, 1, ap_memory, adjacencyList_11, array</column>
<column name="adjacencyList_13_address0">out, 5, ap_memory, adjacencyList_13, array</column>
<column name="adjacencyList_13_ce0">out, 1, ap_memory, adjacencyList_13, array</column>
<column name="adjacencyList_13_q0">in, 1, ap_memory, adjacencyList_13, array</column>
<column name="adjacencyList_15_address0">out, 5, ap_memory, adjacencyList_15, array</column>
<column name="adjacencyList_15_ce0">out, 1, ap_memory, adjacencyList_15, array</column>
<column name="adjacencyList_15_q0">in, 1, ap_memory, adjacencyList_15, array</column>
<column name="adjacencyList_16_address0">out, 5, ap_memory, adjacencyList_16, array</column>
<column name="adjacencyList_16_ce0">out, 1, ap_memory, adjacencyList_16, array</column>
<column name="adjacencyList_16_q0">in, 1, ap_memory, adjacencyList_16, array</column>
<column name="traversalSize_i">in, 32, ap_ovld, traversalSize, pointer</column>
<column name="traversalSize_o">out, 32, ap_ovld, traversalSize, pointer</column>
<column name="traversalSize_o_ap_vld">out, 1, ap_ovld, traversalSize, pointer</column>
<column name="allTraversal_address0">out, 5, ap_memory, allTraversal, array</column>
<column name="allTraversal_ce0">out, 1, ap_memory, allTraversal, array</column>
<column name="allTraversal_we0">out, 1, ap_memory, allTraversal, array</column>
<column name="allTraversal_d0">out, 5, ap_memory, allTraversal, array</column>
<column name="adjacencyList_18_address0">out, 5, ap_memory, adjacencyList_18, array</column>
<column name="adjacencyList_18_ce0">out, 1, ap_memory, adjacencyList_18, array</column>
<column name="adjacencyList_18_q0">in, 1, ap_memory, adjacencyList_18, array</column>
</table>
</item>
</section>
</profile>
