{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445651636217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445651636223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 20:53:55 2015 " "Processing started: Fri Oct 23 20:53:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445651636223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445651636223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE411project -c ECE411project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE411project -c ECE411project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445651636224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1445651636808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "/home/thomasn2/ece411/ECE411project/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637250 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mp3.sv(25) " "Verilog HDL Module Instantiation warning at mp3.sv(25): ignored dangling comma in List of Port Connections" {  } { { "mp3.sv" "" { Text "/home/thomasn2/ece411/ECE411project/mp3.sv" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1445651637259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp3 " "Found entity 1: mp3" {  } { { "mp3.sv" "" { Text "/home/thomasn2/ece411/ECE411project/mp3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.sv" "" { Text "/home/thomasn2/ece411/ECE411project/cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/thomasn2/ece411/ECE411project/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "cpu_datapath.sv" "" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_control " "Found entity 1: cpu_control" {  } { { "cpu_control.sv" "" { Text "/home/thomasn2/ece411/ECE411project/cpu_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch " "Found entity 1: instruction_fetch" {  } { { "instruction_fetch.sv" "" { Text "/home/thomasn2/ece411/ECE411project/instruction_fetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file latch_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 latch_if_id " "Found entity 1: latch_if_id" {  } { { "latch_if_id.sv" "" { Text "/home/thomasn2/ece411/ECE411project/latch_if_id.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Found entity 1: instruction_decode" {  } { { "instruction_decode.sv" "" { Text "/home/thomasn2/ece411/ECE411project/instruction_decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file latch_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 latch_id_ex " "Found entity 1: latch_id_ex" {  } { { "latch_id_ex.sv" "" { Text "/home/thomasn2/ece411/ECE411project/latch_id_ex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file execution_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execution_module " "Found entity 1: execution_module" {  } { { "execution_module.sv" "" { Text "/home/thomasn2/ece411/ECE411project/execution_module.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file latch_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 latch_ex_mem " "Found entity 1: latch_ex_mem" {  } { { "latch_ex_mem.sv" "" { Text "/home/thomasn2/ece411/ECE411project/latch_ex_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_module " "Found entity 1: memory_module" {  } { { "memory_module.sv" "" { Text "/home/thomasn2/ece411/ECE411project/memory_module.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file latch_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 latch_wb " "Found entity 1: latch_wb" {  } { { "latch_wb.sv" "" { Text "/home/thomasn2/ece411/ECE411project/latch_wb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_module " "Found entity 1: writeback_module" {  } { { "writeback_module.sv" "" { Text "/home/thomasn2/ece411/ECE411project/writeback_module.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445651637423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445651637423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp3 " "Elaborating entity \"mp3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1445651637684 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_address mp3.sv(9) " "Output port \"pmem_address\" at mp3.sv(9) has no driver" {  } { { "mp3.sv" "" { Text "/home/thomasn2/ece411/ECE411project/mp3.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1445651637690 "|mp3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_wdata mp3.sv(11) " "Output port \"pmem_wdata\" at mp3.sv(11) has no driver" {  } { { "mp3.sv" "" { Text "/home/thomasn2/ece411/ECE411project/mp3.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1445651637691 "|mp3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_read mp3.sv(8) " "Output port \"pmem_read\" at mp3.sv(8) has no driver" {  } { { "mp3.sv" "" { Text "/home/thomasn2/ece411/ECE411project/mp3.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1445651637691 "|mp3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pmem_write mp3.sv(8) " "Output port \"pmem_write\" at mp3.sv(8) has no driver" {  } { { "mp3.sv" "" { Text "/home/thomasn2/ece411/ECE411project/mp3.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1445651637691 "|mp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:LC3b_Cache " "Elaborating entity \"cache\" for hierarchy \"cache:LC3b_Cache\"" {  } { { "mp3.sv" "LC3b_Cache" { Text "/home/thomasn2/ece411/ECE411project/mp3.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651637698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:LC3b_CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:LC3b_CPU\"" {  } { { "mp3.sv" "LC3b_CPU" { Text "/home/thomasn2/ece411/ECE411project/mp3.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651637703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_datapath cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath " "Elaborating entity \"cpu_datapath\" for hierarchy \"cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\"" {  } { { "cpu.sv" "LC3b_Datapath" { Text "/home/thomasn2/ece411/ECE411project/cpu.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651637708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|instruction_fetch:IF_Logic " "Elaborating entity \"instruction_fetch\" for hierarchy \"cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|instruction_fetch:IF_Logic\"" {  } { { "cpu_datapath.sv" "IF_Logic" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651637772 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "instruction_fetch " "Entity \"instruction_fetch\" contains only dangling pins" {  } { { "cpu_datapath.sv" "IF_Logic" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 11 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1445651637773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_if_id cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|latch_if_id:IF_ID_Latch " "Elaborating entity \"latch_if_id\" for hierarchy \"cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|latch_if_id:IF_ID_Latch\"" {  } { { "cpu_datapath.sv" "IF_ID_Latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651637810 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "latch_if_id " "Entity \"latch_if_id\" contains only dangling pins" {  } { { "cpu_datapath.sv" "IF_ID_Latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 16 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1445651637811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|instruction_decode:ID_Logic " "Elaborating entity \"instruction_decode\" for hierarchy \"cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|instruction_decode:ID_Logic\"" {  } { { "cpu_datapath.sv" "ID_Logic" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651637830 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "instruction_decode " "Entity \"instruction_decode\" contains only dangling pins" {  } { { "cpu_datapath.sv" "ID_Logic" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 20 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1445651637831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_id_ex cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|latch_id_ex:ID_EX_Latch " "Elaborating entity \"latch_id_ex\" for hierarchy \"cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|latch_id_ex:ID_EX_Latch\"" {  } { { "cpu_datapath.sv" "ID_EX_Latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651637858 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "latch_id_ex " "Entity \"latch_id_ex\" contains only dangling pins" {  } { { "cpu_datapath.sv" "ID_EX_Latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 25 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1445651637859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution_module cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|execution_module:EX_module " "Elaborating entity \"execution_module\" for hierarchy \"cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|execution_module:EX_module\"" {  } { { "cpu_datapath.sv" "EX_module" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651637939 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "execution_module " "Entity \"execution_module\" contains only dangling pins" {  } { { "cpu_datapath.sv" "EX_module" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 29 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1445651637940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_ex_mem cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|latch_ex_mem:EX_MEM_Latch " "Elaborating entity \"latch_ex_mem\" for hierarchy \"cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|latch_ex_mem:EX_MEM_Latch\"" {  } { { "cpu_datapath.sv" "EX_MEM_Latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651637969 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "latch_ex_mem " "Entity \"latch_ex_mem\" contains only dangling pins" {  } { { "cpu_datapath.sv" "EX_MEM_Latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 34 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1445651637970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_module cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|memory_module:Mem_Module " "Elaborating entity \"memory_module\" for hierarchy \"cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|memory_module:Mem_Module\"" {  } { { "cpu_datapath.sv" "Mem_Module" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651638000 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "memory_module " "Entity \"memory_module\" contains only dangling pins" {  } { { "cpu_datapath.sv" "Mem_Module" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 38 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1445651638001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_wb cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|latch_wb:WB_latch " "Elaborating entity \"latch_wb\" for hierarchy \"cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|latch_wb:WB_latch\"" {  } { { "cpu_datapath.sv" "WB_latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651638040 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "latch_wb " "Entity \"latch_wb\" contains only dangling pins" {  } { { "cpu_datapath.sv" "WB_latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 43 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1445651638041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_module cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|writeback_module:WB_Module " "Elaborating entity \"writeback_module\" for hierarchy \"cpu:LC3b_CPU\|cpu_datapath:LC3b_Datapath\|writeback_module:WB_Module\"" {  } { { "cpu_datapath.sv" "WB_Module" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651638098 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "writeback_module " "Entity \"writeback_module\" contains only dangling pins" {  } { { "cpu_datapath.sv" "WB_Module" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 46 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1445651638099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_control cpu:LC3b_CPU\|cpu_control:LC3b_Control " "Elaborating entity \"cpu_control\" for hierarchy \"cpu:LC3b_CPU\|cpu_control:LC3b_Control\"" {  } { { "cpu.sv" "LC3b_Control" { Text "/home/thomasn2/ece411/ECE411project/cpu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651638123 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk WB_latch " "Port \"clk\" does not exist in macrofunction \"WB_latch\"" {  } { { "cpu_datapath.sv" "WB_latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 43 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651638236 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk EX_MEM_Latch " "Port \"clk\" does not exist in macrofunction \"EX_MEM_Latch\"" {  } { { "cpu_datapath.sv" "EX_MEM_Latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 34 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651638236 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk ID_EX_Latch " "Port \"clk\" does not exist in macrofunction \"ID_EX_Latch\"" {  } { { "cpu_datapath.sv" "ID_EX_Latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 25 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651638236 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk IF_ID_Latch " "Port \"clk\" does not exist in macrofunction \"IF_ID_Latch\"" {  } { { "cpu_datapath.sv" "IF_ID_Latch" { Text "/home/thomasn2/ece411/ECE411project/cpu_datapath.sv" 16 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445651638236 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445651638552 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 23 20:53:58 2015 " "Processing ended: Fri Oct 23 20:53:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445651638552 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445651638552 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445651638552 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445651638552 ""}
