
LCD_F4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039e4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08003bb4  08003bb4  00004bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c48  08003c48  0000506c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003c48  08003c48  00004c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c50  08003c50  0000506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c50  08003c50  00004c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c54  08003c54  00004c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08003c58  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  2000006c  08003cc4  0000506c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  08003cc4  0000527c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b4d9  00000000  00000000  0000509c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b0a  00000000  00000000  00010575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a90  00000000  00000000  00012080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000083c  00000000  00000000  00012b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000218ec  00000000  00000000  0001334c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d983  00000000  00000000  00034c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb3e8  00000000  00000000  000425bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010d9a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000307c  00000000  00000000  0010d9e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00110a64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003b9c 	.word	0x08003b9c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08003b9c 	.word	0x08003b9c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 80005e6:	4a38      	ldr	r2, [pc, #224]	@ (80006c8 <HD44780_Init+0xec>)
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 80005ec:	4b37      	ldr	r3, [pc, #220]	@ (80006cc <HD44780_Init+0xf0>)
 80005ee:	2208      	movs	r2, #8
 80005f0:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80005f2:	4b37      	ldr	r3, [pc, #220]	@ (80006d0 <HD44780_Init+0xf4>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 80005f8:	4b33      	ldr	r3, [pc, #204]	@ (80006c8 <HD44780_Init+0xec>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d907      	bls.n	8000610 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000600:	4b33      	ldr	r3, [pc, #204]	@ (80006d0 <HD44780_Init+0xf4>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	f043 0308 	orr.w	r3, r3, #8
 8000608:	b2da      	uxtb	r2, r3
 800060a:	4b31      	ldr	r3, [pc, #196]	@ (80006d0 <HD44780_Init+0xf4>)
 800060c:	701a      	strb	r2, [r3, #0]
 800060e:	e006      	b.n	800061e <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000610:	4b2f      	ldr	r3, [pc, #188]	@ (80006d0 <HD44780_Init+0xf4>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	f043 0304 	orr.w	r3, r3, #4
 8000618:	b2da      	uxtb	r2, r3
 800061a:	4b2d      	ldr	r3, [pc, #180]	@ (80006d0 <HD44780_Init+0xf4>)
 800061c:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 800061e:	f000 fa13 	bl	8000a48 <DelayInit>
  HAL_Delay(50);
 8000622:	2032      	movs	r0, #50	@ 0x32
 8000624:	f000 fe04 	bl	8001230 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000628:	4b28      	ldr	r3, [pc, #160]	@ (80006cc <HD44780_Init+0xf0>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	4618      	mov	r0, r3
 800062e:	f000 f9d1 	bl	80009d4 <ExpanderWrite>
  HAL_Delay(1000);
 8000632:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000636:	f000 fdfb 	bl	8001230 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 800063a:	2030      	movs	r0, #48	@ 0x30
 800063c:	f000 f9b9 	bl	80009b2 <Write4Bits>
  DelayUS(4500);
 8000640:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000644:	f000 fa2a 	bl	8000a9c <DelayUS>

  Write4Bits(0x03 << 4);
 8000648:	2030      	movs	r0, #48	@ 0x30
 800064a:	f000 f9b2 	bl	80009b2 <Write4Bits>
  DelayUS(4500);
 800064e:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000652:	f000 fa23 	bl	8000a9c <DelayUS>

  Write4Bits(0x03 << 4);
 8000656:	2030      	movs	r0, #48	@ 0x30
 8000658:	f000 f9ab 	bl	80009b2 <Write4Bits>
  DelayUS(4500);
 800065c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000660:	f000 fa1c 	bl	8000a9c <DelayUS>

  Write4Bits(0x02 << 4);
 8000664:	2020      	movs	r0, #32
 8000666:	f000 f9a4 	bl	80009b2 <Write4Bits>
  DelayUS(100);
 800066a:	2064      	movs	r0, #100	@ 0x64
 800066c:	f000 fa16 	bl	8000a9c <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000670:	4b17      	ldr	r3, [pc, #92]	@ (80006d0 <HD44780_Init+0xf4>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	f043 0320 	orr.w	r3, r3, #32
 8000678:	b2db      	uxtb	r3, r3
 800067a:	4618      	mov	r0, r3
 800067c:	f000 f95c 	bl	8000938 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000680:	4b14      	ldr	r3, [pc, #80]	@ (80006d4 <HD44780_Init+0xf8>)
 8000682:	2204      	movs	r2, #4
 8000684:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000686:	f000 f88b 	bl	80007a0 <HD44780_Display>
  HD44780_Clear();
 800068a:	f000 f82b 	bl	80006e4 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800068e:	4b12      	ldr	r3, [pc, #72]	@ (80006d8 <HD44780_Init+0xfc>)
 8000690:	2202      	movs	r2, #2
 8000692:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000694:	4b10      	ldr	r3, [pc, #64]	@ (80006d8 <HD44780_Init+0xfc>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	f043 0304 	orr.w	r3, r3, #4
 800069c:	b2db      	uxtb	r3, r3
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f94a 	bl	8000938 <SendCommand>
  DelayUS(4500);
 80006a4:	f241 1094 	movw	r0, #4500	@ 0x1194
 80006a8:	f000 f9f8 	bl	8000a9c <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 80006ac:	490b      	ldr	r1, [pc, #44]	@ (80006dc <HD44780_Init+0x100>)
 80006ae:	2000      	movs	r0, #0
 80006b0:	f000 f8eb 	bl	800088a <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 80006b4:	490a      	ldr	r1, [pc, #40]	@ (80006e0 <HD44780_Init+0x104>)
 80006b6:	2001      	movs	r0, #1
 80006b8:	f000 f8e7 	bl	800088a <HD44780_CreateSpecialChar>

  HD44780_Home();
 80006bc:	f000 f81d 	bl	80006fa <HD44780_Home>
}
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	2000008b 	.word	0x2000008b
 80006cc:	2000008c 	.word	0x2000008c
 80006d0:	20000088 	.word	0x20000088
 80006d4:	20000089 	.word	0x20000089
 80006d8:	2000008a 	.word	0x2000008a
 80006dc:	20000000 	.word	0x20000000
 80006e0:	20000008 	.word	0x20000008

080006e4 <HD44780_Clear>:

void HD44780_Clear()
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 80006e8:	2001      	movs	r0, #1
 80006ea:	f000 f925 	bl	8000938 <SendCommand>
  DelayUS(2000);
 80006ee:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80006f2:	f000 f9d3 	bl	8000a9c <DelayUS>
}
 80006f6:	bf00      	nop
 80006f8:	bd80      	pop	{r7, pc}

080006fa <HD44780_Home>:

void HD44780_Home()
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 80006fe:	2002      	movs	r0, #2
 8000700:	f000 f91a 	bl	8000938 <SendCommand>
  DelayUS(2000);
 8000704:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000708:	f000 f9c8 	bl	8000a9c <DelayUS>
}
 800070c:	bf00      	nop
 800070e:	bd80      	pop	{r7, pc}

08000710 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8000710:	b590      	push	{r4, r7, lr}
 8000712:	b087      	sub	sp, #28
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	460a      	mov	r2, r1
 800071a:	71fb      	strb	r3, [r7, #7]
 800071c:	4613      	mov	r3, r2
 800071e:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000720:	4b12      	ldr	r3, [pc, #72]	@ (800076c <HD44780_SetCursor+0x5c>)
 8000722:	f107 0408 	add.w	r4, r7, #8
 8000726:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000728:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 800072c:	4b10      	ldr	r3, [pc, #64]	@ (8000770 <HD44780_SetCursor+0x60>)
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	79ba      	ldrb	r2, [r7, #6]
 8000732:	429a      	cmp	r2, r3
 8000734:	d303      	bcc.n	800073e <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8000736:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <HD44780_SetCursor+0x60>)
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	3b01      	subs	r3, #1
 800073c:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800073e:	79bb      	ldrb	r3, [r7, #6]
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	3318      	adds	r3, #24
 8000744:	443b      	add	r3, r7
 8000746:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800074a:	b2da      	uxtb	r2, r3
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	4413      	add	r3, r2
 8000750:	b2db      	uxtb	r3, r3
 8000752:	b25b      	sxtb	r3, r3
 8000754:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000758:	b25b      	sxtb	r3, r3
 800075a:	b2db      	uxtb	r3, r3
 800075c:	4618      	mov	r0, r3
 800075e:	f000 f8eb 	bl	8000938 <SendCommand>
}
 8000762:	bf00      	nop
 8000764:	371c      	adds	r7, #28
 8000766:	46bd      	mov	sp, r7
 8000768:	bd90      	pop	{r4, r7, pc}
 800076a:	bf00      	nop
 800076c:	08003bb4 	.word	0x08003bb4
 8000770:	2000008b 	.word	0x2000008b

08000774 <HD44780_NoDisplay>:

void HD44780_NoDisplay()
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  dpControl &= ~LCD_DISPLAYON;
 8000778:	4b08      	ldr	r3, [pc, #32]	@ (800079c <HD44780_NoDisplay+0x28>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	f023 0304 	bic.w	r3, r3, #4
 8000780:	b2da      	uxtb	r2, r3
 8000782:	4b06      	ldr	r3, [pc, #24]	@ (800079c <HD44780_NoDisplay+0x28>)
 8000784:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000786:	4b05      	ldr	r3, [pc, #20]	@ (800079c <HD44780_NoDisplay+0x28>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	f043 0308 	orr.w	r3, r3, #8
 800078e:	b2db      	uxtb	r3, r3
 8000790:	4618      	mov	r0, r3
 8000792:	f000 f8d1 	bl	8000938 <SendCommand>
}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000089 	.word	0x20000089

080007a0 <HD44780_Display>:

void HD44780_Display()
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 80007a4:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <HD44780_Display+0x28>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	f043 0304 	orr.w	r3, r3, #4
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <HD44780_Display+0x28>)
 80007b0:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 80007b2:	4b05      	ldr	r3, [pc, #20]	@ (80007c8 <HD44780_Display+0x28>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	f043 0308 	orr.w	r3, r3, #8
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	4618      	mov	r0, r3
 80007be:	f000 f8bb 	bl	8000938 <SendCommand>
}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000089 	.word	0x20000089

080007cc <HD44780_NoCursor>:

void HD44780_NoCursor()
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  dpControl &= ~LCD_CURSORON;
 80007d0:	4b08      	ldr	r3, [pc, #32]	@ (80007f4 <HD44780_NoCursor+0x28>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	f023 0302 	bic.w	r3, r3, #2
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <HD44780_NoCursor+0x28>)
 80007dc:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 80007de:	4b05      	ldr	r3, [pc, #20]	@ (80007f4 <HD44780_NoCursor+0x28>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	f043 0308 	orr.w	r3, r3, #8
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	4618      	mov	r0, r3
 80007ea:	f000 f8a5 	bl	8000938 <SendCommand>
}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000089 	.word	0x20000089

080007f8 <HD44780_Cursor>:

void HD44780_Cursor()
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  dpControl |= LCD_CURSORON;
 80007fc:	4b08      	ldr	r3, [pc, #32]	@ (8000820 <HD44780_Cursor+0x28>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	f043 0302 	orr.w	r3, r3, #2
 8000804:	b2da      	uxtb	r2, r3
 8000806:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <HD44780_Cursor+0x28>)
 8000808:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 800080a:	4b05      	ldr	r3, [pc, #20]	@ (8000820 <HD44780_Cursor+0x28>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	f043 0308 	orr.w	r3, r3, #8
 8000812:	b2db      	uxtb	r3, r3
 8000814:	4618      	mov	r0, r3
 8000816:	f000 f88f 	bl	8000938 <SendCommand>
}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000089 	.word	0x20000089

08000824 <HD44780_NoBlink>:

void HD44780_NoBlink()
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  dpControl &= ~LCD_BLINKON;
 8000828:	4b08      	ldr	r3, [pc, #32]	@ (800084c <HD44780_NoBlink+0x28>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	f023 0301 	bic.w	r3, r3, #1
 8000830:	b2da      	uxtb	r2, r3
 8000832:	4b06      	ldr	r3, [pc, #24]	@ (800084c <HD44780_NoBlink+0x28>)
 8000834:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000836:	4b05      	ldr	r3, [pc, #20]	@ (800084c <HD44780_NoBlink+0x28>)
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	f043 0308 	orr.w	r3, r3, #8
 800083e:	b2db      	uxtb	r3, r3
 8000840:	4618      	mov	r0, r3
 8000842:	f000 f879 	bl	8000938 <SendCommand>
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000089 	.word	0x20000089

08000850 <HD44780_Blink>:

void HD44780_Blink()
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  dpControl |= LCD_BLINKON;
 8000854:	4b08      	ldr	r3, [pc, #32]	@ (8000878 <HD44780_Blink+0x28>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	b2da      	uxtb	r2, r3
 800085e:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <HD44780_Blink+0x28>)
 8000860:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000862:	4b05      	ldr	r3, [pc, #20]	@ (8000878 <HD44780_Blink+0x28>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	f043 0308 	orr.w	r3, r3, #8
 800086a:	b2db      	uxtb	r3, r3
 800086c:	4618      	mov	r0, r3
 800086e:	f000 f863 	bl	8000938 <SendCommand>
}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	20000089 	.word	0x20000089

0800087c <HD44780_ScrollDisplayLeft>:

void HD44780_ScrollDisplayLeft(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  SendCommand(LCD_CURSORSHIFT | LCD_DISPLAYMOVE | LCD_MOVELEFT);
 8000880:	2018      	movs	r0, #24
 8000882:	f000 f859 	bl	8000938 <SendCommand>
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}

0800088a <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 800088a:	b580      	push	{r7, lr}
 800088c:	b084      	sub	sp, #16
 800088e:	af00      	add	r7, sp, #0
 8000890:	4603      	mov	r3, r0
 8000892:	6039      	str	r1, [r7, #0]
 8000894:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	f003 0307 	and.w	r3, r3, #7
 800089c:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 800089e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a2:	00db      	lsls	r3, r3, #3
 80008a4:	b25b      	sxtb	r3, r3
 80008a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008aa:	b25b      	sxtb	r3, r3
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	4618      	mov	r0, r3
 80008b0:	f000 f842 	bl	8000938 <SendCommand>
  for (int i=0; i<8; i++)
 80008b4:	2300      	movs	r3, #0
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	e009      	b.n	80008ce <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	683a      	ldr	r2, [r7, #0]
 80008be:	4413      	add	r3, r2
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	4618      	mov	r0, r3
 80008c4:	f000 f846 	bl	8000954 <SendChar>
  for (int i=0; i<8; i++)
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	3301      	adds	r3, #1
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	2b07      	cmp	r3, #7
 80008d2:	ddf2      	ble.n	80008ba <HD44780_CreateSpecialChar+0x30>
  }
}
 80008d4:	bf00      	nop
 80008d6:	bf00      	nop
 80008d8:	3710      	adds	r7, #16
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b082      	sub	sp, #8
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80008e6:	e006      	b.n	80008f6 <HD44780_PrintStr+0x18>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	1c5a      	adds	r2, r3, #1
 80008ec:	607a      	str	r2, [r7, #4]
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	4618      	mov	r0, r3
 80008f2:	f000 f82f 	bl	8000954 <SendChar>
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d1f4      	bne.n	80008e8 <HD44780_PrintStr+0xa>
}
 80008fe:	bf00      	nop
 8000900:	bf00      	nop
 8000902:	3708      	adds	r7, #8
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}

08000908 <HD44780_NoBacklight>:
  if(new_val) HD44780_Backlight();
  else HD44780_NoBacklight();
}

void HD44780_NoBacklight(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  dpBacklight=LCD_NOBACKLIGHT;
 800090c:	4b03      	ldr	r3, [pc, #12]	@ (800091c <HD44780_NoBacklight+0x14>)
 800090e:	2200      	movs	r2, #0
 8000910:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8000912:	2000      	movs	r0, #0
 8000914:	f000 f85e 	bl	80009d4 <ExpanderWrite>
}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}
 800091c:	2000008c 	.word	0x2000008c

08000920 <HD44780_Backlight>:

void HD44780_Backlight(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 8000924:	4b03      	ldr	r3, [pc, #12]	@ (8000934 <HD44780_Backlight+0x14>)
 8000926:	2208      	movs	r2, #8
 8000928:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 800092a:	2000      	movs	r0, #0
 800092c:	f000 f852 	bl	80009d4 <ExpanderWrite>
}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}
 8000934:	2000008c 	.word	0x2000008c

08000938 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	4603      	mov	r3, r0
 8000940:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	2100      	movs	r1, #0
 8000946:	4618      	mov	r0, r3
 8000948:	f000 f812 	bl	8000970 <Send>
}
 800094c:	bf00      	nop
 800094e:	3708      	adds	r7, #8
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}

08000954 <SendChar>:

static void SendChar(uint8_t ch)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	2101      	movs	r1, #1
 8000962:	4618      	mov	r0, r3
 8000964:	f000 f804 	bl	8000970 <Send>
}
 8000968:	bf00      	nop
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}

08000970 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	460a      	mov	r2, r1
 800097a:	71fb      	strb	r3, [r7, #7]
 800097c:	4613      	mov	r3, r2
 800097e:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	f023 030f 	bic.w	r3, r3, #15
 8000986:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	011b      	lsls	r3, r3, #4
 800098c:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800098e:	7bfa      	ldrb	r2, [r7, #15]
 8000990:	79bb      	ldrb	r3, [r7, #6]
 8000992:	4313      	orrs	r3, r2
 8000994:	b2db      	uxtb	r3, r3
 8000996:	4618      	mov	r0, r3
 8000998:	f000 f80b 	bl	80009b2 <Write4Bits>
  Write4Bits((lownib)|mode);
 800099c:	7bba      	ldrb	r2, [r7, #14]
 800099e:	79bb      	ldrb	r3, [r7, #6]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	4618      	mov	r0, r3
 80009a6:	f000 f804 	bl	80009b2 <Write4Bits>
}
 80009aa:	bf00      	nop
 80009ac:	3710      	adds	r7, #16
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b082      	sub	sp, #8
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	4603      	mov	r3, r0
 80009ba:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80009bc:	79fb      	ldrb	r3, [r7, #7]
 80009be:	4618      	mov	r0, r3
 80009c0:	f000 f808 	bl	80009d4 <ExpanderWrite>
  PulseEnable(value);
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	4618      	mov	r0, r3
 80009c8:	f000 f820 	bl	8000a0c <PulseEnable>
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af02      	add	r7, sp, #8
 80009da:	4603      	mov	r3, r0
 80009dc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80009de:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <ExpanderWrite+0x30>)
 80009e0:	781a      	ldrb	r2, [r3, #0]
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80009ea:	f107 020f 	add.w	r2, r7, #15
 80009ee:	230a      	movs	r3, #10
 80009f0:	9300      	str	r3, [sp, #0]
 80009f2:	2301      	movs	r3, #1
 80009f4:	217e      	movs	r1, #126	@ 0x7e
 80009f6:	4804      	ldr	r0, [pc, #16]	@ (8000a08 <ExpanderWrite+0x34>)
 80009f8:	f001 f816 	bl	8001a28 <HAL_I2C_Master_Transmit>
}
 80009fc:	bf00      	nop
 80009fe:	3710      	adds	r7, #16
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	2000008c 	.word	0x2000008c
 8000a08:	20000090 	.word	0x20000090

08000a0c <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	4603      	mov	r3, r0
 8000a14:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	f043 0304 	orr.w	r3, r3, #4
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff ffd8 	bl	80009d4 <ExpanderWrite>
  DelayUS(20);
 8000a24:	2014      	movs	r0, #20
 8000a26:	f000 f839 	bl	8000a9c <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	f023 0304 	bic.w	r3, r3, #4
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	4618      	mov	r0, r3
 8000a34:	f7ff ffce 	bl	80009d4 <ExpanderWrite>
  DelayUS(20);
 8000a38:	2014      	movs	r0, #20
 8000a3a:	f000 f82f 	bl	8000a9c <DelayUS>
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
	...

08000a48 <DelayInit>:

static void DelayInit(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000a4c:	4b11      	ldr	r3, [pc, #68]	@ (8000a94 <DelayInit+0x4c>)
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	4a10      	ldr	r2, [pc, #64]	@ (8000a94 <DelayInit+0x4c>)
 8000a52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000a56:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8000a58:	4b0e      	ldr	r3, [pc, #56]	@ (8000a94 <DelayInit+0x4c>)
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a94 <DelayInit+0x4c>)
 8000a5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a62:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000a64:	4b0c      	ldr	r3, [pc, #48]	@ (8000a98 <DelayInit+0x50>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a0b      	ldr	r2, [pc, #44]	@ (8000a98 <DelayInit+0x50>)
 8000a6a:	f023 0301 	bic.w	r3, r3, #1
 8000a6e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000a70:	4b09      	ldr	r3, [pc, #36]	@ (8000a98 <DelayInit+0x50>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a08      	ldr	r2, [pc, #32]	@ (8000a98 <DelayInit+0x50>)
 8000a76:	f043 0301 	orr.w	r3, r3, #1
 8000a7a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8000a7c:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <DelayInit+0x50>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8000a82:	bf00      	nop
  __ASM volatile ("NOP");
 8000a84:	bf00      	nop
  __ASM volatile ("NOP");
 8000a86:	bf00      	nop
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	e000edf0 	.word	0xe000edf0
 8000a98:	e0001000 	.word	0xe0001000

08000a9c <DelayUS>:

static void DelayUS(uint32_t us) {
 8000a9c:	b480      	push	{r7}
 8000a9e:	b087      	sub	sp, #28
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8000aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <DelayUS+0x44>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a0e      	ldr	r2, [pc, #56]	@ (8000ae4 <DelayUS+0x48>)
 8000aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8000aae:	0c9a      	lsrs	r2, r3, #18
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	fb02 f303 	mul.w	r3, r2, r3
 8000ab6:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8000ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae8 <DelayUS+0x4c>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8000abe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <DelayUS+0x4c>)
 8000ac0:	685a      	ldr	r2, [r3, #4]
 8000ac2:	693b      	ldr	r3, [r7, #16]
 8000ac4:	1ad3      	subs	r3, r2, r3
 8000ac6:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	697a      	ldr	r2, [r7, #20]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d8f6      	bhi.n	8000abe <DelayUS+0x22>
}
 8000ad0:	bf00      	nop
 8000ad2:	bf00      	nop
 8000ad4:	371c      	adds	r7, #28
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	20000010 	.word	0x20000010
 8000ae4:	431bde83 	.word	0x431bde83
 8000ae8:	e0001000 	.word	0xe0001000

08000aec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000af2:	f000 fb2b 	bl	800114c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000af6:	f000 f895 	bl	8000c24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000afa:	f000 f959 	bl	8000db0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000afe:	f000 f8ff 	bl	8000d00 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000b02:	f000 f92b 	bl	8000d5c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HD44780_Init(2);
 8000b06:	2002      	movs	r0, #2
 8000b08:	f7ff fd68 	bl	80005dc <HD44780_Init>
  HD44780_Clear();
 8000b0c:	f7ff fdea 	bl	80006e4 <HD44780_Clear>
  HD44780_SetCursor(0,0);
 8000b10:	2100      	movs	r1, #0
 8000b12:	2000      	movs	r0, #0
 8000b14:	f7ff fdfc 	bl	8000710 <HD44780_SetCursor>
  HD44780_PrintStr("HELLO");
 8000b18:	483e      	ldr	r0, [pc, #248]	@ (8000c14 <main+0x128>)
 8000b1a:	f7ff fee0 	bl	80008de <HD44780_PrintStr>
  HD44780_SetCursor(10,1);
 8000b1e:	2101      	movs	r1, #1
 8000b20:	200a      	movs	r0, #10
 8000b22:	f7ff fdf5 	bl	8000710 <HD44780_SetCursor>
  HD44780_PrintStr("WORLD");
 8000b26:	483c      	ldr	r0, [pc, #240]	@ (8000c18 <main+0x12c>)
 8000b28:	f7ff fed9 	bl	80008de <HD44780_PrintStr>
  HAL_Delay(2000);
 8000b2c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b30:	f000 fb7e 	bl	8001230 <HAL_Delay>

  HD44780_Clear();
 8000b34:	f7ff fdd6 	bl	80006e4 <HD44780_Clear>
  HD44780_SetCursor(0,0);
 8000b38:	2100      	movs	r1, #0
 8000b3a:	2000      	movs	r0, #0
 8000b3c:	f7ff fde8 	bl	8000710 <HD44780_SetCursor>
  HD44780_PrintStr("HELLO");
 8000b40:	4834      	ldr	r0, [pc, #208]	@ (8000c14 <main+0x128>)
 8000b42:	f7ff fecc 	bl	80008de <HD44780_PrintStr>
  HAL_Delay(2000);
 8000b46:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b4a:	f000 fb71 	bl	8001230 <HAL_Delay>
  HD44780_NoBacklight();
 8000b4e:	f7ff fedb 	bl	8000908 <HD44780_NoBacklight>
  HAL_Delay(2000);
 8000b52:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b56:	f000 fb6b 	bl	8001230 <HAL_Delay>
  HD44780_Backlight();
 8000b5a:	f7ff fee1 	bl	8000920 <HD44780_Backlight>

  HAL_Delay(2000);
 8000b5e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b62:	f000 fb65 	bl	8001230 <HAL_Delay>
  HD44780_Cursor();
 8000b66:	f7ff fe47 	bl	80007f8 <HD44780_Cursor>
  HAL_Delay(2000);
 8000b6a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b6e:	f000 fb5f 	bl	8001230 <HAL_Delay>
  HD44780_Blink();
 8000b72:	f7ff fe6d 	bl	8000850 <HD44780_Blink>
  HAL_Delay(5000);
 8000b76:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000b7a:	f000 fb59 	bl	8001230 <HAL_Delay>
  HD44780_NoBlink();
 8000b7e:	f7ff fe51 	bl	8000824 <HD44780_NoBlink>
  HAL_Delay(2000);
 8000b82:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b86:	f000 fb53 	bl	8001230 <HAL_Delay>
  HD44780_NoCursor();
 8000b8a:	f7ff fe1f 	bl	80007cc <HD44780_NoCursor>
  HAL_Delay(2000);
 8000b8e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b92:	f000 fb4d 	bl	8001230 <HAL_Delay>

  HD44780_NoDisplay();
 8000b96:	f7ff fded 	bl	8000774 <HD44780_NoDisplay>
  HAL_Delay(2000);
 8000b9a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b9e:	f000 fb47 	bl	8001230 <HAL_Delay>
  HD44780_Display();
 8000ba2:	f7ff fdfd 	bl	80007a0 <HD44780_Display>

  HD44780_Clear();
 8000ba6:	f7ff fd9d 	bl	80006e4 <HD44780_Clear>
  HD44780_SetCursor(0,0);
 8000baa:	2100      	movs	r1, #0
 8000bac:	2000      	movs	r0, #0
 8000bae:	f7ff fdaf 	bl	8000710 <HD44780_SetCursor>
  HD44780_PrintStr("Learning STM32 with LCD is fun :-)");
 8000bb2:	481a      	ldr	r0, [pc, #104]	@ (8000c1c <main+0x130>)
 8000bb4:	f7ff fe93 	bl	80008de <HD44780_PrintStr>

  for (int x = 0; x < 40; x++)
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	e008      	b.n	8000bd0 <main+0xe4>
  {
    HD44780_ScrollDisplayLeft();  // or Right
 8000bbe:	f7ff fe5d 	bl	800087c <HD44780_ScrollDisplayLeft>
    HAL_Delay(500);
 8000bc2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000bc6:	f000 fb33 	bl	8001230 <HAL_Delay>
  for (int x = 0; x < 40; x++)
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	60fb      	str	r3, [r7, #12]
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	2b27      	cmp	r3, #39	@ 0x27
 8000bd4:	ddf3      	ble.n	8000bbe <main+0xd2>
  }

  char snum[6];  // a bit safer than 5
  for (int x = 1; x <= 200; x++)
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	60bb      	str	r3, [r7, #8]
 8000bda:	e016      	b.n	8000c0a <main+0x11e>
  {
    snprintf(snum, sizeof(snum), "%d", x);
 8000bdc:	4638      	mov	r0, r7
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	4a0f      	ldr	r2, [pc, #60]	@ (8000c20 <main+0x134>)
 8000be2:	2106      	movs	r1, #6
 8000be4:	f002 fb26 	bl	8003234 <sniprintf>
    HD44780_Clear();
 8000be8:	f7ff fd7c 	bl	80006e4 <HD44780_Clear>
    HD44780_SetCursor(0,0);
 8000bec:	2100      	movs	r1, #0
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f7ff fd8e 	bl	8000710 <HD44780_SetCursor>
    HD44780_PrintStr(snum);
 8000bf4:	463b      	mov	r3, r7
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff fe71 	bl	80008de <HD44780_PrintStr>
    HAL_Delay(1000);
 8000bfc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c00:	f000 fb16 	bl	8001230 <HAL_Delay>
  for (int x = 1; x <= 200; x++)
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	3301      	adds	r3, #1
 8000c08:	60bb      	str	r3, [r7, #8]
 8000c0a:	68bb      	ldr	r3, [r7, #8]
 8000c0c:	2bc8      	cmp	r3, #200	@ 0xc8
 8000c0e:	dde5      	ble.n	8000bdc <main+0xf0>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <main+0x124>
 8000c14:	08003bc4 	.word	0x08003bc4
 8000c18:	08003bcc 	.word	0x08003bcc
 8000c1c:	08003bd4 	.word	0x08003bd4
 8000c20:	08003bf8 	.word	0x08003bf8

08000c24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b094      	sub	sp, #80	@ 0x50
 8000c28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c2a:	f107 031c 	add.w	r3, r7, #28
 8000c2e:	2234      	movs	r2, #52	@ 0x34
 8000c30:	2100      	movs	r1, #0
 8000c32:	4618      	mov	r0, r3
 8000c34:	f002 fb34 	bl	80032a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c38:	f107 0308 	add.w	r3, r7, #8
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c48:	2300      	movs	r3, #0
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000cf8 <SystemClock_Config+0xd4>)
 8000c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c50:	4a29      	ldr	r2, [pc, #164]	@ (8000cf8 <SystemClock_Config+0xd4>)
 8000c52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c58:	4b27      	ldr	r3, [pc, #156]	@ (8000cf8 <SystemClock_Config+0xd4>)
 8000c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c60:	607b      	str	r3, [r7, #4]
 8000c62:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c64:	2300      	movs	r3, #0
 8000c66:	603b      	str	r3, [r7, #0]
 8000c68:	4b24      	ldr	r3, [pc, #144]	@ (8000cfc <SystemClock_Config+0xd8>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c70:	4a22      	ldr	r2, [pc, #136]	@ (8000cfc <SystemClock_Config+0xd8>)
 8000c72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c76:	6013      	str	r3, [r2, #0]
 8000c78:	4b20      	ldr	r3, [pc, #128]	@ (8000cfc <SystemClock_Config+0xd8>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c80:	603b      	str	r3, [r7, #0]
 8000c82:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c84:	2302      	movs	r3, #2
 8000c86:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c8c:	2310      	movs	r3, #16
 8000c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c90:	2302      	movs	r3, #2
 8000c92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c94:	2300      	movs	r3, #0
 8000c96:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c98:	2310      	movs	r3, #16
 8000c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c9c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ca0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ca2:	2304      	movs	r3, #4
 8000ca4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000caa:	2302      	movs	r3, #2
 8000cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cae:	f107 031c 	add.w	r3, r7, #28
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f001 fd5c 	bl	8002770 <HAL_RCC_OscConfig>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000cbe:	f000 f8e5 	bl	8000e8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc2:	230f      	movs	r3, #15
 8000cc4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cd2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cd8:	f107 0308 	add.w	r3, r7, #8
 8000cdc:	2102      	movs	r1, #2
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f001 f9fc 	bl	80020dc <HAL_RCC_ClockConfig>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000cea:	f000 f8cf 	bl	8000e8c <Error_Handler>
  }
}
 8000cee:	bf00      	nop
 8000cf0:	3750      	adds	r7, #80	@ 0x50
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40007000 	.word	0x40007000

08000d00 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d04:	4b12      	ldr	r3, [pc, #72]	@ (8000d50 <MX_I2C1_Init+0x50>)
 8000d06:	4a13      	ldr	r2, [pc, #76]	@ (8000d54 <MX_I2C1_Init+0x54>)
 8000d08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d0a:	4b11      	ldr	r3, [pc, #68]	@ (8000d50 <MX_I2C1_Init+0x50>)
 8000d0c:	4a12      	ldr	r2, [pc, #72]	@ (8000d58 <MX_I2C1_Init+0x58>)
 8000d0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d10:	4b0f      	ldr	r3, [pc, #60]	@ (8000d50 <MX_I2C1_Init+0x50>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d16:	4b0e      	ldr	r3, [pc, #56]	@ (8000d50 <MX_I2C1_Init+0x50>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d50 <MX_I2C1_Init+0x50>)
 8000d1e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d22:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d24:	4b0a      	ldr	r3, [pc, #40]	@ (8000d50 <MX_I2C1_Init+0x50>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d2a:	4b09      	ldr	r3, [pc, #36]	@ (8000d50 <MX_I2C1_Init+0x50>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <MX_I2C1_Init+0x50>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d36:	4b06      	ldr	r3, [pc, #24]	@ (8000d50 <MX_I2C1_Init+0x50>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d3c:	4804      	ldr	r0, [pc, #16]	@ (8000d50 <MX_I2C1_Init+0x50>)
 8000d3e:	f000 fd2f 	bl	80017a0 <HAL_I2C_Init>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d48:	f000 f8a0 	bl	8000e8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d4c:	bf00      	nop
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20000090 	.word	0x20000090
 8000d54:	40005400 	.word	0x40005400
 8000d58:	000186a0 	.word	0x000186a0

08000d5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d60:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <MX_USART2_UART_Init+0x4c>)
 8000d62:	4a12      	ldr	r2, [pc, #72]	@ (8000dac <MX_USART2_UART_Init+0x50>)
 8000d64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d66:	4b10      	ldr	r3, [pc, #64]	@ (8000da8 <MX_USART2_UART_Init+0x4c>)
 8000d68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000da8 <MX_USART2_UART_Init+0x4c>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d74:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <MX_USART2_UART_Init+0x4c>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000da8 <MX_USART2_UART_Init+0x4c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d80:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <MX_USART2_UART_Init+0x4c>)
 8000d82:	220c      	movs	r2, #12
 8000d84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d86:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <MX_USART2_UART_Init+0x4c>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d8c:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <MX_USART2_UART_Init+0x4c>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d92:	4805      	ldr	r0, [pc, #20]	@ (8000da8 <MX_USART2_UART_Init+0x4c>)
 8000d94:	f001 ff8a 	bl	8002cac <HAL_UART_Init>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d9e:	f000 f875 	bl	8000e8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	200000e4 	.word	0x200000e4
 8000dac:	40004400 	.word	0x40004400

08000db0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b08a      	sub	sp, #40	@ 0x28
 8000db4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
 8000dc4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	613b      	str	r3, [r7, #16]
 8000dca:	4b2d      	ldr	r3, [pc, #180]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dce:	4a2c      	ldr	r2, [pc, #176]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000dd0:	f043 0304 	orr.w	r3, r3, #4
 8000dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dda:	f003 0304 	and.w	r3, r3, #4
 8000dde:	613b      	str	r3, [r7, #16]
 8000de0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
 8000de6:	4b26      	ldr	r3, [pc, #152]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	4a25      	ldr	r2, [pc, #148]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000dec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000df2:	4b23      	ldr	r3, [pc, #140]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dfa:	60fb      	str	r3, [r7, #12]
 8000dfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60bb      	str	r3, [r7, #8]
 8000e02:	4b1f      	ldr	r3, [pc, #124]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	4a1e      	ldr	r2, [pc, #120]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000e08:	f043 0301 	orr.w	r3, r3, #1
 8000e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	60bb      	str	r3, [r7, #8]
 8000e18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	607b      	str	r3, [r7, #4]
 8000e1e:	4b18      	ldr	r3, [pc, #96]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	4a17      	ldr	r2, [pc, #92]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000e24:	f043 0302 	orr.w	r3, r3, #2
 8000e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2a:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	f003 0302 	and.w	r3, r3, #2
 8000e32:	607b      	str	r3, [r7, #4]
 8000e34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2120      	movs	r1, #32
 8000e3a:	4812      	ldr	r0, [pc, #72]	@ (8000e84 <MX_GPIO_Init+0xd4>)
 8000e3c:	f000 fc96 	bl	800176c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e46:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e50:	f107 0314 	add.w	r3, r7, #20
 8000e54:	4619      	mov	r1, r3
 8000e56:	480c      	ldr	r0, [pc, #48]	@ (8000e88 <MX_GPIO_Init+0xd8>)
 8000e58:	f000 faf4 	bl	8001444 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e5c:	2320      	movs	r3, #32
 8000e5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e60:	2301      	movs	r3, #1
 8000e62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e6c:	f107 0314 	add.w	r3, r7, #20
 8000e70:	4619      	mov	r1, r3
 8000e72:	4804      	ldr	r0, [pc, #16]	@ (8000e84 <MX_GPIO_Init+0xd4>)
 8000e74:	f000 fae6 	bl	8001444 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e78:	bf00      	nop
 8000e7a:	3728      	adds	r7, #40	@ 0x28
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40023800 	.word	0x40023800
 8000e84:	40020000 	.word	0x40020000
 8000e88:	40020800 	.word	0x40020800

08000e8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e90:	b672      	cpsid	i
}
 8000e92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e94:	bf00      	nop
 8000e96:	e7fd      	b.n	8000e94 <Error_Handler+0x8>

08000e98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	607b      	str	r3, [r7, #4]
 8000ea2:	4b10      	ldr	r3, [pc, #64]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000ea8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eac:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	603b      	str	r3, [r7, #0]
 8000ebe:	4b09      	ldr	r3, [pc, #36]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec2:	4a08      	ldr	r2, [pc, #32]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000ec4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eca:	4b06      	ldr	r3, [pc, #24]	@ (8000ee4 <HAL_MspInit+0x4c>)
 8000ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed2:	603b      	str	r3, [r7, #0]
 8000ed4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ed6:	2007      	movs	r0, #7
 8000ed8:	f000 fa80 	bl	80013dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	40023800 	.word	0x40023800

08000ee8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b08a      	sub	sp, #40	@ 0x28
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef0:	f107 0314 	add.w	r3, r7, #20
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]
 8000efc:	60da      	str	r2, [r3, #12]
 8000efe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a19      	ldr	r2, [pc, #100]	@ (8000f6c <HAL_I2C_MspInit+0x84>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d12c      	bne.n	8000f64 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]
 8000f0e:	4b18      	ldr	r3, [pc, #96]	@ (8000f70 <HAL_I2C_MspInit+0x88>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f12:	4a17      	ldr	r2, [pc, #92]	@ (8000f70 <HAL_I2C_MspInit+0x88>)
 8000f14:	f043 0302 	orr.w	r3, r3, #2
 8000f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f1a:	4b15      	ldr	r3, [pc, #84]	@ (8000f70 <HAL_I2C_MspInit+0x88>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	f003 0302 	and.w	r3, r3, #2
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f26:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f2c:	2312      	movs	r3, #18
 8000f2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f34:	2303      	movs	r3, #3
 8000f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f38:	2304      	movs	r3, #4
 8000f3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3c:	f107 0314 	add.w	r3, r7, #20
 8000f40:	4619      	mov	r1, r3
 8000f42:	480c      	ldr	r0, [pc, #48]	@ (8000f74 <HAL_I2C_MspInit+0x8c>)
 8000f44:	f000 fa7e 	bl	8001444 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	4b08      	ldr	r3, [pc, #32]	@ (8000f70 <HAL_I2C_MspInit+0x88>)
 8000f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f50:	4a07      	ldr	r2, [pc, #28]	@ (8000f70 <HAL_I2C_MspInit+0x88>)
 8000f52:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f58:	4b05      	ldr	r3, [pc, #20]	@ (8000f70 <HAL_I2C_MspInit+0x88>)
 8000f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f64:	bf00      	nop
 8000f66:	3728      	adds	r7, #40	@ 0x28
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40005400 	.word	0x40005400
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40020400 	.word	0x40020400

08000f78 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08a      	sub	sp, #40	@ 0x28
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a19      	ldr	r2, [pc, #100]	@ (8000ffc <HAL_UART_MspInit+0x84>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d12b      	bne.n	8000ff2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	4b18      	ldr	r3, [pc, #96]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa2:	4a17      	ldr	r2, [pc, #92]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000faa:	4b15      	ldr	r3, [pc, #84]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	4b11      	ldr	r3, [pc, #68]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	4a10      	ldr	r2, [pc, #64]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fd2:	230c      	movs	r3, #12
 8000fd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fe2:	2307      	movs	r3, #7
 8000fe4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe6:	f107 0314 	add.w	r3, r7, #20
 8000fea:	4619      	mov	r1, r3
 8000fec:	4805      	ldr	r0, [pc, #20]	@ (8001004 <HAL_UART_MspInit+0x8c>)
 8000fee:	f000 fa29 	bl	8001444 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ff2:	bf00      	nop
 8000ff4:	3728      	adds	r7, #40	@ 0x28
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40004400 	.word	0x40004400
 8001000:	40023800 	.word	0x40023800
 8001004:	40020000 	.word	0x40020000

08001008 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <NMI_Handler+0x4>

08001010 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <HardFault_Handler+0x4>

08001018 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <MemManage_Handler+0x4>

08001020 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <BusFault_Handler+0x4>

08001028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <UsageFault_Handler+0x4>

08001030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr

0800103e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800103e:	b480      	push	{r7}
 8001040:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001042:	bf00      	nop
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800105e:	f000 f8c7 	bl	80011f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001070:	4a14      	ldr	r2, [pc, #80]	@ (80010c4 <_sbrk+0x5c>)
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <_sbrk+0x60>)
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800107c:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <_sbrk+0x64>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d102      	bne.n	800108a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001084:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <_sbrk+0x64>)
 8001086:	4a12      	ldr	r2, [pc, #72]	@ (80010d0 <_sbrk+0x68>)
 8001088:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800108a:	4b10      	ldr	r3, [pc, #64]	@ (80010cc <_sbrk+0x64>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4413      	add	r3, r2
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	429a      	cmp	r2, r3
 8001096:	d207      	bcs.n	80010a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001098:	f002 f90a 	bl	80032b0 <__errno>
 800109c:	4603      	mov	r3, r0
 800109e:	220c      	movs	r2, #12
 80010a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010a2:	f04f 33ff 	mov.w	r3, #4294967295
 80010a6:	e009      	b.n	80010bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <_sbrk+0x64>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ae:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <_sbrk+0x64>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4413      	add	r3, r2
 80010b6:	4a05      	ldr	r2, [pc, #20]	@ (80010cc <_sbrk+0x64>)
 80010b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ba:	68fb      	ldr	r3, [r7, #12]
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3718      	adds	r7, #24
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20020000 	.word	0x20020000
 80010c8:	00000400 	.word	0x00000400
 80010cc:	2000012c 	.word	0x2000012c
 80010d0:	20000280 	.word	0x20000280

080010d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010d8:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <SystemInit+0x20>)
 80010da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010de:	4a05      	ldr	r2, [pc, #20]	@ (80010f4 <SystemInit+0x20>)
 80010e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80010f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001130 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80010fc:	f7ff ffea 	bl	80010d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001100:	480c      	ldr	r0, [pc, #48]	@ (8001134 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001102:	490d      	ldr	r1, [pc, #52]	@ (8001138 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001104:	4a0d      	ldr	r2, [pc, #52]	@ (800113c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001108:	e002      	b.n	8001110 <LoopCopyDataInit>

0800110a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800110c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110e:	3304      	adds	r3, #4

08001110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001114:	d3f9      	bcc.n	800110a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001116:	4a0a      	ldr	r2, [pc, #40]	@ (8001140 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001118:	4c0a      	ldr	r4, [pc, #40]	@ (8001144 <LoopFillZerobss+0x22>)
  movs r3, #0
 800111a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800111c:	e001      	b.n	8001122 <LoopFillZerobss>

0800111e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001120:	3204      	adds	r2, #4

08001122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001124:	d3fb      	bcc.n	800111e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001126:	f002 f8c9 	bl	80032bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800112a:	f7ff fcdf 	bl	8000aec <main>
  bx  lr    
 800112e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001130:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001138:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800113c:	08003c58 	.word	0x08003c58
  ldr r2, =_sbss
 8001140:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001144:	2000027c 	.word	0x2000027c

08001148 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001148:	e7fe      	b.n	8001148 <ADC_IRQHandler>
	...

0800114c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001150:	4b0e      	ldr	r3, [pc, #56]	@ (800118c <HAL_Init+0x40>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a0d      	ldr	r2, [pc, #52]	@ (800118c <HAL_Init+0x40>)
 8001156:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800115a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800115c:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <HAL_Init+0x40>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <HAL_Init+0x40>)
 8001162:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001166:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001168:	4b08      	ldr	r3, [pc, #32]	@ (800118c <HAL_Init+0x40>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a07      	ldr	r2, [pc, #28]	@ (800118c <HAL_Init+0x40>)
 800116e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001172:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001174:	2003      	movs	r0, #3
 8001176:	f000 f931 	bl	80013dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800117a:	2000      	movs	r0, #0
 800117c:	f000 f808 	bl	8001190 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001180:	f7ff fe8a 	bl	8000e98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40023c00 	.word	0x40023c00

08001190 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001198:	4b12      	ldr	r3, [pc, #72]	@ (80011e4 <HAL_InitTick+0x54>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b12      	ldr	r3, [pc, #72]	@ (80011e8 <HAL_InitTick+0x58>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	4619      	mov	r1, r3
 80011a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 f93b 	bl	800142a <HAL_SYSTICK_Config>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e00e      	b.n	80011dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b0f      	cmp	r3, #15
 80011c2:	d80a      	bhi.n	80011da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011c4:	2200      	movs	r2, #0
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	f04f 30ff 	mov.w	r0, #4294967295
 80011cc:	f000 f911 	bl	80013f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d0:	4a06      	ldr	r2, [pc, #24]	@ (80011ec <HAL_InitTick+0x5c>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011d6:	2300      	movs	r3, #0
 80011d8:	e000      	b.n	80011dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20000010 	.word	0x20000010
 80011e8:	20000018 	.word	0x20000018
 80011ec:	20000014 	.word	0x20000014

080011f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011f4:	4b06      	ldr	r3, [pc, #24]	@ (8001210 <HAL_IncTick+0x20>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b06      	ldr	r3, [pc, #24]	@ (8001214 <HAL_IncTick+0x24>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <HAL_IncTick+0x24>)
 8001202:	6013      	str	r3, [r2, #0]
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000018 	.word	0x20000018
 8001214:	20000130 	.word	0x20000130

08001218 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  return uwTick;
 800121c:	4b03      	ldr	r3, [pc, #12]	@ (800122c <HAL_GetTick+0x14>)
 800121e:	681b      	ldr	r3, [r3, #0]
}
 8001220:	4618      	mov	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	20000130 	.word	0x20000130

08001230 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001238:	f7ff ffee 	bl	8001218 <HAL_GetTick>
 800123c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001248:	d005      	beq.n	8001256 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800124a:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <HAL_Delay+0x44>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	461a      	mov	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	4413      	add	r3, r2
 8001254:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001256:	bf00      	nop
 8001258:	f7ff ffde 	bl	8001218 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	68fa      	ldr	r2, [r7, #12]
 8001264:	429a      	cmp	r2, r3
 8001266:	d8f7      	bhi.n	8001258 <HAL_Delay+0x28>
  {
  }
}
 8001268:	bf00      	nop
 800126a:	bf00      	nop
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000018 	.word	0x20000018

08001278 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001288:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <__NVIC_SetPriorityGrouping+0x44>)
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800128e:	68ba      	ldr	r2, [r7, #8]
 8001290:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001294:	4013      	ands	r3, r2
 8001296:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012aa:	4a04      	ldr	r2, [pc, #16]	@ (80012bc <__NVIC_SetPriorityGrouping+0x44>)
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	60d3      	str	r3, [r2, #12]
}
 80012b0:	bf00      	nop
 80012b2:	3714      	adds	r7, #20
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	e000ed00 	.word	0xe000ed00

080012c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012c4:	4b04      	ldr	r3, [pc, #16]	@ (80012d8 <__NVIC_GetPriorityGrouping+0x18>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	0a1b      	lsrs	r3, r3, #8
 80012ca:	f003 0307 	and.w	r3, r3, #7
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	6039      	str	r1, [r7, #0]
 80012e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	db0a      	blt.n	8001306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	490c      	ldr	r1, [pc, #48]	@ (8001328 <__NVIC_SetPriority+0x4c>)
 80012f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012fa:	0112      	lsls	r2, r2, #4
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	440b      	add	r3, r1
 8001300:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001304:	e00a      	b.n	800131c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4908      	ldr	r1, [pc, #32]	@ (800132c <__NVIC_SetPriority+0x50>)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	f003 030f 	and.w	r3, r3, #15
 8001312:	3b04      	subs	r3, #4
 8001314:	0112      	lsls	r2, r2, #4
 8001316:	b2d2      	uxtb	r2, r2
 8001318:	440b      	add	r3, r1
 800131a:	761a      	strb	r2, [r3, #24]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	e000e100 	.word	0xe000e100
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001330:	b480      	push	{r7}
 8001332:	b089      	sub	sp, #36	@ 0x24
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	f1c3 0307 	rsb	r3, r3, #7
 800134a:	2b04      	cmp	r3, #4
 800134c:	bf28      	it	cs
 800134e:	2304      	movcs	r3, #4
 8001350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3304      	adds	r3, #4
 8001356:	2b06      	cmp	r3, #6
 8001358:	d902      	bls.n	8001360 <NVIC_EncodePriority+0x30>
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	3b03      	subs	r3, #3
 800135e:	e000      	b.n	8001362 <NVIC_EncodePriority+0x32>
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001364:	f04f 32ff 	mov.w	r2, #4294967295
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	43da      	mvns	r2, r3
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	401a      	ands	r2, r3
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001378:	f04f 31ff 	mov.w	r1, #4294967295
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	fa01 f303 	lsl.w	r3, r1, r3
 8001382:	43d9      	mvns	r1, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001388:	4313      	orrs	r3, r2
         );
}
 800138a:	4618      	mov	r0, r3
 800138c:	3724      	adds	r7, #36	@ 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
	...

08001398 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3b01      	subs	r3, #1
 80013a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013a8:	d301      	bcc.n	80013ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013aa:	2301      	movs	r3, #1
 80013ac:	e00f      	b.n	80013ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ae:	4a0a      	ldr	r2, [pc, #40]	@ (80013d8 <SysTick_Config+0x40>)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3b01      	subs	r3, #1
 80013b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013b6:	210f      	movs	r1, #15
 80013b8:	f04f 30ff 	mov.w	r0, #4294967295
 80013bc:	f7ff ff8e 	bl	80012dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <SysTick_Config+0x40>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013c6:	4b04      	ldr	r3, [pc, #16]	@ (80013d8 <SysTick_Config+0x40>)
 80013c8:	2207      	movs	r2, #7
 80013ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	e000e010 	.word	0xe000e010

080013dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7ff ff47 	bl	8001278 <__NVIC_SetPriorityGrouping>
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b086      	sub	sp, #24
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	4603      	mov	r3, r0
 80013fa:	60b9      	str	r1, [r7, #8]
 80013fc:	607a      	str	r2, [r7, #4]
 80013fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001404:	f7ff ff5c 	bl	80012c0 <__NVIC_GetPriorityGrouping>
 8001408:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	68b9      	ldr	r1, [r7, #8]
 800140e:	6978      	ldr	r0, [r7, #20]
 8001410:	f7ff ff8e 	bl	8001330 <NVIC_EncodePriority>
 8001414:	4602      	mov	r2, r0
 8001416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800141a:	4611      	mov	r1, r2
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff ff5d 	bl	80012dc <__NVIC_SetPriority>
}
 8001422:	bf00      	nop
 8001424:	3718      	adds	r7, #24
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b082      	sub	sp, #8
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff ffb0 	bl	8001398 <SysTick_Config>
 8001438:	4603      	mov	r3, r0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
	...

08001444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001444:	b480      	push	{r7}
 8001446:	b089      	sub	sp, #36	@ 0x24
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001456:	2300      	movs	r3, #0
 8001458:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
 800145e:	e165      	b.n	800172c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001460:	2201      	movs	r2, #1
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	4013      	ands	r3, r2
 8001472:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	429a      	cmp	r2, r3
 800147a:	f040 8154 	bne.w	8001726 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f003 0303 	and.w	r3, r3, #3
 8001486:	2b01      	cmp	r3, #1
 8001488:	d005      	beq.n	8001496 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001492:	2b02      	cmp	r3, #2
 8001494:	d130      	bne.n	80014f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	2203      	movs	r2, #3
 80014a2:	fa02 f303 	lsl.w	r3, r2, r3
 80014a6:	43db      	mvns	r3, r3
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	4013      	ands	r3, r2
 80014ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	68da      	ldr	r2, [r3, #12]
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	4313      	orrs	r3, r2
 80014be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014cc:	2201      	movs	r2, #1
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	43db      	mvns	r3, r3
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	4013      	ands	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	091b      	lsrs	r3, r3, #4
 80014e2:	f003 0201 	and.w	r2, r3, #1
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f003 0303 	and.w	r3, r3, #3
 8001500:	2b03      	cmp	r3, #3
 8001502:	d017      	beq.n	8001534 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	2203      	movs	r2, #3
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	43db      	mvns	r3, r3
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	4013      	ands	r3, r2
 800151a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	689a      	ldr	r2, [r3, #8]
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	4313      	orrs	r3, r2
 800152c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d123      	bne.n	8001588 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	08da      	lsrs	r2, r3, #3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	3208      	adds	r2, #8
 8001548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800154c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	f003 0307 	and.w	r3, r3, #7
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	220f      	movs	r2, #15
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	43db      	mvns	r3, r3
 800155e:	69ba      	ldr	r2, [r7, #24]
 8001560:	4013      	ands	r3, r2
 8001562:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	691a      	ldr	r2, [r3, #16]
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	f003 0307 	and.w	r3, r3, #7
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4313      	orrs	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	08da      	lsrs	r2, r3, #3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	3208      	adds	r2, #8
 8001582:	69b9      	ldr	r1, [r7, #24]
 8001584:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	2203      	movs	r2, #3
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	43db      	mvns	r3, r3
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	4013      	ands	r3, r2
 800159e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f003 0203 	and.w	r2, r3, #3
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	f000 80ae 	beq.w	8001726 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	4b5d      	ldr	r3, [pc, #372]	@ (8001744 <HAL_GPIO_Init+0x300>)
 80015d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015d2:	4a5c      	ldr	r2, [pc, #368]	@ (8001744 <HAL_GPIO_Init+0x300>)
 80015d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80015da:	4b5a      	ldr	r3, [pc, #360]	@ (8001744 <HAL_GPIO_Init+0x300>)
 80015dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015e6:	4a58      	ldr	r2, [pc, #352]	@ (8001748 <HAL_GPIO_Init+0x304>)
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	089b      	lsrs	r3, r3, #2
 80015ec:	3302      	adds	r3, #2
 80015ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	f003 0303 	and.w	r3, r3, #3
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	220f      	movs	r2, #15
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	43db      	mvns	r3, r3
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	4013      	ands	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a4f      	ldr	r2, [pc, #316]	@ (800174c <HAL_GPIO_Init+0x308>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d025      	beq.n	800165e <HAL_GPIO_Init+0x21a>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a4e      	ldr	r2, [pc, #312]	@ (8001750 <HAL_GPIO_Init+0x30c>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d01f      	beq.n	800165a <HAL_GPIO_Init+0x216>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a4d      	ldr	r2, [pc, #308]	@ (8001754 <HAL_GPIO_Init+0x310>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d019      	beq.n	8001656 <HAL_GPIO_Init+0x212>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a4c      	ldr	r2, [pc, #304]	@ (8001758 <HAL_GPIO_Init+0x314>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d013      	beq.n	8001652 <HAL_GPIO_Init+0x20e>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a4b      	ldr	r2, [pc, #300]	@ (800175c <HAL_GPIO_Init+0x318>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d00d      	beq.n	800164e <HAL_GPIO_Init+0x20a>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a4a      	ldr	r2, [pc, #296]	@ (8001760 <HAL_GPIO_Init+0x31c>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d007      	beq.n	800164a <HAL_GPIO_Init+0x206>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a49      	ldr	r2, [pc, #292]	@ (8001764 <HAL_GPIO_Init+0x320>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d101      	bne.n	8001646 <HAL_GPIO_Init+0x202>
 8001642:	2306      	movs	r3, #6
 8001644:	e00c      	b.n	8001660 <HAL_GPIO_Init+0x21c>
 8001646:	2307      	movs	r3, #7
 8001648:	e00a      	b.n	8001660 <HAL_GPIO_Init+0x21c>
 800164a:	2305      	movs	r3, #5
 800164c:	e008      	b.n	8001660 <HAL_GPIO_Init+0x21c>
 800164e:	2304      	movs	r3, #4
 8001650:	e006      	b.n	8001660 <HAL_GPIO_Init+0x21c>
 8001652:	2303      	movs	r3, #3
 8001654:	e004      	b.n	8001660 <HAL_GPIO_Init+0x21c>
 8001656:	2302      	movs	r3, #2
 8001658:	e002      	b.n	8001660 <HAL_GPIO_Init+0x21c>
 800165a:	2301      	movs	r3, #1
 800165c:	e000      	b.n	8001660 <HAL_GPIO_Init+0x21c>
 800165e:	2300      	movs	r3, #0
 8001660:	69fa      	ldr	r2, [r7, #28]
 8001662:	f002 0203 	and.w	r2, r2, #3
 8001666:	0092      	lsls	r2, r2, #2
 8001668:	4093      	lsls	r3, r2
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	4313      	orrs	r3, r2
 800166e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001670:	4935      	ldr	r1, [pc, #212]	@ (8001748 <HAL_GPIO_Init+0x304>)
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	089b      	lsrs	r3, r3, #2
 8001676:	3302      	adds	r3, #2
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800167e:	4b3a      	ldr	r3, [pc, #232]	@ (8001768 <HAL_GPIO_Init+0x324>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	43db      	mvns	r3, r3
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	4013      	ands	r3, r2
 800168c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d003      	beq.n	80016a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800169a:	69ba      	ldr	r2, [r7, #24]
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	4313      	orrs	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016a2:	4a31      	ldr	r2, [pc, #196]	@ (8001768 <HAL_GPIO_Init+0x324>)
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001768 <HAL_GPIO_Init+0x324>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	43db      	mvns	r3, r3
 80016b2:	69ba      	ldr	r2, [r7, #24]
 80016b4:	4013      	ands	r3, r2
 80016b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d003      	beq.n	80016cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016cc:	4a26      	ldr	r2, [pc, #152]	@ (8001768 <HAL_GPIO_Init+0x324>)
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016d2:	4b25      	ldr	r3, [pc, #148]	@ (8001768 <HAL_GPIO_Init+0x324>)
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	43db      	mvns	r3, r3
 80016dc:	69ba      	ldr	r2, [r7, #24]
 80016de:	4013      	ands	r3, r2
 80016e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d003      	beq.n	80016f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80016ee:	69ba      	ldr	r2, [r7, #24]
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001768 <HAL_GPIO_Init+0x324>)
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001768 <HAL_GPIO_Init+0x324>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	43db      	mvns	r3, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4013      	ands	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d003      	beq.n	8001720 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	4313      	orrs	r3, r2
 800171e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001720:	4a11      	ldr	r2, [pc, #68]	@ (8001768 <HAL_GPIO_Init+0x324>)
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	3301      	adds	r3, #1
 800172a:	61fb      	str	r3, [r7, #28]
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	2b0f      	cmp	r3, #15
 8001730:	f67f ae96 	bls.w	8001460 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001734:	bf00      	nop
 8001736:	bf00      	nop
 8001738:	3724      	adds	r7, #36	@ 0x24
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800
 8001748:	40013800 	.word	0x40013800
 800174c:	40020000 	.word	0x40020000
 8001750:	40020400 	.word	0x40020400
 8001754:	40020800 	.word	0x40020800
 8001758:	40020c00 	.word	0x40020c00
 800175c:	40021000 	.word	0x40021000
 8001760:	40021400 	.word	0x40021400
 8001764:	40021800 	.word	0x40021800
 8001768:	40013c00 	.word	0x40013c00

0800176c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	460b      	mov	r3, r1
 8001776:	807b      	strh	r3, [r7, #2]
 8001778:	4613      	mov	r3, r2
 800177a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800177c:	787b      	ldrb	r3, [r7, #1]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d003      	beq.n	800178a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001782:	887a      	ldrh	r2, [r7, #2]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001788:	e003      	b.n	8001792 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800178a:	887b      	ldrh	r3, [r7, #2]
 800178c:	041a      	lsls	r2, r3, #16
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	619a      	str	r2, [r3, #24]
}
 8001792:	bf00      	nop
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
	...

080017a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e12b      	b.n	8001a0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d106      	bne.n	80017cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f7ff fb8e 	bl	8000ee8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2224      	movs	r2, #36	@ 0x24
 80017d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f022 0201 	bic.w	r2, r2, #1
 80017e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80017f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001802:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001804:	f000 fd5c 	bl	80022c0 <HAL_RCC_GetPCLK1Freq>
 8001808:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	4a81      	ldr	r2, [pc, #516]	@ (8001a14 <HAL_I2C_Init+0x274>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d807      	bhi.n	8001824 <HAL_I2C_Init+0x84>
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	4a80      	ldr	r2, [pc, #512]	@ (8001a18 <HAL_I2C_Init+0x278>)
 8001818:	4293      	cmp	r3, r2
 800181a:	bf94      	ite	ls
 800181c:	2301      	movls	r3, #1
 800181e:	2300      	movhi	r3, #0
 8001820:	b2db      	uxtb	r3, r3
 8001822:	e006      	b.n	8001832 <HAL_I2C_Init+0x92>
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4a7d      	ldr	r2, [pc, #500]	@ (8001a1c <HAL_I2C_Init+0x27c>)
 8001828:	4293      	cmp	r3, r2
 800182a:	bf94      	ite	ls
 800182c:	2301      	movls	r3, #1
 800182e:	2300      	movhi	r3, #0
 8001830:	b2db      	uxtb	r3, r3
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e0e7      	b.n	8001a0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	4a78      	ldr	r2, [pc, #480]	@ (8001a20 <HAL_I2C_Init+0x280>)
 800183e:	fba2 2303 	umull	r2, r3, r2, r3
 8001842:	0c9b      	lsrs	r3, r3, #18
 8001844:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	68ba      	ldr	r2, [r7, #8]
 8001856:	430a      	orrs	r2, r1
 8001858:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	6a1b      	ldr	r3, [r3, #32]
 8001860:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	4a6a      	ldr	r2, [pc, #424]	@ (8001a14 <HAL_I2C_Init+0x274>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d802      	bhi.n	8001874 <HAL_I2C_Init+0xd4>
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	3301      	adds	r3, #1
 8001872:	e009      	b.n	8001888 <HAL_I2C_Init+0xe8>
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800187a:	fb02 f303 	mul.w	r3, r2, r3
 800187e:	4a69      	ldr	r2, [pc, #420]	@ (8001a24 <HAL_I2C_Init+0x284>)
 8001880:	fba2 2303 	umull	r2, r3, r2, r3
 8001884:	099b      	lsrs	r3, r3, #6
 8001886:	3301      	adds	r3, #1
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	430b      	orrs	r3, r1
 800188e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	69db      	ldr	r3, [r3, #28]
 8001896:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800189a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	495c      	ldr	r1, [pc, #368]	@ (8001a14 <HAL_I2C_Init+0x274>)
 80018a4:	428b      	cmp	r3, r1
 80018a6:	d819      	bhi.n	80018dc <HAL_I2C_Init+0x13c>
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	1e59      	subs	r1, r3, #1
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80018b6:	1c59      	adds	r1, r3, #1
 80018b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80018bc:	400b      	ands	r3, r1
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d00a      	beq.n	80018d8 <HAL_I2C_Init+0x138>
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	1e59      	subs	r1, r3, #1
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80018d0:	3301      	adds	r3, #1
 80018d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018d6:	e051      	b.n	800197c <HAL_I2C_Init+0x1dc>
 80018d8:	2304      	movs	r3, #4
 80018da:	e04f      	b.n	800197c <HAL_I2C_Init+0x1dc>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d111      	bne.n	8001908 <HAL_I2C_Init+0x168>
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	1e58      	subs	r0, r3, #1
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6859      	ldr	r1, [r3, #4]
 80018ec:	460b      	mov	r3, r1
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	440b      	add	r3, r1
 80018f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80018f6:	3301      	adds	r3, #1
 80018f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	bf0c      	ite	eq
 8001900:	2301      	moveq	r3, #1
 8001902:	2300      	movne	r3, #0
 8001904:	b2db      	uxtb	r3, r3
 8001906:	e012      	b.n	800192e <HAL_I2C_Init+0x18e>
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	1e58      	subs	r0, r3, #1
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6859      	ldr	r1, [r3, #4]
 8001910:	460b      	mov	r3, r1
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	440b      	add	r3, r1
 8001916:	0099      	lsls	r1, r3, #2
 8001918:	440b      	add	r3, r1
 800191a:	fbb0 f3f3 	udiv	r3, r0, r3
 800191e:	3301      	adds	r3, #1
 8001920:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001924:	2b00      	cmp	r3, #0
 8001926:	bf0c      	ite	eq
 8001928:	2301      	moveq	r3, #1
 800192a:	2300      	movne	r3, #0
 800192c:	b2db      	uxtb	r3, r3
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <HAL_I2C_Init+0x196>
 8001932:	2301      	movs	r3, #1
 8001934:	e022      	b.n	800197c <HAL_I2C_Init+0x1dc>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d10e      	bne.n	800195c <HAL_I2C_Init+0x1bc>
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	1e58      	subs	r0, r3, #1
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6859      	ldr	r1, [r3, #4]
 8001946:	460b      	mov	r3, r1
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	440b      	add	r3, r1
 800194c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001950:	3301      	adds	r3, #1
 8001952:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001956:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800195a:	e00f      	b.n	800197c <HAL_I2C_Init+0x1dc>
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	1e58      	subs	r0, r3, #1
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6859      	ldr	r1, [r3, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	440b      	add	r3, r1
 800196a:	0099      	lsls	r1, r3, #2
 800196c:	440b      	add	r3, r1
 800196e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001972:	3301      	adds	r3, #1
 8001974:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001978:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800197c:	6879      	ldr	r1, [r7, #4]
 800197e:	6809      	ldr	r1, [r1, #0]
 8001980:	4313      	orrs	r3, r2
 8001982:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	69da      	ldr	r2, [r3, #28]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a1b      	ldr	r3, [r3, #32]
 8001996:	431a      	orrs	r2, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	430a      	orrs	r2, r1
 800199e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80019aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	6911      	ldr	r1, [r2, #16]
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	68d2      	ldr	r2, [r2, #12]
 80019b6:	4311      	orrs	r1, r2
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	6812      	ldr	r2, [r2, #0]
 80019bc:	430b      	orrs	r3, r1
 80019be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	695a      	ldr	r2, [r3, #20]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	699b      	ldr	r3, [r3, #24]
 80019d2:	431a      	orrs	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	430a      	orrs	r2, r1
 80019da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f042 0201 	orr.w	r2, r2, #1
 80019ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2200      	movs	r2, #0
 80019f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2220      	movs	r2, #32
 80019f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	000186a0 	.word	0x000186a0
 8001a18:	001e847f 	.word	0x001e847f
 8001a1c:	003d08ff 	.word	0x003d08ff
 8001a20:	431bde83 	.word	0x431bde83
 8001a24:	10624dd3 	.word	0x10624dd3

08001a28 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b088      	sub	sp, #32
 8001a2c:	af02      	add	r7, sp, #8
 8001a2e:	60f8      	str	r0, [r7, #12]
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	461a      	mov	r2, r3
 8001a34:	460b      	mov	r3, r1
 8001a36:	817b      	strh	r3, [r7, #10]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001a3c:	f7ff fbec 	bl	8001218 <HAL_GetTick>
 8001a40:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b20      	cmp	r3, #32
 8001a4c:	f040 80e0 	bne.w	8001c10 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	9300      	str	r3, [sp, #0]
 8001a54:	2319      	movs	r3, #25
 8001a56:	2201      	movs	r2, #1
 8001a58:	4970      	ldr	r1, [pc, #448]	@ (8001c1c <HAL_I2C_Master_Transmit+0x1f4>)
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f000 f964 	bl	8001d28 <I2C_WaitOnFlagUntilTimeout>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001a66:	2302      	movs	r3, #2
 8001a68:	e0d3      	b.n	8001c12 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d101      	bne.n	8001a78 <HAL_I2C_Master_Transmit+0x50>
 8001a74:	2302      	movs	r3, #2
 8001a76:	e0cc      	b.n	8001c12 <HAL_I2C_Master_Transmit+0x1ea>
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d007      	beq.n	8001a9e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f042 0201 	orr.w	r2, r2, #1
 8001a9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001aac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2221      	movs	r2, #33	@ 0x21
 8001ab2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2210      	movs	r2, #16
 8001aba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	893a      	ldrh	r2, [r7, #8]
 8001ace:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	4a50      	ldr	r2, [pc, #320]	@ (8001c20 <HAL_I2C_Master_Transmit+0x1f8>)
 8001ade:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001ae0:	8979      	ldrh	r1, [r7, #10]
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	6a3a      	ldr	r2, [r7, #32]
 8001ae6:	68f8      	ldr	r0, [r7, #12]
 8001ae8:	f000 f89c 	bl	8001c24 <I2C_MasterRequestWrite>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e08d      	b.n	8001c12 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001af6:	2300      	movs	r3, #0
 8001af8:	613b      	str	r3, [r7, #16]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	695b      	ldr	r3, [r3, #20]
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	699b      	ldr	r3, [r3, #24]
 8001b08:	613b      	str	r3, [r7, #16]
 8001b0a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001b0c:	e066      	b.n	8001bdc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	6a39      	ldr	r1, [r7, #32]
 8001b12:	68f8      	ldr	r0, [r7, #12]
 8001b14:	f000 fa22 	bl	8001f5c <I2C_WaitOnTXEFlagUntilTimeout>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00d      	beq.n	8001b3a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d107      	bne.n	8001b36 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e06b      	b.n	8001c12 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b3e:	781a      	ldrb	r2, [r3, #0]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4a:	1c5a      	adds	r2, r3, #1
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	3b01      	subs	r3, #1
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b62:	3b01      	subs	r3, #1
 8001b64:	b29a      	uxth	r2, r3
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	695b      	ldr	r3, [r3, #20]
 8001b70:	f003 0304 	and.w	r3, r3, #4
 8001b74:	2b04      	cmp	r3, #4
 8001b76:	d11b      	bne.n	8001bb0 <HAL_I2C_Master_Transmit+0x188>
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d017      	beq.n	8001bb0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b84:	781a      	ldrb	r2, [r3, #0]
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b90:	1c5a      	adds	r2, r3, #1
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	3b01      	subs	r3, #1
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ba8:	3b01      	subs	r3, #1
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bb0:	697a      	ldr	r2, [r7, #20]
 8001bb2:	6a39      	ldr	r1, [r7, #32]
 8001bb4:	68f8      	ldr	r0, [r7, #12]
 8001bb6:	f000 fa19 	bl	8001fec <I2C_WaitOnBTFFlagUntilTimeout>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d00d      	beq.n	8001bdc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc4:	2b04      	cmp	r3, #4
 8001bc6:	d107      	bne.n	8001bd8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bd6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e01a      	b.n	8001c12 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d194      	bne.n	8001b0e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2220      	movs	r2, #32
 8001bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	e000      	b.n	8001c12 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001c10:	2302      	movs	r3, #2
  }
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3718      	adds	r7, #24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	00100002 	.word	0x00100002
 8001c20:	ffff0000 	.word	0xffff0000

08001c24 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b088      	sub	sp, #32
 8001c28:	af02      	add	r7, sp, #8
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	607a      	str	r2, [r7, #4]
 8001c2e:	603b      	str	r3, [r7, #0]
 8001c30:	460b      	mov	r3, r1
 8001c32:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c38:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	2b08      	cmp	r3, #8
 8001c3e:	d006      	beq.n	8001c4e <I2C_MasterRequestWrite+0x2a>
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d003      	beq.n	8001c4e <I2C_MasterRequestWrite+0x2a>
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001c4c:	d108      	bne.n	8001c60 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	e00b      	b.n	8001c78 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c64:	2b12      	cmp	r3, #18
 8001c66:	d107      	bne.n	8001c78 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001c84:	68f8      	ldr	r0, [r7, #12]
 8001c86:	f000 f84f 	bl	8001d28 <I2C_WaitOnFlagUntilTimeout>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d00d      	beq.n	8001cac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c9e:	d103      	bne.n	8001ca8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ca6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e035      	b.n	8001d18 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	691b      	ldr	r3, [r3, #16]
 8001cb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001cb4:	d108      	bne.n	8001cc8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001cb6:	897b      	ldrh	r3, [r7, #10]
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	461a      	mov	r2, r3
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001cc4:	611a      	str	r2, [r3, #16]
 8001cc6:	e01b      	b.n	8001d00 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001cc8:	897b      	ldrh	r3, [r7, #10]
 8001cca:	11db      	asrs	r3, r3, #7
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	f003 0306 	and.w	r3, r3, #6
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	f063 030f 	orn	r3, r3, #15
 8001cd8:	b2da      	uxtb	r2, r3
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	490e      	ldr	r1, [pc, #56]	@ (8001d20 <I2C_MasterRequestWrite+0xfc>)
 8001ce6:	68f8      	ldr	r0, [r7, #12]
 8001ce8:	f000 f898 	bl	8001e1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e010      	b.n	8001d18 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001cf6:	897b      	ldrh	r3, [r7, #10]
 8001cf8:	b2da      	uxtb	r2, r3
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	4907      	ldr	r1, [pc, #28]	@ (8001d24 <I2C_MasterRequestWrite+0x100>)
 8001d06:	68f8      	ldr	r0, [r7, #12]
 8001d08:	f000 f888 	bl	8001e1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e000      	b.n	8001d18 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	00010008 	.word	0x00010008
 8001d24:	00010002 	.word	0x00010002

08001d28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	603b      	str	r3, [r7, #0]
 8001d34:	4613      	mov	r3, r2
 8001d36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d38:	e048      	b.n	8001dcc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d40:	d044      	beq.n	8001dcc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d42:	f7ff fa69 	bl	8001218 <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	683a      	ldr	r2, [r7, #0]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d302      	bcc.n	8001d58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d139      	bne.n	8001dcc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	0c1b      	lsrs	r3, r3, #16
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d10d      	bne.n	8001d7e <I2C_WaitOnFlagUntilTimeout+0x56>
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	43da      	mvns	r2, r3
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	bf0c      	ite	eq
 8001d74:	2301      	moveq	r3, #1
 8001d76:	2300      	movne	r3, #0
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	e00c      	b.n	8001d98 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	43da      	mvns	r2, r3
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	bf0c      	ite	eq
 8001d90:	2301      	moveq	r3, #1
 8001d92:	2300      	movne	r3, #0
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	461a      	mov	r2, r3
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d116      	bne.n	8001dcc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2200      	movs	r2, #0
 8001da2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2220      	movs	r2, #32
 8001da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db8:	f043 0220 	orr.w	r2, r3, #32
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e023      	b.n	8001e14 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	0c1b      	lsrs	r3, r3, #16
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d10d      	bne.n	8001df2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	695b      	ldr	r3, [r3, #20]
 8001ddc:	43da      	mvns	r2, r3
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	4013      	ands	r3, r2
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	bf0c      	ite	eq
 8001de8:	2301      	moveq	r3, #1
 8001dea:	2300      	movne	r3, #0
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	461a      	mov	r2, r3
 8001df0:	e00c      	b.n	8001e0c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	43da      	mvns	r2, r3
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	bf0c      	ite	eq
 8001e04:	2301      	moveq	r3, #1
 8001e06:	2300      	movne	r3, #0
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	79fb      	ldrb	r3, [r7, #7]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d093      	beq.n	8001d3a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
 8001e28:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e2a:	e071      	b.n	8001f10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e3a:	d123      	bne.n	8001e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e4a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001e54:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2220      	movs	r2, #32
 8001e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e70:	f043 0204 	orr.w	r2, r3, #4
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e067      	b.n	8001f54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e8a:	d041      	beq.n	8001f10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e8c:	f7ff f9c4 	bl	8001218 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d302      	bcc.n	8001ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d136      	bne.n	8001f10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	0c1b      	lsrs	r3, r3, #16
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d10c      	bne.n	8001ec6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	43da      	mvns	r2, r3
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	bf14      	ite	ne
 8001ebe:	2301      	movne	r3, #1
 8001ec0:	2300      	moveq	r3, #0
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	e00b      	b.n	8001ede <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	43da      	mvns	r2, r3
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	bf14      	ite	ne
 8001ed8:	2301      	movne	r3, #1
 8001eda:	2300      	moveq	r3, #0
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d016      	beq.n	8001f10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2220      	movs	r2, #32
 8001eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efc:	f043 0220 	orr.w	r2, r3, #32
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e021      	b.n	8001f54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	0c1b      	lsrs	r3, r3, #16
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d10c      	bne.n	8001f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	695b      	ldr	r3, [r3, #20]
 8001f20:	43da      	mvns	r2, r3
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	4013      	ands	r3, r2
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	bf14      	ite	ne
 8001f2c:	2301      	movne	r3, #1
 8001f2e:	2300      	moveq	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	e00b      	b.n	8001f4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	43da      	mvns	r2, r3
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	bf14      	ite	ne
 8001f46:	2301      	movne	r3, #1
 8001f48:	2300      	moveq	r3, #0
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	f47f af6d 	bne.w	8001e2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3710      	adds	r7, #16
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f68:	e034      	b.n	8001fd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	f000 f886 	bl	800207c <I2C_IsAcknowledgeFailed>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e034      	b.n	8001fe4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f80:	d028      	beq.n	8001fd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f82:	f7ff f949 	bl	8001218 <HAL_GetTick>
 8001f86:	4602      	mov	r2, r0
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d302      	bcc.n	8001f98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d11d      	bne.n	8001fd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fa2:	2b80      	cmp	r3, #128	@ 0x80
 8001fa4:	d016      	beq.n	8001fd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2220      	movs	r2, #32
 8001fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc0:	f043 0220 	orr.w	r2, r3, #32
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e007      	b.n	8001fe4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	695b      	ldr	r3, [r3, #20]
 8001fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fde:	2b80      	cmp	r3, #128	@ 0x80
 8001fe0:	d1c3      	bne.n	8001f6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3710      	adds	r7, #16
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001ff8:	e034      	b.n	8002064 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001ffa:	68f8      	ldr	r0, [r7, #12]
 8001ffc:	f000 f83e 	bl	800207c <I2C_IsAcknowledgeFailed>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e034      	b.n	8002074 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002010:	d028      	beq.n	8002064 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002012:	f7ff f901 	bl	8001218 <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	68ba      	ldr	r2, [r7, #8]
 800201e:	429a      	cmp	r2, r3
 8002020:	d302      	bcc.n	8002028 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d11d      	bne.n	8002064 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	f003 0304 	and.w	r3, r3, #4
 8002032:	2b04      	cmp	r3, #4
 8002034:	d016      	beq.n	8002064 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2200      	movs	r2, #0
 800203a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2220      	movs	r2, #32
 8002040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2200      	movs	r2, #0
 8002048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002050:	f043 0220 	orr.w	r2, r3, #32
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e007      	b.n	8002074 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	695b      	ldr	r3, [r3, #20]
 800206a:	f003 0304 	and.w	r3, r3, #4
 800206e:	2b04      	cmp	r3, #4
 8002070:	d1c3      	bne.n	8001ffa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	3710      	adds	r7, #16
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800208e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002092:	d11b      	bne.n	80020cc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800209c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2220      	movs	r2, #32
 80020a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b8:	f043 0204 	orr.w	r2, r3, #4
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e000      	b.n	80020ce <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
	...

080020dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e0cc      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020f0:	4b68      	ldr	r3, [pc, #416]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 030f 	and.w	r3, r3, #15
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d90c      	bls.n	8002118 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020fe:	4b65      	ldr	r3, [pc, #404]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 8002100:	683a      	ldr	r2, [r7, #0]
 8002102:	b2d2      	uxtb	r2, r2
 8002104:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002106:	4b63      	ldr	r3, [pc, #396]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 030f 	and.w	r3, r3, #15
 800210e:	683a      	ldr	r2, [r7, #0]
 8002110:	429a      	cmp	r2, r3
 8002112:	d001      	beq.n	8002118 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e0b8      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d020      	beq.n	8002166 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	2b00      	cmp	r3, #0
 800212e:	d005      	beq.n	800213c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002130:	4b59      	ldr	r3, [pc, #356]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	4a58      	ldr	r2, [pc, #352]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002136:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800213a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0308 	and.w	r3, r3, #8
 8002144:	2b00      	cmp	r3, #0
 8002146:	d005      	beq.n	8002154 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002148:	4b53      	ldr	r3, [pc, #332]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	4a52      	ldr	r2, [pc, #328]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800214e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002152:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002154:	4b50      	ldr	r3, [pc, #320]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	494d      	ldr	r1, [pc, #308]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002162:	4313      	orrs	r3, r2
 8002164:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	d044      	beq.n	80021fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d107      	bne.n	800218a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800217a:	4b47      	ldr	r3, [pc, #284]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d119      	bne.n	80021ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e07f      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b02      	cmp	r3, #2
 8002190:	d003      	beq.n	800219a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002196:	2b03      	cmp	r3, #3
 8002198:	d107      	bne.n	80021aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800219a:	4b3f      	ldr	r3, [pc, #252]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d109      	bne.n	80021ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e06f      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d101      	bne.n	80021ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e067      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021ba:	4b37      	ldr	r3, [pc, #220]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f023 0203 	bic.w	r2, r3, #3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	4934      	ldr	r1, [pc, #208]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021cc:	f7ff f824 	bl	8001218 <HAL_GetTick>
 80021d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d2:	e00a      	b.n	80021ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d4:	f7ff f820 	bl	8001218 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d901      	bls.n	80021ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e04f      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ea:	4b2b      	ldr	r3, [pc, #172]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f003 020c 	and.w	r2, r3, #12
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d1eb      	bne.n	80021d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021fc:	4b25      	ldr	r3, [pc, #148]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 030f 	and.w	r3, r3, #15
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	429a      	cmp	r2, r3
 8002208:	d20c      	bcs.n	8002224 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800220a:	4b22      	ldr	r3, [pc, #136]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 800220c:	683a      	ldr	r2, [r7, #0]
 800220e:	b2d2      	uxtb	r2, r2
 8002210:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002212:	4b20      	ldr	r3, [pc, #128]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 030f 	and.w	r3, r3, #15
 800221a:	683a      	ldr	r2, [r7, #0]
 800221c:	429a      	cmp	r2, r3
 800221e:	d001      	beq.n	8002224 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e032      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	2b00      	cmp	r3, #0
 800222e:	d008      	beq.n	8002242 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002230:	4b19      	ldr	r3, [pc, #100]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	4916      	ldr	r1, [pc, #88]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800223e:	4313      	orrs	r3, r2
 8002240:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	2b00      	cmp	r3, #0
 800224c:	d009      	beq.n	8002262 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800224e:	4b12      	ldr	r3, [pc, #72]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	490e      	ldr	r1, [pc, #56]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800225e:	4313      	orrs	r3, r2
 8002260:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002262:	f000 f855 	bl	8002310 <HAL_RCC_GetSysClockFreq>
 8002266:	4602      	mov	r2, r0
 8002268:	4b0b      	ldr	r3, [pc, #44]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	091b      	lsrs	r3, r3, #4
 800226e:	f003 030f 	and.w	r3, r3, #15
 8002272:	490a      	ldr	r1, [pc, #40]	@ (800229c <HAL_RCC_ClockConfig+0x1c0>)
 8002274:	5ccb      	ldrb	r3, [r1, r3]
 8002276:	fa22 f303 	lsr.w	r3, r2, r3
 800227a:	4a09      	ldr	r2, [pc, #36]	@ (80022a0 <HAL_RCC_ClockConfig+0x1c4>)
 800227c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800227e:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4618      	mov	r0, r3
 8002284:	f7fe ff84 	bl	8001190 <HAL_InitTick>

  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40023c00 	.word	0x40023c00
 8002298:	40023800 	.word	0x40023800
 800229c:	08003bfc 	.word	0x08003bfc
 80022a0:	20000010 	.word	0x20000010
 80022a4:	20000014 	.word	0x20000014

080022a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022ac:	4b03      	ldr	r3, [pc, #12]	@ (80022bc <HAL_RCC_GetHCLKFreq+0x14>)
 80022ae:	681b      	ldr	r3, [r3, #0]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	20000010 	.word	0x20000010

080022c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022c4:	f7ff fff0 	bl	80022a8 <HAL_RCC_GetHCLKFreq>
 80022c8:	4602      	mov	r2, r0
 80022ca:	4b05      	ldr	r3, [pc, #20]	@ (80022e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	0a9b      	lsrs	r3, r3, #10
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	4903      	ldr	r1, [pc, #12]	@ (80022e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022d6:	5ccb      	ldrb	r3, [r1, r3]
 80022d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022dc:	4618      	mov	r0, r3
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40023800 	.word	0x40023800
 80022e4:	08003c0c 	.word	0x08003c0c

080022e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022ec:	f7ff ffdc 	bl	80022a8 <HAL_RCC_GetHCLKFreq>
 80022f0:	4602      	mov	r2, r0
 80022f2:	4b05      	ldr	r3, [pc, #20]	@ (8002308 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	0b5b      	lsrs	r3, r3, #13
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	4903      	ldr	r1, [pc, #12]	@ (800230c <HAL_RCC_GetPCLK2Freq+0x24>)
 80022fe:	5ccb      	ldrb	r3, [r1, r3]
 8002300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002304:	4618      	mov	r0, r3
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40023800 	.word	0x40023800
 800230c:	08003c0c 	.word	0x08003c0c

08002310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002314:	b0ae      	sub	sp, #184	@ 0xb8
 8002316:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800231e:	2300      	movs	r3, #0
 8002320:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002324:	2300      	movs	r3, #0
 8002326:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800232a:	2300      	movs	r3, #0
 800232c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002330:	2300      	movs	r3, #0
 8002332:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002336:	4bcb      	ldr	r3, [pc, #812]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x354>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f003 030c 	and.w	r3, r3, #12
 800233e:	2b0c      	cmp	r3, #12
 8002340:	f200 8206 	bhi.w	8002750 <HAL_RCC_GetSysClockFreq+0x440>
 8002344:	a201      	add	r2, pc, #4	@ (adr r2, 800234c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800234a:	bf00      	nop
 800234c:	08002381 	.word	0x08002381
 8002350:	08002751 	.word	0x08002751
 8002354:	08002751 	.word	0x08002751
 8002358:	08002751 	.word	0x08002751
 800235c:	08002389 	.word	0x08002389
 8002360:	08002751 	.word	0x08002751
 8002364:	08002751 	.word	0x08002751
 8002368:	08002751 	.word	0x08002751
 800236c:	08002391 	.word	0x08002391
 8002370:	08002751 	.word	0x08002751
 8002374:	08002751 	.word	0x08002751
 8002378:	08002751 	.word	0x08002751
 800237c:	08002581 	.word	0x08002581
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002380:	4bb9      	ldr	r3, [pc, #740]	@ (8002668 <HAL_RCC_GetSysClockFreq+0x358>)
 8002382:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002386:	e1e7      	b.n	8002758 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002388:	4bb8      	ldr	r3, [pc, #736]	@ (800266c <HAL_RCC_GetSysClockFreq+0x35c>)
 800238a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800238e:	e1e3      	b.n	8002758 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002390:	4bb4      	ldr	r3, [pc, #720]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x354>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002398:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800239c:	4bb1      	ldr	r3, [pc, #708]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x354>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d071      	beq.n	800248c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023a8:	4bae      	ldr	r3, [pc, #696]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x354>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	099b      	lsrs	r3, r3, #6
 80023ae:	2200      	movs	r2, #0
 80023b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80023b4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80023b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80023bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80023c4:	2300      	movs	r3, #0
 80023c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80023ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80023ce:	4622      	mov	r2, r4
 80023d0:	462b      	mov	r3, r5
 80023d2:	f04f 0000 	mov.w	r0, #0
 80023d6:	f04f 0100 	mov.w	r1, #0
 80023da:	0159      	lsls	r1, r3, #5
 80023dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023e0:	0150      	lsls	r0, r2, #5
 80023e2:	4602      	mov	r2, r0
 80023e4:	460b      	mov	r3, r1
 80023e6:	4621      	mov	r1, r4
 80023e8:	1a51      	subs	r1, r2, r1
 80023ea:	6439      	str	r1, [r7, #64]	@ 0x40
 80023ec:	4629      	mov	r1, r5
 80023ee:	eb63 0301 	sbc.w	r3, r3, r1
 80023f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80023f4:	f04f 0200 	mov.w	r2, #0
 80023f8:	f04f 0300 	mov.w	r3, #0
 80023fc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002400:	4649      	mov	r1, r9
 8002402:	018b      	lsls	r3, r1, #6
 8002404:	4641      	mov	r1, r8
 8002406:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800240a:	4641      	mov	r1, r8
 800240c:	018a      	lsls	r2, r1, #6
 800240e:	4641      	mov	r1, r8
 8002410:	1a51      	subs	r1, r2, r1
 8002412:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002414:	4649      	mov	r1, r9
 8002416:	eb63 0301 	sbc.w	r3, r3, r1
 800241a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800241c:	f04f 0200 	mov.w	r2, #0
 8002420:	f04f 0300 	mov.w	r3, #0
 8002424:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002428:	4649      	mov	r1, r9
 800242a:	00cb      	lsls	r3, r1, #3
 800242c:	4641      	mov	r1, r8
 800242e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002432:	4641      	mov	r1, r8
 8002434:	00ca      	lsls	r2, r1, #3
 8002436:	4610      	mov	r0, r2
 8002438:	4619      	mov	r1, r3
 800243a:	4603      	mov	r3, r0
 800243c:	4622      	mov	r2, r4
 800243e:	189b      	adds	r3, r3, r2
 8002440:	633b      	str	r3, [r7, #48]	@ 0x30
 8002442:	462b      	mov	r3, r5
 8002444:	460a      	mov	r2, r1
 8002446:	eb42 0303 	adc.w	r3, r2, r3
 800244a:	637b      	str	r3, [r7, #52]	@ 0x34
 800244c:	f04f 0200 	mov.w	r2, #0
 8002450:	f04f 0300 	mov.w	r3, #0
 8002454:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002458:	4629      	mov	r1, r5
 800245a:	024b      	lsls	r3, r1, #9
 800245c:	4621      	mov	r1, r4
 800245e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002462:	4621      	mov	r1, r4
 8002464:	024a      	lsls	r2, r1, #9
 8002466:	4610      	mov	r0, r2
 8002468:	4619      	mov	r1, r3
 800246a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800246e:	2200      	movs	r2, #0
 8002470:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002474:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002478:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800247c:	f7fd ff18 	bl	80002b0 <__aeabi_uldivmod>
 8002480:	4602      	mov	r2, r0
 8002482:	460b      	mov	r3, r1
 8002484:	4613      	mov	r3, r2
 8002486:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800248a:	e067      	b.n	800255c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800248c:	4b75      	ldr	r3, [pc, #468]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x354>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	099b      	lsrs	r3, r3, #6
 8002492:	2200      	movs	r2, #0
 8002494:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002498:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800249c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80024a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80024a6:	2300      	movs	r3, #0
 80024a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80024aa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80024ae:	4622      	mov	r2, r4
 80024b0:	462b      	mov	r3, r5
 80024b2:	f04f 0000 	mov.w	r0, #0
 80024b6:	f04f 0100 	mov.w	r1, #0
 80024ba:	0159      	lsls	r1, r3, #5
 80024bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024c0:	0150      	lsls	r0, r2, #5
 80024c2:	4602      	mov	r2, r0
 80024c4:	460b      	mov	r3, r1
 80024c6:	4621      	mov	r1, r4
 80024c8:	1a51      	subs	r1, r2, r1
 80024ca:	62b9      	str	r1, [r7, #40]	@ 0x28
 80024cc:	4629      	mov	r1, r5
 80024ce:	eb63 0301 	sbc.w	r3, r3, r1
 80024d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024d4:	f04f 0200 	mov.w	r2, #0
 80024d8:	f04f 0300 	mov.w	r3, #0
 80024dc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80024e0:	4649      	mov	r1, r9
 80024e2:	018b      	lsls	r3, r1, #6
 80024e4:	4641      	mov	r1, r8
 80024e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024ea:	4641      	mov	r1, r8
 80024ec:	018a      	lsls	r2, r1, #6
 80024ee:	4641      	mov	r1, r8
 80024f0:	ebb2 0a01 	subs.w	sl, r2, r1
 80024f4:	4649      	mov	r1, r9
 80024f6:	eb63 0b01 	sbc.w	fp, r3, r1
 80024fa:	f04f 0200 	mov.w	r2, #0
 80024fe:	f04f 0300 	mov.w	r3, #0
 8002502:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002506:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800250a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800250e:	4692      	mov	sl, r2
 8002510:	469b      	mov	fp, r3
 8002512:	4623      	mov	r3, r4
 8002514:	eb1a 0303 	adds.w	r3, sl, r3
 8002518:	623b      	str	r3, [r7, #32]
 800251a:	462b      	mov	r3, r5
 800251c:	eb4b 0303 	adc.w	r3, fp, r3
 8002520:	627b      	str	r3, [r7, #36]	@ 0x24
 8002522:	f04f 0200 	mov.w	r2, #0
 8002526:	f04f 0300 	mov.w	r3, #0
 800252a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800252e:	4629      	mov	r1, r5
 8002530:	028b      	lsls	r3, r1, #10
 8002532:	4621      	mov	r1, r4
 8002534:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002538:	4621      	mov	r1, r4
 800253a:	028a      	lsls	r2, r1, #10
 800253c:	4610      	mov	r0, r2
 800253e:	4619      	mov	r1, r3
 8002540:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002544:	2200      	movs	r2, #0
 8002546:	673b      	str	r3, [r7, #112]	@ 0x70
 8002548:	677a      	str	r2, [r7, #116]	@ 0x74
 800254a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800254e:	f7fd feaf 	bl	80002b0 <__aeabi_uldivmod>
 8002552:	4602      	mov	r2, r0
 8002554:	460b      	mov	r3, r1
 8002556:	4613      	mov	r3, r2
 8002558:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800255c:	4b41      	ldr	r3, [pc, #260]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x354>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	0c1b      	lsrs	r3, r3, #16
 8002562:	f003 0303 	and.w	r3, r3, #3
 8002566:	3301      	adds	r3, #1
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800256e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002572:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002576:	fbb2 f3f3 	udiv	r3, r2, r3
 800257a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800257e:	e0eb      	b.n	8002758 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002580:	4b38      	ldr	r3, [pc, #224]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x354>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002588:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800258c:	4b35      	ldr	r3, [pc, #212]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x354>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d06b      	beq.n	8002670 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002598:	4b32      	ldr	r3, [pc, #200]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x354>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	099b      	lsrs	r3, r3, #6
 800259e:	2200      	movs	r2, #0
 80025a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80025a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80025a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80025ac:	2300      	movs	r3, #0
 80025ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80025b0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80025b4:	4622      	mov	r2, r4
 80025b6:	462b      	mov	r3, r5
 80025b8:	f04f 0000 	mov.w	r0, #0
 80025bc:	f04f 0100 	mov.w	r1, #0
 80025c0:	0159      	lsls	r1, r3, #5
 80025c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025c6:	0150      	lsls	r0, r2, #5
 80025c8:	4602      	mov	r2, r0
 80025ca:	460b      	mov	r3, r1
 80025cc:	4621      	mov	r1, r4
 80025ce:	1a51      	subs	r1, r2, r1
 80025d0:	61b9      	str	r1, [r7, #24]
 80025d2:	4629      	mov	r1, r5
 80025d4:	eb63 0301 	sbc.w	r3, r3, r1
 80025d8:	61fb      	str	r3, [r7, #28]
 80025da:	f04f 0200 	mov.w	r2, #0
 80025de:	f04f 0300 	mov.w	r3, #0
 80025e2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80025e6:	4659      	mov	r1, fp
 80025e8:	018b      	lsls	r3, r1, #6
 80025ea:	4651      	mov	r1, sl
 80025ec:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025f0:	4651      	mov	r1, sl
 80025f2:	018a      	lsls	r2, r1, #6
 80025f4:	4651      	mov	r1, sl
 80025f6:	ebb2 0801 	subs.w	r8, r2, r1
 80025fa:	4659      	mov	r1, fp
 80025fc:	eb63 0901 	sbc.w	r9, r3, r1
 8002600:	f04f 0200 	mov.w	r2, #0
 8002604:	f04f 0300 	mov.w	r3, #0
 8002608:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800260c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002610:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002614:	4690      	mov	r8, r2
 8002616:	4699      	mov	r9, r3
 8002618:	4623      	mov	r3, r4
 800261a:	eb18 0303 	adds.w	r3, r8, r3
 800261e:	613b      	str	r3, [r7, #16]
 8002620:	462b      	mov	r3, r5
 8002622:	eb49 0303 	adc.w	r3, r9, r3
 8002626:	617b      	str	r3, [r7, #20]
 8002628:	f04f 0200 	mov.w	r2, #0
 800262c:	f04f 0300 	mov.w	r3, #0
 8002630:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002634:	4629      	mov	r1, r5
 8002636:	024b      	lsls	r3, r1, #9
 8002638:	4621      	mov	r1, r4
 800263a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800263e:	4621      	mov	r1, r4
 8002640:	024a      	lsls	r2, r1, #9
 8002642:	4610      	mov	r0, r2
 8002644:	4619      	mov	r1, r3
 8002646:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800264a:	2200      	movs	r2, #0
 800264c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800264e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002650:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002654:	f7fd fe2c 	bl	80002b0 <__aeabi_uldivmod>
 8002658:	4602      	mov	r2, r0
 800265a:	460b      	mov	r3, r1
 800265c:	4613      	mov	r3, r2
 800265e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002662:	e065      	b.n	8002730 <HAL_RCC_GetSysClockFreq+0x420>
 8002664:	40023800 	.word	0x40023800
 8002668:	00f42400 	.word	0x00f42400
 800266c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002670:	4b3d      	ldr	r3, [pc, #244]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x458>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	099b      	lsrs	r3, r3, #6
 8002676:	2200      	movs	r2, #0
 8002678:	4618      	mov	r0, r3
 800267a:	4611      	mov	r1, r2
 800267c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002680:	653b      	str	r3, [r7, #80]	@ 0x50
 8002682:	2300      	movs	r3, #0
 8002684:	657b      	str	r3, [r7, #84]	@ 0x54
 8002686:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800268a:	4642      	mov	r2, r8
 800268c:	464b      	mov	r3, r9
 800268e:	f04f 0000 	mov.w	r0, #0
 8002692:	f04f 0100 	mov.w	r1, #0
 8002696:	0159      	lsls	r1, r3, #5
 8002698:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800269c:	0150      	lsls	r0, r2, #5
 800269e:	4602      	mov	r2, r0
 80026a0:	460b      	mov	r3, r1
 80026a2:	4641      	mov	r1, r8
 80026a4:	1a51      	subs	r1, r2, r1
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	4649      	mov	r1, r9
 80026aa:	eb63 0301 	sbc.w	r3, r3, r1
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	f04f 0200 	mov.w	r2, #0
 80026b4:	f04f 0300 	mov.w	r3, #0
 80026b8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80026bc:	4659      	mov	r1, fp
 80026be:	018b      	lsls	r3, r1, #6
 80026c0:	4651      	mov	r1, sl
 80026c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026c6:	4651      	mov	r1, sl
 80026c8:	018a      	lsls	r2, r1, #6
 80026ca:	4651      	mov	r1, sl
 80026cc:	1a54      	subs	r4, r2, r1
 80026ce:	4659      	mov	r1, fp
 80026d0:	eb63 0501 	sbc.w	r5, r3, r1
 80026d4:	f04f 0200 	mov.w	r2, #0
 80026d8:	f04f 0300 	mov.w	r3, #0
 80026dc:	00eb      	lsls	r3, r5, #3
 80026de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026e2:	00e2      	lsls	r2, r4, #3
 80026e4:	4614      	mov	r4, r2
 80026e6:	461d      	mov	r5, r3
 80026e8:	4643      	mov	r3, r8
 80026ea:	18e3      	adds	r3, r4, r3
 80026ec:	603b      	str	r3, [r7, #0]
 80026ee:	464b      	mov	r3, r9
 80026f0:	eb45 0303 	adc.w	r3, r5, r3
 80026f4:	607b      	str	r3, [r7, #4]
 80026f6:	f04f 0200 	mov.w	r2, #0
 80026fa:	f04f 0300 	mov.w	r3, #0
 80026fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002702:	4629      	mov	r1, r5
 8002704:	028b      	lsls	r3, r1, #10
 8002706:	4621      	mov	r1, r4
 8002708:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800270c:	4621      	mov	r1, r4
 800270e:	028a      	lsls	r2, r1, #10
 8002710:	4610      	mov	r0, r2
 8002712:	4619      	mov	r1, r3
 8002714:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002718:	2200      	movs	r2, #0
 800271a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800271c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800271e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002722:	f7fd fdc5 	bl	80002b0 <__aeabi_uldivmod>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	4613      	mov	r3, r2
 800272c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002730:	4b0d      	ldr	r3, [pc, #52]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x458>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	0f1b      	lsrs	r3, r3, #28
 8002736:	f003 0307 	and.w	r3, r3, #7
 800273a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800273e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002742:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002746:	fbb2 f3f3 	udiv	r3, r2, r3
 800274a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800274e:	e003      	b.n	8002758 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002750:	4b06      	ldr	r3, [pc, #24]	@ (800276c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002752:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002756:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002758:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800275c:	4618      	mov	r0, r3
 800275e:	37b8      	adds	r7, #184	@ 0xb8
 8002760:	46bd      	mov	sp, r7
 8002762:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002766:	bf00      	nop
 8002768:	40023800 	.word	0x40023800
 800276c:	00f42400 	.word	0x00f42400

08002770 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e28d      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	f000 8083 	beq.w	8002896 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002790:	4b94      	ldr	r3, [pc, #592]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 030c 	and.w	r3, r3, #12
 8002798:	2b04      	cmp	r3, #4
 800279a:	d019      	beq.n	80027d0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800279c:	4b91      	ldr	r3, [pc, #580]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 030c 	and.w	r3, r3, #12
        || \
 80027a4:	2b08      	cmp	r3, #8
 80027a6:	d106      	bne.n	80027b6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80027a8:	4b8e      	ldr	r3, [pc, #568]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027b4:	d00c      	beq.n	80027d0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027b6:	4b8b      	ldr	r3, [pc, #556]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80027be:	2b0c      	cmp	r3, #12
 80027c0:	d112      	bne.n	80027e8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027c2:	4b88      	ldr	r3, [pc, #544]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027ce:	d10b      	bne.n	80027e8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027d0:	4b84      	ldr	r3, [pc, #528]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d05b      	beq.n	8002894 <HAL_RCC_OscConfig+0x124>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d157      	bne.n	8002894 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e25a      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027f0:	d106      	bne.n	8002800 <HAL_RCC_OscConfig+0x90>
 80027f2:	4b7c      	ldr	r3, [pc, #496]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a7b      	ldr	r2, [pc, #492]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80027f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027fc:	6013      	str	r3, [r2, #0]
 80027fe:	e01d      	b.n	800283c <HAL_RCC_OscConfig+0xcc>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002808:	d10c      	bne.n	8002824 <HAL_RCC_OscConfig+0xb4>
 800280a:	4b76      	ldr	r3, [pc, #472]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a75      	ldr	r2, [pc, #468]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002810:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002814:	6013      	str	r3, [r2, #0]
 8002816:	4b73      	ldr	r3, [pc, #460]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a72      	ldr	r2, [pc, #456]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 800281c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002820:	6013      	str	r3, [r2, #0]
 8002822:	e00b      	b.n	800283c <HAL_RCC_OscConfig+0xcc>
 8002824:	4b6f      	ldr	r3, [pc, #444]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a6e      	ldr	r2, [pc, #440]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 800282a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800282e:	6013      	str	r3, [r2, #0]
 8002830:	4b6c      	ldr	r3, [pc, #432]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a6b      	ldr	r2, [pc, #428]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002836:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800283a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d013      	beq.n	800286c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002844:	f7fe fce8 	bl	8001218 <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800284c:	f7fe fce4 	bl	8001218 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b64      	cmp	r3, #100	@ 0x64
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e21f      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285e:	4b61      	ldr	r3, [pc, #388]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f0      	beq.n	800284c <HAL_RCC_OscConfig+0xdc>
 800286a:	e014      	b.n	8002896 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286c:	f7fe fcd4 	bl	8001218 <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002874:	f7fe fcd0 	bl	8001218 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b64      	cmp	r3, #100	@ 0x64
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e20b      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002886:	4b57      	ldr	r3, [pc, #348]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f0      	bne.n	8002874 <HAL_RCC_OscConfig+0x104>
 8002892:	e000      	b.n	8002896 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002894:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d06f      	beq.n	8002982 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80028a2:	4b50      	ldr	r3, [pc, #320]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 030c 	and.w	r3, r3, #12
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d017      	beq.n	80028de <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028ae:	4b4d      	ldr	r3, [pc, #308]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 030c 	and.w	r3, r3, #12
        || \
 80028b6:	2b08      	cmp	r3, #8
 80028b8:	d105      	bne.n	80028c6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028ba:	4b4a      	ldr	r3, [pc, #296]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d00b      	beq.n	80028de <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028c6:	4b47      	ldr	r3, [pc, #284]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028ce:	2b0c      	cmp	r3, #12
 80028d0:	d11c      	bne.n	800290c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028d2:	4b44      	ldr	r3, [pc, #272]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d116      	bne.n	800290c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028de:	4b41      	ldr	r3, [pc, #260]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d005      	beq.n	80028f6 <HAL_RCC_OscConfig+0x186>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d001      	beq.n	80028f6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e1d3      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f6:	4b3b      	ldr	r3, [pc, #236]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	4937      	ldr	r1, [pc, #220]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002906:	4313      	orrs	r3, r2
 8002908:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800290a:	e03a      	b.n	8002982 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d020      	beq.n	8002956 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002914:	4b34      	ldr	r3, [pc, #208]	@ (80029e8 <HAL_RCC_OscConfig+0x278>)
 8002916:	2201      	movs	r2, #1
 8002918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291a:	f7fe fc7d 	bl	8001218 <HAL_GetTick>
 800291e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002920:	e008      	b.n	8002934 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002922:	f7fe fc79 	bl	8001218 <HAL_GetTick>
 8002926:	4602      	mov	r2, r0
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e1b4      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002934:	4b2b      	ldr	r3, [pc, #172]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0f0      	beq.n	8002922 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002940:	4b28      	ldr	r3, [pc, #160]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	00db      	lsls	r3, r3, #3
 800294e:	4925      	ldr	r1, [pc, #148]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002950:	4313      	orrs	r3, r2
 8002952:	600b      	str	r3, [r1, #0]
 8002954:	e015      	b.n	8002982 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002956:	4b24      	ldr	r3, [pc, #144]	@ (80029e8 <HAL_RCC_OscConfig+0x278>)
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800295c:	f7fe fc5c 	bl	8001218 <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002964:	f7fe fc58 	bl	8001218 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e193      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002976:	4b1b      	ldr	r3, [pc, #108]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f0      	bne.n	8002964 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0308 	and.w	r3, r3, #8
 800298a:	2b00      	cmp	r3, #0
 800298c:	d036      	beq.n	80029fc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	695b      	ldr	r3, [r3, #20]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d016      	beq.n	80029c4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002996:	4b15      	ldr	r3, [pc, #84]	@ (80029ec <HAL_RCC_OscConfig+0x27c>)
 8002998:	2201      	movs	r2, #1
 800299a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800299c:	f7fe fc3c 	bl	8001218 <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029a4:	f7fe fc38 	bl	8001218 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e173      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b6:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <HAL_RCC_OscConfig+0x274>)
 80029b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0f0      	beq.n	80029a4 <HAL_RCC_OscConfig+0x234>
 80029c2:	e01b      	b.n	80029fc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029c4:	4b09      	ldr	r3, [pc, #36]	@ (80029ec <HAL_RCC_OscConfig+0x27c>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ca:	f7fe fc25 	bl	8001218 <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029d0:	e00e      	b.n	80029f0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029d2:	f7fe fc21 	bl	8001218 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d907      	bls.n	80029f0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e15c      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
 80029e4:	40023800 	.word	0x40023800
 80029e8:	42470000 	.word	0x42470000
 80029ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029f0:	4b8a      	ldr	r3, [pc, #552]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 80029f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029f4:	f003 0302 	and.w	r3, r3, #2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1ea      	bne.n	80029d2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0304 	and.w	r3, r3, #4
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f000 8097 	beq.w	8002b38 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a0e:	4b83      	ldr	r3, [pc, #524]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10f      	bne.n	8002a3a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	4b7f      	ldr	r3, [pc, #508]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a22:	4a7e      	ldr	r2, [pc, #504]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002a24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a28:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a2a:	4b7c      	ldr	r3, [pc, #496]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a32:	60bb      	str	r3, [r7, #8]
 8002a34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a36:	2301      	movs	r3, #1
 8002a38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a3a:	4b79      	ldr	r3, [pc, #484]	@ (8002c20 <HAL_RCC_OscConfig+0x4b0>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d118      	bne.n	8002a78 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a46:	4b76      	ldr	r3, [pc, #472]	@ (8002c20 <HAL_RCC_OscConfig+0x4b0>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a75      	ldr	r2, [pc, #468]	@ (8002c20 <HAL_RCC_OscConfig+0x4b0>)
 8002a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a52:	f7fe fbe1 	bl	8001218 <HAL_GetTick>
 8002a56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a58:	e008      	b.n	8002a6c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a5a:	f7fe fbdd 	bl	8001218 <HAL_GetTick>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d901      	bls.n	8002a6c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e118      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a6c:	4b6c      	ldr	r3, [pc, #432]	@ (8002c20 <HAL_RCC_OscConfig+0x4b0>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d0f0      	beq.n	8002a5a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d106      	bne.n	8002a8e <HAL_RCC_OscConfig+0x31e>
 8002a80:	4b66      	ldr	r3, [pc, #408]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002a82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a84:	4a65      	ldr	r2, [pc, #404]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002a86:	f043 0301 	orr.w	r3, r3, #1
 8002a8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a8c:	e01c      	b.n	8002ac8 <HAL_RCC_OscConfig+0x358>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	2b05      	cmp	r3, #5
 8002a94:	d10c      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x340>
 8002a96:	4b61      	ldr	r3, [pc, #388]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9a:	4a60      	ldr	r2, [pc, #384]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002a9c:	f043 0304 	orr.w	r3, r3, #4
 8002aa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aa2:	4b5e      	ldr	r3, [pc, #376]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa6:	4a5d      	ldr	r2, [pc, #372]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002aa8:	f043 0301 	orr.w	r3, r3, #1
 8002aac:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aae:	e00b      	b.n	8002ac8 <HAL_RCC_OscConfig+0x358>
 8002ab0:	4b5a      	ldr	r3, [pc, #360]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab4:	4a59      	ldr	r2, [pc, #356]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002ab6:	f023 0301 	bic.w	r3, r3, #1
 8002aba:	6713      	str	r3, [r2, #112]	@ 0x70
 8002abc:	4b57      	ldr	r3, [pc, #348]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002abe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac0:	4a56      	ldr	r2, [pc, #344]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002ac2:	f023 0304 	bic.w	r3, r3, #4
 8002ac6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d015      	beq.n	8002afc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ad0:	f7fe fba2 	bl	8001218 <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad6:	e00a      	b.n	8002aee <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad8:	f7fe fb9e 	bl	8001218 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d901      	bls.n	8002aee <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e0d7      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aee:	4b4b      	ldr	r3, [pc, #300]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002af0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d0ee      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x368>
 8002afa:	e014      	b.n	8002b26 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002afc:	f7fe fb8c 	bl	8001218 <HAL_GetTick>
 8002b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b02:	e00a      	b.n	8002b1a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b04:	f7fe fb88 	bl	8001218 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e0c1      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b1a:	4b40      	ldr	r3, [pc, #256]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002b1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1ee      	bne.n	8002b04 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b26:	7dfb      	ldrb	r3, [r7, #23]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d105      	bne.n	8002b38 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b2c:	4b3b      	ldr	r3, [pc, #236]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b30:	4a3a      	ldr	r2, [pc, #232]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002b32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b36:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f000 80ad 	beq.w	8002c9c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b42:	4b36      	ldr	r3, [pc, #216]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f003 030c 	and.w	r3, r3, #12
 8002b4a:	2b08      	cmp	r3, #8
 8002b4c:	d060      	beq.n	8002c10 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d145      	bne.n	8002be2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b56:	4b33      	ldr	r3, [pc, #204]	@ (8002c24 <HAL_RCC_OscConfig+0x4b4>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b5c:	f7fe fb5c 	bl	8001218 <HAL_GetTick>
 8002b60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b62:	e008      	b.n	8002b76 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b64:	f7fe fb58 	bl	8001218 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e093      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b76:	4b29      	ldr	r3, [pc, #164]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d1f0      	bne.n	8002b64 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69da      	ldr	r2, [r3, #28]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b90:	019b      	lsls	r3, r3, #6
 8002b92:	431a      	orrs	r2, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b98:	085b      	lsrs	r3, r3, #1
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	041b      	lsls	r3, r3, #16
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba4:	061b      	lsls	r3, r3, #24
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bac:	071b      	lsls	r3, r3, #28
 8002bae:	491b      	ldr	r1, [pc, #108]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bb4:	4b1b      	ldr	r3, [pc, #108]	@ (8002c24 <HAL_RCC_OscConfig+0x4b4>)
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bba:	f7fe fb2d 	bl	8001218 <HAL_GetTick>
 8002bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bc0:	e008      	b.n	8002bd4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc2:	f7fe fb29 	bl	8001218 <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d901      	bls.n	8002bd4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e064      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bd4:	4b11      	ldr	r3, [pc, #68]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d0f0      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x452>
 8002be0:	e05c      	b.n	8002c9c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002be2:	4b10      	ldr	r3, [pc, #64]	@ (8002c24 <HAL_RCC_OscConfig+0x4b4>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be8:	f7fe fb16 	bl	8001218 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf0:	f7fe fb12 	bl	8001218 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e04d      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c02:	4b06      	ldr	r3, [pc, #24]	@ (8002c1c <HAL_RCC_OscConfig+0x4ac>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f0      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x480>
 8002c0e:	e045      	b.n	8002c9c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d107      	bne.n	8002c28 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e040      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	40007000 	.word	0x40007000
 8002c24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c28:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca8 <HAL_RCC_OscConfig+0x538>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	699b      	ldr	r3, [r3, #24]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d030      	beq.n	8002c98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d129      	bne.n	8002c98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d122      	bne.n	8002c98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c58:	4013      	ands	r3, r2
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d119      	bne.n	8002c98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c6e:	085b      	lsrs	r3, r3, #1
 8002c70:	3b01      	subs	r3, #1
 8002c72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d10f      	bne.n	8002c98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d107      	bne.n	8002c98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c92:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d001      	beq.n	8002c9c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e000      	b.n	8002c9e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3718      	adds	r7, #24
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	40023800 	.word	0x40023800

08002cac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e042      	b.n	8002d44 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d106      	bne.n	8002cd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f7fe f950 	bl	8000f78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2224      	movs	r2, #36	@ 0x24
 8002cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68da      	ldr	r2, [r3, #12]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002cee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f000 f82b 	bl	8002d4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	691a      	ldr	r2, [r3, #16]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	695a      	ldr	r2, [r3, #20]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68da      	ldr	r2, [r3, #12]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2220      	movs	r2, #32
 8002d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2220      	movs	r2, #32
 8002d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d50:	b0c0      	sub	sp, #256	@ 0x100
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d68:	68d9      	ldr	r1, [r3, #12]
 8002d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	ea40 0301 	orr.w	r3, r0, r1
 8002d74:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	431a      	orrs	r2, r3
 8002d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002da4:	f021 010c 	bic.w	r1, r1, #12
 8002da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002db2:	430b      	orrs	r3, r1
 8002db4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dc6:	6999      	ldr	r1, [r3, #24]
 8002dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	ea40 0301 	orr.w	r3, r0, r1
 8002dd2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	4b8f      	ldr	r3, [pc, #572]	@ (8003018 <UART_SetConfig+0x2cc>)
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d005      	beq.n	8002dec <UART_SetConfig+0xa0>
 8002de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	4b8d      	ldr	r3, [pc, #564]	@ (800301c <UART_SetConfig+0x2d0>)
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d104      	bne.n	8002df6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002dec:	f7ff fa7c 	bl	80022e8 <HAL_RCC_GetPCLK2Freq>
 8002df0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002df4:	e003      	b.n	8002dfe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002df6:	f7ff fa63 	bl	80022c0 <HAL_RCC_GetPCLK1Freq>
 8002dfa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e02:	69db      	ldr	r3, [r3, #28]
 8002e04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e08:	f040 810c 	bne.w	8003024 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e10:	2200      	movs	r2, #0
 8002e12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002e16:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002e1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002e1e:	4622      	mov	r2, r4
 8002e20:	462b      	mov	r3, r5
 8002e22:	1891      	adds	r1, r2, r2
 8002e24:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002e26:	415b      	adcs	r3, r3
 8002e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002e2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002e2e:	4621      	mov	r1, r4
 8002e30:	eb12 0801 	adds.w	r8, r2, r1
 8002e34:	4629      	mov	r1, r5
 8002e36:	eb43 0901 	adc.w	r9, r3, r1
 8002e3a:	f04f 0200 	mov.w	r2, #0
 8002e3e:	f04f 0300 	mov.w	r3, #0
 8002e42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e4e:	4690      	mov	r8, r2
 8002e50:	4699      	mov	r9, r3
 8002e52:	4623      	mov	r3, r4
 8002e54:	eb18 0303 	adds.w	r3, r8, r3
 8002e58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002e5c:	462b      	mov	r3, r5
 8002e5e:	eb49 0303 	adc.w	r3, r9, r3
 8002e62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002e72:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002e76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	18db      	adds	r3, r3, r3
 8002e7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e80:	4613      	mov	r3, r2
 8002e82:	eb42 0303 	adc.w	r3, r2, r3
 8002e86:	657b      	str	r3, [r7, #84]	@ 0x54
 8002e88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002e8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002e90:	f7fd fa0e 	bl	80002b0 <__aeabi_uldivmod>
 8002e94:	4602      	mov	r2, r0
 8002e96:	460b      	mov	r3, r1
 8002e98:	4b61      	ldr	r3, [pc, #388]	@ (8003020 <UART_SetConfig+0x2d4>)
 8002e9a:	fba3 2302 	umull	r2, r3, r3, r2
 8002e9e:	095b      	lsrs	r3, r3, #5
 8002ea0:	011c      	lsls	r4, r3, #4
 8002ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002eac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002eb0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002eb4:	4642      	mov	r2, r8
 8002eb6:	464b      	mov	r3, r9
 8002eb8:	1891      	adds	r1, r2, r2
 8002eba:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002ebc:	415b      	adcs	r3, r3
 8002ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ec0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002ec4:	4641      	mov	r1, r8
 8002ec6:	eb12 0a01 	adds.w	sl, r2, r1
 8002eca:	4649      	mov	r1, r9
 8002ecc:	eb43 0b01 	adc.w	fp, r3, r1
 8002ed0:	f04f 0200 	mov.w	r2, #0
 8002ed4:	f04f 0300 	mov.w	r3, #0
 8002ed8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002edc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ee0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ee4:	4692      	mov	sl, r2
 8002ee6:	469b      	mov	fp, r3
 8002ee8:	4643      	mov	r3, r8
 8002eea:	eb1a 0303 	adds.w	r3, sl, r3
 8002eee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002ef2:	464b      	mov	r3, r9
 8002ef4:	eb4b 0303 	adc.w	r3, fp, r3
 8002ef8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002f08:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002f0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002f10:	460b      	mov	r3, r1
 8002f12:	18db      	adds	r3, r3, r3
 8002f14:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f16:	4613      	mov	r3, r2
 8002f18:	eb42 0303 	adc.w	r3, r2, r3
 8002f1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002f22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002f26:	f7fd f9c3 	bl	80002b0 <__aeabi_uldivmod>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	4611      	mov	r1, r2
 8002f30:	4b3b      	ldr	r3, [pc, #236]	@ (8003020 <UART_SetConfig+0x2d4>)
 8002f32:	fba3 2301 	umull	r2, r3, r3, r1
 8002f36:	095b      	lsrs	r3, r3, #5
 8002f38:	2264      	movs	r2, #100	@ 0x64
 8002f3a:	fb02 f303 	mul.w	r3, r2, r3
 8002f3e:	1acb      	subs	r3, r1, r3
 8002f40:	00db      	lsls	r3, r3, #3
 8002f42:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002f46:	4b36      	ldr	r3, [pc, #216]	@ (8003020 <UART_SetConfig+0x2d4>)
 8002f48:	fba3 2302 	umull	r2, r3, r3, r2
 8002f4c:	095b      	lsrs	r3, r3, #5
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002f54:	441c      	add	r4, r3
 8002f56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f60:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002f64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002f68:	4642      	mov	r2, r8
 8002f6a:	464b      	mov	r3, r9
 8002f6c:	1891      	adds	r1, r2, r2
 8002f6e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002f70:	415b      	adcs	r3, r3
 8002f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002f78:	4641      	mov	r1, r8
 8002f7a:	1851      	adds	r1, r2, r1
 8002f7c:	6339      	str	r1, [r7, #48]	@ 0x30
 8002f7e:	4649      	mov	r1, r9
 8002f80:	414b      	adcs	r3, r1
 8002f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f84:	f04f 0200 	mov.w	r2, #0
 8002f88:	f04f 0300 	mov.w	r3, #0
 8002f8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002f90:	4659      	mov	r1, fp
 8002f92:	00cb      	lsls	r3, r1, #3
 8002f94:	4651      	mov	r1, sl
 8002f96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f9a:	4651      	mov	r1, sl
 8002f9c:	00ca      	lsls	r2, r1, #3
 8002f9e:	4610      	mov	r0, r2
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	4642      	mov	r2, r8
 8002fa6:	189b      	adds	r3, r3, r2
 8002fa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002fac:	464b      	mov	r3, r9
 8002fae:	460a      	mov	r2, r1
 8002fb0:	eb42 0303 	adc.w	r3, r2, r3
 8002fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002fc4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002fc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002fcc:	460b      	mov	r3, r1
 8002fce:	18db      	adds	r3, r3, r3
 8002fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	eb42 0303 	adc.w	r3, r2, r3
 8002fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002fde:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002fe2:	f7fd f965 	bl	80002b0 <__aeabi_uldivmod>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	460b      	mov	r3, r1
 8002fea:	4b0d      	ldr	r3, [pc, #52]	@ (8003020 <UART_SetConfig+0x2d4>)
 8002fec:	fba3 1302 	umull	r1, r3, r3, r2
 8002ff0:	095b      	lsrs	r3, r3, #5
 8002ff2:	2164      	movs	r1, #100	@ 0x64
 8002ff4:	fb01 f303 	mul.w	r3, r1, r3
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	3332      	adds	r3, #50	@ 0x32
 8002ffe:	4a08      	ldr	r2, [pc, #32]	@ (8003020 <UART_SetConfig+0x2d4>)
 8003000:	fba2 2303 	umull	r2, r3, r2, r3
 8003004:	095b      	lsrs	r3, r3, #5
 8003006:	f003 0207 	and.w	r2, r3, #7
 800300a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4422      	add	r2, r4
 8003012:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003014:	e106      	b.n	8003224 <UART_SetConfig+0x4d8>
 8003016:	bf00      	nop
 8003018:	40011000 	.word	0x40011000
 800301c:	40011400 	.word	0x40011400
 8003020:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003024:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003028:	2200      	movs	r2, #0
 800302a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800302e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003032:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003036:	4642      	mov	r2, r8
 8003038:	464b      	mov	r3, r9
 800303a:	1891      	adds	r1, r2, r2
 800303c:	6239      	str	r1, [r7, #32]
 800303e:	415b      	adcs	r3, r3
 8003040:	627b      	str	r3, [r7, #36]	@ 0x24
 8003042:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003046:	4641      	mov	r1, r8
 8003048:	1854      	adds	r4, r2, r1
 800304a:	4649      	mov	r1, r9
 800304c:	eb43 0501 	adc.w	r5, r3, r1
 8003050:	f04f 0200 	mov.w	r2, #0
 8003054:	f04f 0300 	mov.w	r3, #0
 8003058:	00eb      	lsls	r3, r5, #3
 800305a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800305e:	00e2      	lsls	r2, r4, #3
 8003060:	4614      	mov	r4, r2
 8003062:	461d      	mov	r5, r3
 8003064:	4643      	mov	r3, r8
 8003066:	18e3      	adds	r3, r4, r3
 8003068:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800306c:	464b      	mov	r3, r9
 800306e:	eb45 0303 	adc.w	r3, r5, r3
 8003072:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003082:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003086:	f04f 0200 	mov.w	r2, #0
 800308a:	f04f 0300 	mov.w	r3, #0
 800308e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003092:	4629      	mov	r1, r5
 8003094:	008b      	lsls	r3, r1, #2
 8003096:	4621      	mov	r1, r4
 8003098:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800309c:	4621      	mov	r1, r4
 800309e:	008a      	lsls	r2, r1, #2
 80030a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80030a4:	f7fd f904 	bl	80002b0 <__aeabi_uldivmod>
 80030a8:	4602      	mov	r2, r0
 80030aa:	460b      	mov	r3, r1
 80030ac:	4b60      	ldr	r3, [pc, #384]	@ (8003230 <UART_SetConfig+0x4e4>)
 80030ae:	fba3 2302 	umull	r2, r3, r3, r2
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	011c      	lsls	r4, r3, #4
 80030b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030ba:	2200      	movs	r2, #0
 80030bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80030c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80030c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80030c8:	4642      	mov	r2, r8
 80030ca:	464b      	mov	r3, r9
 80030cc:	1891      	adds	r1, r2, r2
 80030ce:	61b9      	str	r1, [r7, #24]
 80030d0:	415b      	adcs	r3, r3
 80030d2:	61fb      	str	r3, [r7, #28]
 80030d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030d8:	4641      	mov	r1, r8
 80030da:	1851      	adds	r1, r2, r1
 80030dc:	6139      	str	r1, [r7, #16]
 80030de:	4649      	mov	r1, r9
 80030e0:	414b      	adcs	r3, r1
 80030e2:	617b      	str	r3, [r7, #20]
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	f04f 0300 	mov.w	r3, #0
 80030ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030f0:	4659      	mov	r1, fp
 80030f2:	00cb      	lsls	r3, r1, #3
 80030f4:	4651      	mov	r1, sl
 80030f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030fa:	4651      	mov	r1, sl
 80030fc:	00ca      	lsls	r2, r1, #3
 80030fe:	4610      	mov	r0, r2
 8003100:	4619      	mov	r1, r3
 8003102:	4603      	mov	r3, r0
 8003104:	4642      	mov	r2, r8
 8003106:	189b      	adds	r3, r3, r2
 8003108:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800310c:	464b      	mov	r3, r9
 800310e:	460a      	mov	r2, r1
 8003110:	eb42 0303 	adc.w	r3, r2, r3
 8003114:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003122:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003124:	f04f 0200 	mov.w	r2, #0
 8003128:	f04f 0300 	mov.w	r3, #0
 800312c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003130:	4649      	mov	r1, r9
 8003132:	008b      	lsls	r3, r1, #2
 8003134:	4641      	mov	r1, r8
 8003136:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800313a:	4641      	mov	r1, r8
 800313c:	008a      	lsls	r2, r1, #2
 800313e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003142:	f7fd f8b5 	bl	80002b0 <__aeabi_uldivmod>
 8003146:	4602      	mov	r2, r0
 8003148:	460b      	mov	r3, r1
 800314a:	4611      	mov	r1, r2
 800314c:	4b38      	ldr	r3, [pc, #224]	@ (8003230 <UART_SetConfig+0x4e4>)
 800314e:	fba3 2301 	umull	r2, r3, r3, r1
 8003152:	095b      	lsrs	r3, r3, #5
 8003154:	2264      	movs	r2, #100	@ 0x64
 8003156:	fb02 f303 	mul.w	r3, r2, r3
 800315a:	1acb      	subs	r3, r1, r3
 800315c:	011b      	lsls	r3, r3, #4
 800315e:	3332      	adds	r3, #50	@ 0x32
 8003160:	4a33      	ldr	r2, [pc, #204]	@ (8003230 <UART_SetConfig+0x4e4>)
 8003162:	fba2 2303 	umull	r2, r3, r2, r3
 8003166:	095b      	lsrs	r3, r3, #5
 8003168:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800316c:	441c      	add	r4, r3
 800316e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003172:	2200      	movs	r2, #0
 8003174:	673b      	str	r3, [r7, #112]	@ 0x70
 8003176:	677a      	str	r2, [r7, #116]	@ 0x74
 8003178:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800317c:	4642      	mov	r2, r8
 800317e:	464b      	mov	r3, r9
 8003180:	1891      	adds	r1, r2, r2
 8003182:	60b9      	str	r1, [r7, #8]
 8003184:	415b      	adcs	r3, r3
 8003186:	60fb      	str	r3, [r7, #12]
 8003188:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800318c:	4641      	mov	r1, r8
 800318e:	1851      	adds	r1, r2, r1
 8003190:	6039      	str	r1, [r7, #0]
 8003192:	4649      	mov	r1, r9
 8003194:	414b      	adcs	r3, r1
 8003196:	607b      	str	r3, [r7, #4]
 8003198:	f04f 0200 	mov.w	r2, #0
 800319c:	f04f 0300 	mov.w	r3, #0
 80031a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80031a4:	4659      	mov	r1, fp
 80031a6:	00cb      	lsls	r3, r1, #3
 80031a8:	4651      	mov	r1, sl
 80031aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031ae:	4651      	mov	r1, sl
 80031b0:	00ca      	lsls	r2, r1, #3
 80031b2:	4610      	mov	r0, r2
 80031b4:	4619      	mov	r1, r3
 80031b6:	4603      	mov	r3, r0
 80031b8:	4642      	mov	r2, r8
 80031ba:	189b      	adds	r3, r3, r2
 80031bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80031be:	464b      	mov	r3, r9
 80031c0:	460a      	mov	r2, r1
 80031c2:	eb42 0303 	adc.w	r3, r2, r3
 80031c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80031c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80031d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80031d4:	f04f 0200 	mov.w	r2, #0
 80031d8:	f04f 0300 	mov.w	r3, #0
 80031dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80031e0:	4649      	mov	r1, r9
 80031e2:	008b      	lsls	r3, r1, #2
 80031e4:	4641      	mov	r1, r8
 80031e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031ea:	4641      	mov	r1, r8
 80031ec:	008a      	lsls	r2, r1, #2
 80031ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80031f2:	f7fd f85d 	bl	80002b0 <__aeabi_uldivmod>
 80031f6:	4602      	mov	r2, r0
 80031f8:	460b      	mov	r3, r1
 80031fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003230 <UART_SetConfig+0x4e4>)
 80031fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003200:	095b      	lsrs	r3, r3, #5
 8003202:	2164      	movs	r1, #100	@ 0x64
 8003204:	fb01 f303 	mul.w	r3, r1, r3
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	011b      	lsls	r3, r3, #4
 800320c:	3332      	adds	r3, #50	@ 0x32
 800320e:	4a08      	ldr	r2, [pc, #32]	@ (8003230 <UART_SetConfig+0x4e4>)
 8003210:	fba2 2303 	umull	r2, r3, r2, r3
 8003214:	095b      	lsrs	r3, r3, #5
 8003216:	f003 020f 	and.w	r2, r3, #15
 800321a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4422      	add	r2, r4
 8003222:	609a      	str	r2, [r3, #8]
}
 8003224:	bf00      	nop
 8003226:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800322a:	46bd      	mov	sp, r7
 800322c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003230:	51eb851f 	.word	0x51eb851f

08003234 <sniprintf>:
 8003234:	b40c      	push	{r2, r3}
 8003236:	b530      	push	{r4, r5, lr}
 8003238:	4b18      	ldr	r3, [pc, #96]	@ (800329c <sniprintf+0x68>)
 800323a:	1e0c      	subs	r4, r1, #0
 800323c:	681d      	ldr	r5, [r3, #0]
 800323e:	b09d      	sub	sp, #116	@ 0x74
 8003240:	da08      	bge.n	8003254 <sniprintf+0x20>
 8003242:	238b      	movs	r3, #139	@ 0x8b
 8003244:	602b      	str	r3, [r5, #0]
 8003246:	f04f 30ff 	mov.w	r0, #4294967295
 800324a:	b01d      	add	sp, #116	@ 0x74
 800324c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003250:	b002      	add	sp, #8
 8003252:	4770      	bx	lr
 8003254:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003258:	f8ad 3014 	strh.w	r3, [sp, #20]
 800325c:	f04f 0300 	mov.w	r3, #0
 8003260:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003262:	bf14      	ite	ne
 8003264:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003268:	4623      	moveq	r3, r4
 800326a:	9304      	str	r3, [sp, #16]
 800326c:	9307      	str	r3, [sp, #28]
 800326e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003272:	9002      	str	r0, [sp, #8]
 8003274:	9006      	str	r0, [sp, #24]
 8003276:	f8ad 3016 	strh.w	r3, [sp, #22]
 800327a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800327c:	ab21      	add	r3, sp, #132	@ 0x84
 800327e:	a902      	add	r1, sp, #8
 8003280:	4628      	mov	r0, r5
 8003282:	9301      	str	r3, [sp, #4]
 8003284:	f000 f994 	bl	80035b0 <_svfiprintf_r>
 8003288:	1c43      	adds	r3, r0, #1
 800328a:	bfbc      	itt	lt
 800328c:	238b      	movlt	r3, #139	@ 0x8b
 800328e:	602b      	strlt	r3, [r5, #0]
 8003290:	2c00      	cmp	r4, #0
 8003292:	d0da      	beq.n	800324a <sniprintf+0x16>
 8003294:	9b02      	ldr	r3, [sp, #8]
 8003296:	2200      	movs	r2, #0
 8003298:	701a      	strb	r2, [r3, #0]
 800329a:	e7d6      	b.n	800324a <sniprintf+0x16>
 800329c:	2000001c 	.word	0x2000001c

080032a0 <memset>:
 80032a0:	4402      	add	r2, r0
 80032a2:	4603      	mov	r3, r0
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d100      	bne.n	80032aa <memset+0xa>
 80032a8:	4770      	bx	lr
 80032aa:	f803 1b01 	strb.w	r1, [r3], #1
 80032ae:	e7f9      	b.n	80032a4 <memset+0x4>

080032b0 <__errno>:
 80032b0:	4b01      	ldr	r3, [pc, #4]	@ (80032b8 <__errno+0x8>)
 80032b2:	6818      	ldr	r0, [r3, #0]
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	2000001c 	.word	0x2000001c

080032bc <__libc_init_array>:
 80032bc:	b570      	push	{r4, r5, r6, lr}
 80032be:	4d0d      	ldr	r5, [pc, #52]	@ (80032f4 <__libc_init_array+0x38>)
 80032c0:	4c0d      	ldr	r4, [pc, #52]	@ (80032f8 <__libc_init_array+0x3c>)
 80032c2:	1b64      	subs	r4, r4, r5
 80032c4:	10a4      	asrs	r4, r4, #2
 80032c6:	2600      	movs	r6, #0
 80032c8:	42a6      	cmp	r6, r4
 80032ca:	d109      	bne.n	80032e0 <__libc_init_array+0x24>
 80032cc:	4d0b      	ldr	r5, [pc, #44]	@ (80032fc <__libc_init_array+0x40>)
 80032ce:	4c0c      	ldr	r4, [pc, #48]	@ (8003300 <__libc_init_array+0x44>)
 80032d0:	f000 fc64 	bl	8003b9c <_init>
 80032d4:	1b64      	subs	r4, r4, r5
 80032d6:	10a4      	asrs	r4, r4, #2
 80032d8:	2600      	movs	r6, #0
 80032da:	42a6      	cmp	r6, r4
 80032dc:	d105      	bne.n	80032ea <__libc_init_array+0x2e>
 80032de:	bd70      	pop	{r4, r5, r6, pc}
 80032e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80032e4:	4798      	blx	r3
 80032e6:	3601      	adds	r6, #1
 80032e8:	e7ee      	b.n	80032c8 <__libc_init_array+0xc>
 80032ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80032ee:	4798      	blx	r3
 80032f0:	3601      	adds	r6, #1
 80032f2:	e7f2      	b.n	80032da <__libc_init_array+0x1e>
 80032f4:	08003c50 	.word	0x08003c50
 80032f8:	08003c50 	.word	0x08003c50
 80032fc:	08003c50 	.word	0x08003c50
 8003300:	08003c54 	.word	0x08003c54

08003304 <__retarget_lock_acquire_recursive>:
 8003304:	4770      	bx	lr

08003306 <__retarget_lock_release_recursive>:
 8003306:	4770      	bx	lr

08003308 <_free_r>:
 8003308:	b538      	push	{r3, r4, r5, lr}
 800330a:	4605      	mov	r5, r0
 800330c:	2900      	cmp	r1, #0
 800330e:	d041      	beq.n	8003394 <_free_r+0x8c>
 8003310:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003314:	1f0c      	subs	r4, r1, #4
 8003316:	2b00      	cmp	r3, #0
 8003318:	bfb8      	it	lt
 800331a:	18e4      	addlt	r4, r4, r3
 800331c:	f000 f8e0 	bl	80034e0 <__malloc_lock>
 8003320:	4a1d      	ldr	r2, [pc, #116]	@ (8003398 <_free_r+0x90>)
 8003322:	6813      	ldr	r3, [r2, #0]
 8003324:	b933      	cbnz	r3, 8003334 <_free_r+0x2c>
 8003326:	6063      	str	r3, [r4, #4]
 8003328:	6014      	str	r4, [r2, #0]
 800332a:	4628      	mov	r0, r5
 800332c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003330:	f000 b8dc 	b.w	80034ec <__malloc_unlock>
 8003334:	42a3      	cmp	r3, r4
 8003336:	d908      	bls.n	800334a <_free_r+0x42>
 8003338:	6820      	ldr	r0, [r4, #0]
 800333a:	1821      	adds	r1, r4, r0
 800333c:	428b      	cmp	r3, r1
 800333e:	bf01      	itttt	eq
 8003340:	6819      	ldreq	r1, [r3, #0]
 8003342:	685b      	ldreq	r3, [r3, #4]
 8003344:	1809      	addeq	r1, r1, r0
 8003346:	6021      	streq	r1, [r4, #0]
 8003348:	e7ed      	b.n	8003326 <_free_r+0x1e>
 800334a:	461a      	mov	r2, r3
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	b10b      	cbz	r3, 8003354 <_free_r+0x4c>
 8003350:	42a3      	cmp	r3, r4
 8003352:	d9fa      	bls.n	800334a <_free_r+0x42>
 8003354:	6811      	ldr	r1, [r2, #0]
 8003356:	1850      	adds	r0, r2, r1
 8003358:	42a0      	cmp	r0, r4
 800335a:	d10b      	bne.n	8003374 <_free_r+0x6c>
 800335c:	6820      	ldr	r0, [r4, #0]
 800335e:	4401      	add	r1, r0
 8003360:	1850      	adds	r0, r2, r1
 8003362:	4283      	cmp	r3, r0
 8003364:	6011      	str	r1, [r2, #0]
 8003366:	d1e0      	bne.n	800332a <_free_r+0x22>
 8003368:	6818      	ldr	r0, [r3, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	6053      	str	r3, [r2, #4]
 800336e:	4408      	add	r0, r1
 8003370:	6010      	str	r0, [r2, #0]
 8003372:	e7da      	b.n	800332a <_free_r+0x22>
 8003374:	d902      	bls.n	800337c <_free_r+0x74>
 8003376:	230c      	movs	r3, #12
 8003378:	602b      	str	r3, [r5, #0]
 800337a:	e7d6      	b.n	800332a <_free_r+0x22>
 800337c:	6820      	ldr	r0, [r4, #0]
 800337e:	1821      	adds	r1, r4, r0
 8003380:	428b      	cmp	r3, r1
 8003382:	bf04      	itt	eq
 8003384:	6819      	ldreq	r1, [r3, #0]
 8003386:	685b      	ldreq	r3, [r3, #4]
 8003388:	6063      	str	r3, [r4, #4]
 800338a:	bf04      	itt	eq
 800338c:	1809      	addeq	r1, r1, r0
 800338e:	6021      	streq	r1, [r4, #0]
 8003390:	6054      	str	r4, [r2, #4]
 8003392:	e7ca      	b.n	800332a <_free_r+0x22>
 8003394:	bd38      	pop	{r3, r4, r5, pc}
 8003396:	bf00      	nop
 8003398:	20000278 	.word	0x20000278

0800339c <sbrk_aligned>:
 800339c:	b570      	push	{r4, r5, r6, lr}
 800339e:	4e0f      	ldr	r6, [pc, #60]	@ (80033dc <sbrk_aligned+0x40>)
 80033a0:	460c      	mov	r4, r1
 80033a2:	6831      	ldr	r1, [r6, #0]
 80033a4:	4605      	mov	r5, r0
 80033a6:	b911      	cbnz	r1, 80033ae <sbrk_aligned+0x12>
 80033a8:	f000 fba4 	bl	8003af4 <_sbrk_r>
 80033ac:	6030      	str	r0, [r6, #0]
 80033ae:	4621      	mov	r1, r4
 80033b0:	4628      	mov	r0, r5
 80033b2:	f000 fb9f 	bl	8003af4 <_sbrk_r>
 80033b6:	1c43      	adds	r3, r0, #1
 80033b8:	d103      	bne.n	80033c2 <sbrk_aligned+0x26>
 80033ba:	f04f 34ff 	mov.w	r4, #4294967295
 80033be:	4620      	mov	r0, r4
 80033c0:	bd70      	pop	{r4, r5, r6, pc}
 80033c2:	1cc4      	adds	r4, r0, #3
 80033c4:	f024 0403 	bic.w	r4, r4, #3
 80033c8:	42a0      	cmp	r0, r4
 80033ca:	d0f8      	beq.n	80033be <sbrk_aligned+0x22>
 80033cc:	1a21      	subs	r1, r4, r0
 80033ce:	4628      	mov	r0, r5
 80033d0:	f000 fb90 	bl	8003af4 <_sbrk_r>
 80033d4:	3001      	adds	r0, #1
 80033d6:	d1f2      	bne.n	80033be <sbrk_aligned+0x22>
 80033d8:	e7ef      	b.n	80033ba <sbrk_aligned+0x1e>
 80033da:	bf00      	nop
 80033dc:	20000274 	.word	0x20000274

080033e0 <_malloc_r>:
 80033e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033e4:	1ccd      	adds	r5, r1, #3
 80033e6:	f025 0503 	bic.w	r5, r5, #3
 80033ea:	3508      	adds	r5, #8
 80033ec:	2d0c      	cmp	r5, #12
 80033ee:	bf38      	it	cc
 80033f0:	250c      	movcc	r5, #12
 80033f2:	2d00      	cmp	r5, #0
 80033f4:	4606      	mov	r6, r0
 80033f6:	db01      	blt.n	80033fc <_malloc_r+0x1c>
 80033f8:	42a9      	cmp	r1, r5
 80033fa:	d904      	bls.n	8003406 <_malloc_r+0x26>
 80033fc:	230c      	movs	r3, #12
 80033fe:	6033      	str	r3, [r6, #0]
 8003400:	2000      	movs	r0, #0
 8003402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003406:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80034dc <_malloc_r+0xfc>
 800340a:	f000 f869 	bl	80034e0 <__malloc_lock>
 800340e:	f8d8 3000 	ldr.w	r3, [r8]
 8003412:	461c      	mov	r4, r3
 8003414:	bb44      	cbnz	r4, 8003468 <_malloc_r+0x88>
 8003416:	4629      	mov	r1, r5
 8003418:	4630      	mov	r0, r6
 800341a:	f7ff ffbf 	bl	800339c <sbrk_aligned>
 800341e:	1c43      	adds	r3, r0, #1
 8003420:	4604      	mov	r4, r0
 8003422:	d158      	bne.n	80034d6 <_malloc_r+0xf6>
 8003424:	f8d8 4000 	ldr.w	r4, [r8]
 8003428:	4627      	mov	r7, r4
 800342a:	2f00      	cmp	r7, #0
 800342c:	d143      	bne.n	80034b6 <_malloc_r+0xd6>
 800342e:	2c00      	cmp	r4, #0
 8003430:	d04b      	beq.n	80034ca <_malloc_r+0xea>
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	4639      	mov	r1, r7
 8003436:	4630      	mov	r0, r6
 8003438:	eb04 0903 	add.w	r9, r4, r3
 800343c:	f000 fb5a 	bl	8003af4 <_sbrk_r>
 8003440:	4581      	cmp	r9, r0
 8003442:	d142      	bne.n	80034ca <_malloc_r+0xea>
 8003444:	6821      	ldr	r1, [r4, #0]
 8003446:	1a6d      	subs	r5, r5, r1
 8003448:	4629      	mov	r1, r5
 800344a:	4630      	mov	r0, r6
 800344c:	f7ff ffa6 	bl	800339c <sbrk_aligned>
 8003450:	3001      	adds	r0, #1
 8003452:	d03a      	beq.n	80034ca <_malloc_r+0xea>
 8003454:	6823      	ldr	r3, [r4, #0]
 8003456:	442b      	add	r3, r5
 8003458:	6023      	str	r3, [r4, #0]
 800345a:	f8d8 3000 	ldr.w	r3, [r8]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	bb62      	cbnz	r2, 80034bc <_malloc_r+0xdc>
 8003462:	f8c8 7000 	str.w	r7, [r8]
 8003466:	e00f      	b.n	8003488 <_malloc_r+0xa8>
 8003468:	6822      	ldr	r2, [r4, #0]
 800346a:	1b52      	subs	r2, r2, r5
 800346c:	d420      	bmi.n	80034b0 <_malloc_r+0xd0>
 800346e:	2a0b      	cmp	r2, #11
 8003470:	d917      	bls.n	80034a2 <_malloc_r+0xc2>
 8003472:	1961      	adds	r1, r4, r5
 8003474:	42a3      	cmp	r3, r4
 8003476:	6025      	str	r5, [r4, #0]
 8003478:	bf18      	it	ne
 800347a:	6059      	strne	r1, [r3, #4]
 800347c:	6863      	ldr	r3, [r4, #4]
 800347e:	bf08      	it	eq
 8003480:	f8c8 1000 	streq.w	r1, [r8]
 8003484:	5162      	str	r2, [r4, r5]
 8003486:	604b      	str	r3, [r1, #4]
 8003488:	4630      	mov	r0, r6
 800348a:	f000 f82f 	bl	80034ec <__malloc_unlock>
 800348e:	f104 000b 	add.w	r0, r4, #11
 8003492:	1d23      	adds	r3, r4, #4
 8003494:	f020 0007 	bic.w	r0, r0, #7
 8003498:	1ac2      	subs	r2, r0, r3
 800349a:	bf1c      	itt	ne
 800349c:	1a1b      	subne	r3, r3, r0
 800349e:	50a3      	strne	r3, [r4, r2]
 80034a0:	e7af      	b.n	8003402 <_malloc_r+0x22>
 80034a2:	6862      	ldr	r2, [r4, #4]
 80034a4:	42a3      	cmp	r3, r4
 80034a6:	bf0c      	ite	eq
 80034a8:	f8c8 2000 	streq.w	r2, [r8]
 80034ac:	605a      	strne	r2, [r3, #4]
 80034ae:	e7eb      	b.n	8003488 <_malloc_r+0xa8>
 80034b0:	4623      	mov	r3, r4
 80034b2:	6864      	ldr	r4, [r4, #4]
 80034b4:	e7ae      	b.n	8003414 <_malloc_r+0x34>
 80034b6:	463c      	mov	r4, r7
 80034b8:	687f      	ldr	r7, [r7, #4]
 80034ba:	e7b6      	b.n	800342a <_malloc_r+0x4a>
 80034bc:	461a      	mov	r2, r3
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	42a3      	cmp	r3, r4
 80034c2:	d1fb      	bne.n	80034bc <_malloc_r+0xdc>
 80034c4:	2300      	movs	r3, #0
 80034c6:	6053      	str	r3, [r2, #4]
 80034c8:	e7de      	b.n	8003488 <_malloc_r+0xa8>
 80034ca:	230c      	movs	r3, #12
 80034cc:	6033      	str	r3, [r6, #0]
 80034ce:	4630      	mov	r0, r6
 80034d0:	f000 f80c 	bl	80034ec <__malloc_unlock>
 80034d4:	e794      	b.n	8003400 <_malloc_r+0x20>
 80034d6:	6005      	str	r5, [r0, #0]
 80034d8:	e7d6      	b.n	8003488 <_malloc_r+0xa8>
 80034da:	bf00      	nop
 80034dc:	20000278 	.word	0x20000278

080034e0 <__malloc_lock>:
 80034e0:	4801      	ldr	r0, [pc, #4]	@ (80034e8 <__malloc_lock+0x8>)
 80034e2:	f7ff bf0f 	b.w	8003304 <__retarget_lock_acquire_recursive>
 80034e6:	bf00      	nop
 80034e8:	20000270 	.word	0x20000270

080034ec <__malloc_unlock>:
 80034ec:	4801      	ldr	r0, [pc, #4]	@ (80034f4 <__malloc_unlock+0x8>)
 80034ee:	f7ff bf0a 	b.w	8003306 <__retarget_lock_release_recursive>
 80034f2:	bf00      	nop
 80034f4:	20000270 	.word	0x20000270

080034f8 <__ssputs_r>:
 80034f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034fc:	688e      	ldr	r6, [r1, #8]
 80034fe:	461f      	mov	r7, r3
 8003500:	42be      	cmp	r6, r7
 8003502:	680b      	ldr	r3, [r1, #0]
 8003504:	4682      	mov	sl, r0
 8003506:	460c      	mov	r4, r1
 8003508:	4690      	mov	r8, r2
 800350a:	d82d      	bhi.n	8003568 <__ssputs_r+0x70>
 800350c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003510:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003514:	d026      	beq.n	8003564 <__ssputs_r+0x6c>
 8003516:	6965      	ldr	r5, [r4, #20]
 8003518:	6909      	ldr	r1, [r1, #16]
 800351a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800351e:	eba3 0901 	sub.w	r9, r3, r1
 8003522:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003526:	1c7b      	adds	r3, r7, #1
 8003528:	444b      	add	r3, r9
 800352a:	106d      	asrs	r5, r5, #1
 800352c:	429d      	cmp	r5, r3
 800352e:	bf38      	it	cc
 8003530:	461d      	movcc	r5, r3
 8003532:	0553      	lsls	r3, r2, #21
 8003534:	d527      	bpl.n	8003586 <__ssputs_r+0x8e>
 8003536:	4629      	mov	r1, r5
 8003538:	f7ff ff52 	bl	80033e0 <_malloc_r>
 800353c:	4606      	mov	r6, r0
 800353e:	b360      	cbz	r0, 800359a <__ssputs_r+0xa2>
 8003540:	6921      	ldr	r1, [r4, #16]
 8003542:	464a      	mov	r2, r9
 8003544:	f000 fae6 	bl	8003b14 <memcpy>
 8003548:	89a3      	ldrh	r3, [r4, #12]
 800354a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800354e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003552:	81a3      	strh	r3, [r4, #12]
 8003554:	6126      	str	r6, [r4, #16]
 8003556:	6165      	str	r5, [r4, #20]
 8003558:	444e      	add	r6, r9
 800355a:	eba5 0509 	sub.w	r5, r5, r9
 800355e:	6026      	str	r6, [r4, #0]
 8003560:	60a5      	str	r5, [r4, #8]
 8003562:	463e      	mov	r6, r7
 8003564:	42be      	cmp	r6, r7
 8003566:	d900      	bls.n	800356a <__ssputs_r+0x72>
 8003568:	463e      	mov	r6, r7
 800356a:	6820      	ldr	r0, [r4, #0]
 800356c:	4632      	mov	r2, r6
 800356e:	4641      	mov	r1, r8
 8003570:	f000 faa6 	bl	8003ac0 <memmove>
 8003574:	68a3      	ldr	r3, [r4, #8]
 8003576:	1b9b      	subs	r3, r3, r6
 8003578:	60a3      	str	r3, [r4, #8]
 800357a:	6823      	ldr	r3, [r4, #0]
 800357c:	4433      	add	r3, r6
 800357e:	6023      	str	r3, [r4, #0]
 8003580:	2000      	movs	r0, #0
 8003582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003586:	462a      	mov	r2, r5
 8003588:	f000 fad2 	bl	8003b30 <_realloc_r>
 800358c:	4606      	mov	r6, r0
 800358e:	2800      	cmp	r0, #0
 8003590:	d1e0      	bne.n	8003554 <__ssputs_r+0x5c>
 8003592:	6921      	ldr	r1, [r4, #16]
 8003594:	4650      	mov	r0, sl
 8003596:	f7ff feb7 	bl	8003308 <_free_r>
 800359a:	230c      	movs	r3, #12
 800359c:	f8ca 3000 	str.w	r3, [sl]
 80035a0:	89a3      	ldrh	r3, [r4, #12]
 80035a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035a6:	81a3      	strh	r3, [r4, #12]
 80035a8:	f04f 30ff 	mov.w	r0, #4294967295
 80035ac:	e7e9      	b.n	8003582 <__ssputs_r+0x8a>
	...

080035b0 <_svfiprintf_r>:
 80035b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035b4:	4698      	mov	r8, r3
 80035b6:	898b      	ldrh	r3, [r1, #12]
 80035b8:	061b      	lsls	r3, r3, #24
 80035ba:	b09d      	sub	sp, #116	@ 0x74
 80035bc:	4607      	mov	r7, r0
 80035be:	460d      	mov	r5, r1
 80035c0:	4614      	mov	r4, r2
 80035c2:	d510      	bpl.n	80035e6 <_svfiprintf_r+0x36>
 80035c4:	690b      	ldr	r3, [r1, #16]
 80035c6:	b973      	cbnz	r3, 80035e6 <_svfiprintf_r+0x36>
 80035c8:	2140      	movs	r1, #64	@ 0x40
 80035ca:	f7ff ff09 	bl	80033e0 <_malloc_r>
 80035ce:	6028      	str	r0, [r5, #0]
 80035d0:	6128      	str	r0, [r5, #16]
 80035d2:	b930      	cbnz	r0, 80035e2 <_svfiprintf_r+0x32>
 80035d4:	230c      	movs	r3, #12
 80035d6:	603b      	str	r3, [r7, #0]
 80035d8:	f04f 30ff 	mov.w	r0, #4294967295
 80035dc:	b01d      	add	sp, #116	@ 0x74
 80035de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035e2:	2340      	movs	r3, #64	@ 0x40
 80035e4:	616b      	str	r3, [r5, #20]
 80035e6:	2300      	movs	r3, #0
 80035e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80035ea:	2320      	movs	r3, #32
 80035ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80035f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80035f4:	2330      	movs	r3, #48	@ 0x30
 80035f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003794 <_svfiprintf_r+0x1e4>
 80035fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80035fe:	f04f 0901 	mov.w	r9, #1
 8003602:	4623      	mov	r3, r4
 8003604:	469a      	mov	sl, r3
 8003606:	f813 2b01 	ldrb.w	r2, [r3], #1
 800360a:	b10a      	cbz	r2, 8003610 <_svfiprintf_r+0x60>
 800360c:	2a25      	cmp	r2, #37	@ 0x25
 800360e:	d1f9      	bne.n	8003604 <_svfiprintf_r+0x54>
 8003610:	ebba 0b04 	subs.w	fp, sl, r4
 8003614:	d00b      	beq.n	800362e <_svfiprintf_r+0x7e>
 8003616:	465b      	mov	r3, fp
 8003618:	4622      	mov	r2, r4
 800361a:	4629      	mov	r1, r5
 800361c:	4638      	mov	r0, r7
 800361e:	f7ff ff6b 	bl	80034f8 <__ssputs_r>
 8003622:	3001      	adds	r0, #1
 8003624:	f000 80a7 	beq.w	8003776 <_svfiprintf_r+0x1c6>
 8003628:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800362a:	445a      	add	r2, fp
 800362c:	9209      	str	r2, [sp, #36]	@ 0x24
 800362e:	f89a 3000 	ldrb.w	r3, [sl]
 8003632:	2b00      	cmp	r3, #0
 8003634:	f000 809f 	beq.w	8003776 <_svfiprintf_r+0x1c6>
 8003638:	2300      	movs	r3, #0
 800363a:	f04f 32ff 	mov.w	r2, #4294967295
 800363e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003642:	f10a 0a01 	add.w	sl, sl, #1
 8003646:	9304      	str	r3, [sp, #16]
 8003648:	9307      	str	r3, [sp, #28]
 800364a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800364e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003650:	4654      	mov	r4, sl
 8003652:	2205      	movs	r2, #5
 8003654:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003658:	484e      	ldr	r0, [pc, #312]	@ (8003794 <_svfiprintf_r+0x1e4>)
 800365a:	f7fc fdd9 	bl	8000210 <memchr>
 800365e:	9a04      	ldr	r2, [sp, #16]
 8003660:	b9d8      	cbnz	r0, 800369a <_svfiprintf_r+0xea>
 8003662:	06d0      	lsls	r0, r2, #27
 8003664:	bf44      	itt	mi
 8003666:	2320      	movmi	r3, #32
 8003668:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800366c:	0711      	lsls	r1, r2, #28
 800366e:	bf44      	itt	mi
 8003670:	232b      	movmi	r3, #43	@ 0x2b
 8003672:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003676:	f89a 3000 	ldrb.w	r3, [sl]
 800367a:	2b2a      	cmp	r3, #42	@ 0x2a
 800367c:	d015      	beq.n	80036aa <_svfiprintf_r+0xfa>
 800367e:	9a07      	ldr	r2, [sp, #28]
 8003680:	4654      	mov	r4, sl
 8003682:	2000      	movs	r0, #0
 8003684:	f04f 0c0a 	mov.w	ip, #10
 8003688:	4621      	mov	r1, r4
 800368a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800368e:	3b30      	subs	r3, #48	@ 0x30
 8003690:	2b09      	cmp	r3, #9
 8003692:	d94b      	bls.n	800372c <_svfiprintf_r+0x17c>
 8003694:	b1b0      	cbz	r0, 80036c4 <_svfiprintf_r+0x114>
 8003696:	9207      	str	r2, [sp, #28]
 8003698:	e014      	b.n	80036c4 <_svfiprintf_r+0x114>
 800369a:	eba0 0308 	sub.w	r3, r0, r8
 800369e:	fa09 f303 	lsl.w	r3, r9, r3
 80036a2:	4313      	orrs	r3, r2
 80036a4:	9304      	str	r3, [sp, #16]
 80036a6:	46a2      	mov	sl, r4
 80036a8:	e7d2      	b.n	8003650 <_svfiprintf_r+0xa0>
 80036aa:	9b03      	ldr	r3, [sp, #12]
 80036ac:	1d19      	adds	r1, r3, #4
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	9103      	str	r1, [sp, #12]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	bfbb      	ittet	lt
 80036b6:	425b      	neglt	r3, r3
 80036b8:	f042 0202 	orrlt.w	r2, r2, #2
 80036bc:	9307      	strge	r3, [sp, #28]
 80036be:	9307      	strlt	r3, [sp, #28]
 80036c0:	bfb8      	it	lt
 80036c2:	9204      	strlt	r2, [sp, #16]
 80036c4:	7823      	ldrb	r3, [r4, #0]
 80036c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80036c8:	d10a      	bne.n	80036e0 <_svfiprintf_r+0x130>
 80036ca:	7863      	ldrb	r3, [r4, #1]
 80036cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80036ce:	d132      	bne.n	8003736 <_svfiprintf_r+0x186>
 80036d0:	9b03      	ldr	r3, [sp, #12]
 80036d2:	1d1a      	adds	r2, r3, #4
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	9203      	str	r2, [sp, #12]
 80036d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80036dc:	3402      	adds	r4, #2
 80036de:	9305      	str	r3, [sp, #20]
 80036e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80037a4 <_svfiprintf_r+0x1f4>
 80036e4:	7821      	ldrb	r1, [r4, #0]
 80036e6:	2203      	movs	r2, #3
 80036e8:	4650      	mov	r0, sl
 80036ea:	f7fc fd91 	bl	8000210 <memchr>
 80036ee:	b138      	cbz	r0, 8003700 <_svfiprintf_r+0x150>
 80036f0:	9b04      	ldr	r3, [sp, #16]
 80036f2:	eba0 000a 	sub.w	r0, r0, sl
 80036f6:	2240      	movs	r2, #64	@ 0x40
 80036f8:	4082      	lsls	r2, r0
 80036fa:	4313      	orrs	r3, r2
 80036fc:	3401      	adds	r4, #1
 80036fe:	9304      	str	r3, [sp, #16]
 8003700:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003704:	4824      	ldr	r0, [pc, #144]	@ (8003798 <_svfiprintf_r+0x1e8>)
 8003706:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800370a:	2206      	movs	r2, #6
 800370c:	f7fc fd80 	bl	8000210 <memchr>
 8003710:	2800      	cmp	r0, #0
 8003712:	d036      	beq.n	8003782 <_svfiprintf_r+0x1d2>
 8003714:	4b21      	ldr	r3, [pc, #132]	@ (800379c <_svfiprintf_r+0x1ec>)
 8003716:	bb1b      	cbnz	r3, 8003760 <_svfiprintf_r+0x1b0>
 8003718:	9b03      	ldr	r3, [sp, #12]
 800371a:	3307      	adds	r3, #7
 800371c:	f023 0307 	bic.w	r3, r3, #7
 8003720:	3308      	adds	r3, #8
 8003722:	9303      	str	r3, [sp, #12]
 8003724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003726:	4433      	add	r3, r6
 8003728:	9309      	str	r3, [sp, #36]	@ 0x24
 800372a:	e76a      	b.n	8003602 <_svfiprintf_r+0x52>
 800372c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003730:	460c      	mov	r4, r1
 8003732:	2001      	movs	r0, #1
 8003734:	e7a8      	b.n	8003688 <_svfiprintf_r+0xd8>
 8003736:	2300      	movs	r3, #0
 8003738:	3401      	adds	r4, #1
 800373a:	9305      	str	r3, [sp, #20]
 800373c:	4619      	mov	r1, r3
 800373e:	f04f 0c0a 	mov.w	ip, #10
 8003742:	4620      	mov	r0, r4
 8003744:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003748:	3a30      	subs	r2, #48	@ 0x30
 800374a:	2a09      	cmp	r2, #9
 800374c:	d903      	bls.n	8003756 <_svfiprintf_r+0x1a6>
 800374e:	2b00      	cmp	r3, #0
 8003750:	d0c6      	beq.n	80036e0 <_svfiprintf_r+0x130>
 8003752:	9105      	str	r1, [sp, #20]
 8003754:	e7c4      	b.n	80036e0 <_svfiprintf_r+0x130>
 8003756:	fb0c 2101 	mla	r1, ip, r1, r2
 800375a:	4604      	mov	r4, r0
 800375c:	2301      	movs	r3, #1
 800375e:	e7f0      	b.n	8003742 <_svfiprintf_r+0x192>
 8003760:	ab03      	add	r3, sp, #12
 8003762:	9300      	str	r3, [sp, #0]
 8003764:	462a      	mov	r2, r5
 8003766:	4b0e      	ldr	r3, [pc, #56]	@ (80037a0 <_svfiprintf_r+0x1f0>)
 8003768:	a904      	add	r1, sp, #16
 800376a:	4638      	mov	r0, r7
 800376c:	f3af 8000 	nop.w
 8003770:	1c42      	adds	r2, r0, #1
 8003772:	4606      	mov	r6, r0
 8003774:	d1d6      	bne.n	8003724 <_svfiprintf_r+0x174>
 8003776:	89ab      	ldrh	r3, [r5, #12]
 8003778:	065b      	lsls	r3, r3, #25
 800377a:	f53f af2d 	bmi.w	80035d8 <_svfiprintf_r+0x28>
 800377e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003780:	e72c      	b.n	80035dc <_svfiprintf_r+0x2c>
 8003782:	ab03      	add	r3, sp, #12
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	462a      	mov	r2, r5
 8003788:	4b05      	ldr	r3, [pc, #20]	@ (80037a0 <_svfiprintf_r+0x1f0>)
 800378a:	a904      	add	r1, sp, #16
 800378c:	4638      	mov	r0, r7
 800378e:	f000 f879 	bl	8003884 <_printf_i>
 8003792:	e7ed      	b.n	8003770 <_svfiprintf_r+0x1c0>
 8003794:	08003c14 	.word	0x08003c14
 8003798:	08003c1e 	.word	0x08003c1e
 800379c:	00000000 	.word	0x00000000
 80037a0:	080034f9 	.word	0x080034f9
 80037a4:	08003c1a 	.word	0x08003c1a

080037a8 <_printf_common>:
 80037a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037ac:	4616      	mov	r6, r2
 80037ae:	4698      	mov	r8, r3
 80037b0:	688a      	ldr	r2, [r1, #8]
 80037b2:	690b      	ldr	r3, [r1, #16]
 80037b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037b8:	4293      	cmp	r3, r2
 80037ba:	bfb8      	it	lt
 80037bc:	4613      	movlt	r3, r2
 80037be:	6033      	str	r3, [r6, #0]
 80037c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037c4:	4607      	mov	r7, r0
 80037c6:	460c      	mov	r4, r1
 80037c8:	b10a      	cbz	r2, 80037ce <_printf_common+0x26>
 80037ca:	3301      	adds	r3, #1
 80037cc:	6033      	str	r3, [r6, #0]
 80037ce:	6823      	ldr	r3, [r4, #0]
 80037d0:	0699      	lsls	r1, r3, #26
 80037d2:	bf42      	ittt	mi
 80037d4:	6833      	ldrmi	r3, [r6, #0]
 80037d6:	3302      	addmi	r3, #2
 80037d8:	6033      	strmi	r3, [r6, #0]
 80037da:	6825      	ldr	r5, [r4, #0]
 80037dc:	f015 0506 	ands.w	r5, r5, #6
 80037e0:	d106      	bne.n	80037f0 <_printf_common+0x48>
 80037e2:	f104 0a19 	add.w	sl, r4, #25
 80037e6:	68e3      	ldr	r3, [r4, #12]
 80037e8:	6832      	ldr	r2, [r6, #0]
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	42ab      	cmp	r3, r5
 80037ee:	dc26      	bgt.n	800383e <_printf_common+0x96>
 80037f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037f4:	6822      	ldr	r2, [r4, #0]
 80037f6:	3b00      	subs	r3, #0
 80037f8:	bf18      	it	ne
 80037fa:	2301      	movne	r3, #1
 80037fc:	0692      	lsls	r2, r2, #26
 80037fe:	d42b      	bmi.n	8003858 <_printf_common+0xb0>
 8003800:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003804:	4641      	mov	r1, r8
 8003806:	4638      	mov	r0, r7
 8003808:	47c8      	blx	r9
 800380a:	3001      	adds	r0, #1
 800380c:	d01e      	beq.n	800384c <_printf_common+0xa4>
 800380e:	6823      	ldr	r3, [r4, #0]
 8003810:	6922      	ldr	r2, [r4, #16]
 8003812:	f003 0306 	and.w	r3, r3, #6
 8003816:	2b04      	cmp	r3, #4
 8003818:	bf02      	ittt	eq
 800381a:	68e5      	ldreq	r5, [r4, #12]
 800381c:	6833      	ldreq	r3, [r6, #0]
 800381e:	1aed      	subeq	r5, r5, r3
 8003820:	68a3      	ldr	r3, [r4, #8]
 8003822:	bf0c      	ite	eq
 8003824:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003828:	2500      	movne	r5, #0
 800382a:	4293      	cmp	r3, r2
 800382c:	bfc4      	itt	gt
 800382e:	1a9b      	subgt	r3, r3, r2
 8003830:	18ed      	addgt	r5, r5, r3
 8003832:	2600      	movs	r6, #0
 8003834:	341a      	adds	r4, #26
 8003836:	42b5      	cmp	r5, r6
 8003838:	d11a      	bne.n	8003870 <_printf_common+0xc8>
 800383a:	2000      	movs	r0, #0
 800383c:	e008      	b.n	8003850 <_printf_common+0xa8>
 800383e:	2301      	movs	r3, #1
 8003840:	4652      	mov	r2, sl
 8003842:	4641      	mov	r1, r8
 8003844:	4638      	mov	r0, r7
 8003846:	47c8      	blx	r9
 8003848:	3001      	adds	r0, #1
 800384a:	d103      	bne.n	8003854 <_printf_common+0xac>
 800384c:	f04f 30ff 	mov.w	r0, #4294967295
 8003850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003854:	3501      	adds	r5, #1
 8003856:	e7c6      	b.n	80037e6 <_printf_common+0x3e>
 8003858:	18e1      	adds	r1, r4, r3
 800385a:	1c5a      	adds	r2, r3, #1
 800385c:	2030      	movs	r0, #48	@ 0x30
 800385e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003862:	4422      	add	r2, r4
 8003864:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003868:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800386c:	3302      	adds	r3, #2
 800386e:	e7c7      	b.n	8003800 <_printf_common+0x58>
 8003870:	2301      	movs	r3, #1
 8003872:	4622      	mov	r2, r4
 8003874:	4641      	mov	r1, r8
 8003876:	4638      	mov	r0, r7
 8003878:	47c8      	blx	r9
 800387a:	3001      	adds	r0, #1
 800387c:	d0e6      	beq.n	800384c <_printf_common+0xa4>
 800387e:	3601      	adds	r6, #1
 8003880:	e7d9      	b.n	8003836 <_printf_common+0x8e>
	...

08003884 <_printf_i>:
 8003884:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003888:	7e0f      	ldrb	r7, [r1, #24]
 800388a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800388c:	2f78      	cmp	r7, #120	@ 0x78
 800388e:	4691      	mov	r9, r2
 8003890:	4680      	mov	r8, r0
 8003892:	460c      	mov	r4, r1
 8003894:	469a      	mov	sl, r3
 8003896:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800389a:	d807      	bhi.n	80038ac <_printf_i+0x28>
 800389c:	2f62      	cmp	r7, #98	@ 0x62
 800389e:	d80a      	bhi.n	80038b6 <_printf_i+0x32>
 80038a0:	2f00      	cmp	r7, #0
 80038a2:	f000 80d1 	beq.w	8003a48 <_printf_i+0x1c4>
 80038a6:	2f58      	cmp	r7, #88	@ 0x58
 80038a8:	f000 80b8 	beq.w	8003a1c <_printf_i+0x198>
 80038ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038b4:	e03a      	b.n	800392c <_printf_i+0xa8>
 80038b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038ba:	2b15      	cmp	r3, #21
 80038bc:	d8f6      	bhi.n	80038ac <_printf_i+0x28>
 80038be:	a101      	add	r1, pc, #4	@ (adr r1, 80038c4 <_printf_i+0x40>)
 80038c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038c4:	0800391d 	.word	0x0800391d
 80038c8:	08003931 	.word	0x08003931
 80038cc:	080038ad 	.word	0x080038ad
 80038d0:	080038ad 	.word	0x080038ad
 80038d4:	080038ad 	.word	0x080038ad
 80038d8:	080038ad 	.word	0x080038ad
 80038dc:	08003931 	.word	0x08003931
 80038e0:	080038ad 	.word	0x080038ad
 80038e4:	080038ad 	.word	0x080038ad
 80038e8:	080038ad 	.word	0x080038ad
 80038ec:	080038ad 	.word	0x080038ad
 80038f0:	08003a2f 	.word	0x08003a2f
 80038f4:	0800395b 	.word	0x0800395b
 80038f8:	080039e9 	.word	0x080039e9
 80038fc:	080038ad 	.word	0x080038ad
 8003900:	080038ad 	.word	0x080038ad
 8003904:	08003a51 	.word	0x08003a51
 8003908:	080038ad 	.word	0x080038ad
 800390c:	0800395b 	.word	0x0800395b
 8003910:	080038ad 	.word	0x080038ad
 8003914:	080038ad 	.word	0x080038ad
 8003918:	080039f1 	.word	0x080039f1
 800391c:	6833      	ldr	r3, [r6, #0]
 800391e:	1d1a      	adds	r2, r3, #4
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6032      	str	r2, [r6, #0]
 8003924:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003928:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800392c:	2301      	movs	r3, #1
 800392e:	e09c      	b.n	8003a6a <_printf_i+0x1e6>
 8003930:	6833      	ldr	r3, [r6, #0]
 8003932:	6820      	ldr	r0, [r4, #0]
 8003934:	1d19      	adds	r1, r3, #4
 8003936:	6031      	str	r1, [r6, #0]
 8003938:	0606      	lsls	r6, r0, #24
 800393a:	d501      	bpl.n	8003940 <_printf_i+0xbc>
 800393c:	681d      	ldr	r5, [r3, #0]
 800393e:	e003      	b.n	8003948 <_printf_i+0xc4>
 8003940:	0645      	lsls	r5, r0, #25
 8003942:	d5fb      	bpl.n	800393c <_printf_i+0xb8>
 8003944:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003948:	2d00      	cmp	r5, #0
 800394a:	da03      	bge.n	8003954 <_printf_i+0xd0>
 800394c:	232d      	movs	r3, #45	@ 0x2d
 800394e:	426d      	negs	r5, r5
 8003950:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003954:	4858      	ldr	r0, [pc, #352]	@ (8003ab8 <_printf_i+0x234>)
 8003956:	230a      	movs	r3, #10
 8003958:	e011      	b.n	800397e <_printf_i+0xfa>
 800395a:	6821      	ldr	r1, [r4, #0]
 800395c:	6833      	ldr	r3, [r6, #0]
 800395e:	0608      	lsls	r0, r1, #24
 8003960:	f853 5b04 	ldr.w	r5, [r3], #4
 8003964:	d402      	bmi.n	800396c <_printf_i+0xe8>
 8003966:	0649      	lsls	r1, r1, #25
 8003968:	bf48      	it	mi
 800396a:	b2ad      	uxthmi	r5, r5
 800396c:	2f6f      	cmp	r7, #111	@ 0x6f
 800396e:	4852      	ldr	r0, [pc, #328]	@ (8003ab8 <_printf_i+0x234>)
 8003970:	6033      	str	r3, [r6, #0]
 8003972:	bf14      	ite	ne
 8003974:	230a      	movne	r3, #10
 8003976:	2308      	moveq	r3, #8
 8003978:	2100      	movs	r1, #0
 800397a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800397e:	6866      	ldr	r6, [r4, #4]
 8003980:	60a6      	str	r6, [r4, #8]
 8003982:	2e00      	cmp	r6, #0
 8003984:	db05      	blt.n	8003992 <_printf_i+0x10e>
 8003986:	6821      	ldr	r1, [r4, #0]
 8003988:	432e      	orrs	r6, r5
 800398a:	f021 0104 	bic.w	r1, r1, #4
 800398e:	6021      	str	r1, [r4, #0]
 8003990:	d04b      	beq.n	8003a2a <_printf_i+0x1a6>
 8003992:	4616      	mov	r6, r2
 8003994:	fbb5 f1f3 	udiv	r1, r5, r3
 8003998:	fb03 5711 	mls	r7, r3, r1, r5
 800399c:	5dc7      	ldrb	r7, [r0, r7]
 800399e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80039a2:	462f      	mov	r7, r5
 80039a4:	42bb      	cmp	r3, r7
 80039a6:	460d      	mov	r5, r1
 80039a8:	d9f4      	bls.n	8003994 <_printf_i+0x110>
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d10b      	bne.n	80039c6 <_printf_i+0x142>
 80039ae:	6823      	ldr	r3, [r4, #0]
 80039b0:	07df      	lsls	r7, r3, #31
 80039b2:	d508      	bpl.n	80039c6 <_printf_i+0x142>
 80039b4:	6923      	ldr	r3, [r4, #16]
 80039b6:	6861      	ldr	r1, [r4, #4]
 80039b8:	4299      	cmp	r1, r3
 80039ba:	bfde      	ittt	le
 80039bc:	2330      	movle	r3, #48	@ 0x30
 80039be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80039c6:	1b92      	subs	r2, r2, r6
 80039c8:	6122      	str	r2, [r4, #16]
 80039ca:	f8cd a000 	str.w	sl, [sp]
 80039ce:	464b      	mov	r3, r9
 80039d0:	aa03      	add	r2, sp, #12
 80039d2:	4621      	mov	r1, r4
 80039d4:	4640      	mov	r0, r8
 80039d6:	f7ff fee7 	bl	80037a8 <_printf_common>
 80039da:	3001      	adds	r0, #1
 80039dc:	d14a      	bne.n	8003a74 <_printf_i+0x1f0>
 80039de:	f04f 30ff 	mov.w	r0, #4294967295
 80039e2:	b004      	add	sp, #16
 80039e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039e8:	6823      	ldr	r3, [r4, #0]
 80039ea:	f043 0320 	orr.w	r3, r3, #32
 80039ee:	6023      	str	r3, [r4, #0]
 80039f0:	4832      	ldr	r0, [pc, #200]	@ (8003abc <_printf_i+0x238>)
 80039f2:	2778      	movs	r7, #120	@ 0x78
 80039f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	6831      	ldr	r1, [r6, #0]
 80039fc:	061f      	lsls	r7, r3, #24
 80039fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a02:	d402      	bmi.n	8003a0a <_printf_i+0x186>
 8003a04:	065f      	lsls	r7, r3, #25
 8003a06:	bf48      	it	mi
 8003a08:	b2ad      	uxthmi	r5, r5
 8003a0a:	6031      	str	r1, [r6, #0]
 8003a0c:	07d9      	lsls	r1, r3, #31
 8003a0e:	bf44      	itt	mi
 8003a10:	f043 0320 	orrmi.w	r3, r3, #32
 8003a14:	6023      	strmi	r3, [r4, #0]
 8003a16:	b11d      	cbz	r5, 8003a20 <_printf_i+0x19c>
 8003a18:	2310      	movs	r3, #16
 8003a1a:	e7ad      	b.n	8003978 <_printf_i+0xf4>
 8003a1c:	4826      	ldr	r0, [pc, #152]	@ (8003ab8 <_printf_i+0x234>)
 8003a1e:	e7e9      	b.n	80039f4 <_printf_i+0x170>
 8003a20:	6823      	ldr	r3, [r4, #0]
 8003a22:	f023 0320 	bic.w	r3, r3, #32
 8003a26:	6023      	str	r3, [r4, #0]
 8003a28:	e7f6      	b.n	8003a18 <_printf_i+0x194>
 8003a2a:	4616      	mov	r6, r2
 8003a2c:	e7bd      	b.n	80039aa <_printf_i+0x126>
 8003a2e:	6833      	ldr	r3, [r6, #0]
 8003a30:	6825      	ldr	r5, [r4, #0]
 8003a32:	6961      	ldr	r1, [r4, #20]
 8003a34:	1d18      	adds	r0, r3, #4
 8003a36:	6030      	str	r0, [r6, #0]
 8003a38:	062e      	lsls	r6, r5, #24
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	d501      	bpl.n	8003a42 <_printf_i+0x1be>
 8003a3e:	6019      	str	r1, [r3, #0]
 8003a40:	e002      	b.n	8003a48 <_printf_i+0x1c4>
 8003a42:	0668      	lsls	r0, r5, #25
 8003a44:	d5fb      	bpl.n	8003a3e <_printf_i+0x1ba>
 8003a46:	8019      	strh	r1, [r3, #0]
 8003a48:	2300      	movs	r3, #0
 8003a4a:	6123      	str	r3, [r4, #16]
 8003a4c:	4616      	mov	r6, r2
 8003a4e:	e7bc      	b.n	80039ca <_printf_i+0x146>
 8003a50:	6833      	ldr	r3, [r6, #0]
 8003a52:	1d1a      	adds	r2, r3, #4
 8003a54:	6032      	str	r2, [r6, #0]
 8003a56:	681e      	ldr	r6, [r3, #0]
 8003a58:	6862      	ldr	r2, [r4, #4]
 8003a5a:	2100      	movs	r1, #0
 8003a5c:	4630      	mov	r0, r6
 8003a5e:	f7fc fbd7 	bl	8000210 <memchr>
 8003a62:	b108      	cbz	r0, 8003a68 <_printf_i+0x1e4>
 8003a64:	1b80      	subs	r0, r0, r6
 8003a66:	6060      	str	r0, [r4, #4]
 8003a68:	6863      	ldr	r3, [r4, #4]
 8003a6a:	6123      	str	r3, [r4, #16]
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a72:	e7aa      	b.n	80039ca <_printf_i+0x146>
 8003a74:	6923      	ldr	r3, [r4, #16]
 8003a76:	4632      	mov	r2, r6
 8003a78:	4649      	mov	r1, r9
 8003a7a:	4640      	mov	r0, r8
 8003a7c:	47d0      	blx	sl
 8003a7e:	3001      	adds	r0, #1
 8003a80:	d0ad      	beq.n	80039de <_printf_i+0x15a>
 8003a82:	6823      	ldr	r3, [r4, #0]
 8003a84:	079b      	lsls	r3, r3, #30
 8003a86:	d413      	bmi.n	8003ab0 <_printf_i+0x22c>
 8003a88:	68e0      	ldr	r0, [r4, #12]
 8003a8a:	9b03      	ldr	r3, [sp, #12]
 8003a8c:	4298      	cmp	r0, r3
 8003a8e:	bfb8      	it	lt
 8003a90:	4618      	movlt	r0, r3
 8003a92:	e7a6      	b.n	80039e2 <_printf_i+0x15e>
 8003a94:	2301      	movs	r3, #1
 8003a96:	4632      	mov	r2, r6
 8003a98:	4649      	mov	r1, r9
 8003a9a:	4640      	mov	r0, r8
 8003a9c:	47d0      	blx	sl
 8003a9e:	3001      	adds	r0, #1
 8003aa0:	d09d      	beq.n	80039de <_printf_i+0x15a>
 8003aa2:	3501      	adds	r5, #1
 8003aa4:	68e3      	ldr	r3, [r4, #12]
 8003aa6:	9903      	ldr	r1, [sp, #12]
 8003aa8:	1a5b      	subs	r3, r3, r1
 8003aaa:	42ab      	cmp	r3, r5
 8003aac:	dcf2      	bgt.n	8003a94 <_printf_i+0x210>
 8003aae:	e7eb      	b.n	8003a88 <_printf_i+0x204>
 8003ab0:	2500      	movs	r5, #0
 8003ab2:	f104 0619 	add.w	r6, r4, #25
 8003ab6:	e7f5      	b.n	8003aa4 <_printf_i+0x220>
 8003ab8:	08003c25 	.word	0x08003c25
 8003abc:	08003c36 	.word	0x08003c36

08003ac0 <memmove>:
 8003ac0:	4288      	cmp	r0, r1
 8003ac2:	b510      	push	{r4, lr}
 8003ac4:	eb01 0402 	add.w	r4, r1, r2
 8003ac8:	d902      	bls.n	8003ad0 <memmove+0x10>
 8003aca:	4284      	cmp	r4, r0
 8003acc:	4623      	mov	r3, r4
 8003ace:	d807      	bhi.n	8003ae0 <memmove+0x20>
 8003ad0:	1e43      	subs	r3, r0, #1
 8003ad2:	42a1      	cmp	r1, r4
 8003ad4:	d008      	beq.n	8003ae8 <memmove+0x28>
 8003ad6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ada:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ade:	e7f8      	b.n	8003ad2 <memmove+0x12>
 8003ae0:	4402      	add	r2, r0
 8003ae2:	4601      	mov	r1, r0
 8003ae4:	428a      	cmp	r2, r1
 8003ae6:	d100      	bne.n	8003aea <memmove+0x2a>
 8003ae8:	bd10      	pop	{r4, pc}
 8003aea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003aee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003af2:	e7f7      	b.n	8003ae4 <memmove+0x24>

08003af4 <_sbrk_r>:
 8003af4:	b538      	push	{r3, r4, r5, lr}
 8003af6:	4d06      	ldr	r5, [pc, #24]	@ (8003b10 <_sbrk_r+0x1c>)
 8003af8:	2300      	movs	r3, #0
 8003afa:	4604      	mov	r4, r0
 8003afc:	4608      	mov	r0, r1
 8003afe:	602b      	str	r3, [r5, #0]
 8003b00:	f7fd fab2 	bl	8001068 <_sbrk>
 8003b04:	1c43      	adds	r3, r0, #1
 8003b06:	d102      	bne.n	8003b0e <_sbrk_r+0x1a>
 8003b08:	682b      	ldr	r3, [r5, #0]
 8003b0a:	b103      	cbz	r3, 8003b0e <_sbrk_r+0x1a>
 8003b0c:	6023      	str	r3, [r4, #0]
 8003b0e:	bd38      	pop	{r3, r4, r5, pc}
 8003b10:	2000026c 	.word	0x2000026c

08003b14 <memcpy>:
 8003b14:	440a      	add	r2, r1
 8003b16:	4291      	cmp	r1, r2
 8003b18:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b1c:	d100      	bne.n	8003b20 <memcpy+0xc>
 8003b1e:	4770      	bx	lr
 8003b20:	b510      	push	{r4, lr}
 8003b22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b2a:	4291      	cmp	r1, r2
 8003b2c:	d1f9      	bne.n	8003b22 <memcpy+0xe>
 8003b2e:	bd10      	pop	{r4, pc}

08003b30 <_realloc_r>:
 8003b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b34:	4607      	mov	r7, r0
 8003b36:	4614      	mov	r4, r2
 8003b38:	460d      	mov	r5, r1
 8003b3a:	b921      	cbnz	r1, 8003b46 <_realloc_r+0x16>
 8003b3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b40:	4611      	mov	r1, r2
 8003b42:	f7ff bc4d 	b.w	80033e0 <_malloc_r>
 8003b46:	b92a      	cbnz	r2, 8003b54 <_realloc_r+0x24>
 8003b48:	f7ff fbde 	bl	8003308 <_free_r>
 8003b4c:	4625      	mov	r5, r4
 8003b4e:	4628      	mov	r0, r5
 8003b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b54:	f000 f81a 	bl	8003b8c <_malloc_usable_size_r>
 8003b58:	4284      	cmp	r4, r0
 8003b5a:	4606      	mov	r6, r0
 8003b5c:	d802      	bhi.n	8003b64 <_realloc_r+0x34>
 8003b5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003b62:	d8f4      	bhi.n	8003b4e <_realloc_r+0x1e>
 8003b64:	4621      	mov	r1, r4
 8003b66:	4638      	mov	r0, r7
 8003b68:	f7ff fc3a 	bl	80033e0 <_malloc_r>
 8003b6c:	4680      	mov	r8, r0
 8003b6e:	b908      	cbnz	r0, 8003b74 <_realloc_r+0x44>
 8003b70:	4645      	mov	r5, r8
 8003b72:	e7ec      	b.n	8003b4e <_realloc_r+0x1e>
 8003b74:	42b4      	cmp	r4, r6
 8003b76:	4622      	mov	r2, r4
 8003b78:	4629      	mov	r1, r5
 8003b7a:	bf28      	it	cs
 8003b7c:	4632      	movcs	r2, r6
 8003b7e:	f7ff ffc9 	bl	8003b14 <memcpy>
 8003b82:	4629      	mov	r1, r5
 8003b84:	4638      	mov	r0, r7
 8003b86:	f7ff fbbf 	bl	8003308 <_free_r>
 8003b8a:	e7f1      	b.n	8003b70 <_realloc_r+0x40>

08003b8c <_malloc_usable_size_r>:
 8003b8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b90:	1f18      	subs	r0, r3, #4
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	bfbc      	itt	lt
 8003b96:	580b      	ldrlt	r3, [r1, r0]
 8003b98:	18c0      	addlt	r0, r0, r3
 8003b9a:	4770      	bx	lr

08003b9c <_init>:
 8003b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b9e:	bf00      	nop
 8003ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ba2:	bc08      	pop	{r3}
 8003ba4:	469e      	mov	lr, r3
 8003ba6:	4770      	bx	lr

08003ba8 <_fini>:
 8003ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003baa:	bf00      	nop
 8003bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bae:	bc08      	pop	{r3}
 8003bb0:	469e      	mov	lr, r3
 8003bb2:	4770      	bx	lr
