INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/Histogram_to_Depth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Histogram_to_Depth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/determine_depth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module determine_depth
INFO: [VRFC 10-2458] undeclared symbol denominator_tready, assumed default net type wire [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/determine_depth.v:70]
INFO: [VRFC 10-2458] undeclared symbol numerator_tready, assumed default net type wire [C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/determine_depth.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/extract_peak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_peak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/full_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/median.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/remove_first_peak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module remove_first_peak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/simple_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/subtract_median.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_median
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sources_1/new/swap_peaks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swap_peaks
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/u39jm15/Documents/Vivado_Projects/Histogram_to_Depth/Histogram_to_Depth.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
