/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [8:0] _08_;
  wire [8:0] _09_;
  wire [8:0] _10_;
  wire [5:0] _11_;
  wire [13:0] _12_;
  wire [7:0] _13_;
  wire [20:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [19:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [19:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [5:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [5:0] celloutsig_0_68z;
  wire [2:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_73z;
  wire [2:0] celloutsig_0_77z;
  wire [23:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_88z;
  wire [6:0] celloutsig_0_89z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_96z;
  wire [13:0] celloutsig_0_97z;
  wire [6:0] celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = ~(celloutsig_0_38z & celloutsig_0_31z);
  assign celloutsig_0_4z = ~(_00_ & celloutsig_0_3z);
  assign celloutsig_0_54z = ~(_01_ & celloutsig_0_9z);
  assign celloutsig_0_62z = ~(celloutsig_0_29z[1] & celloutsig_0_14z);
  assign celloutsig_0_11z = ~(celloutsig_0_3z & celloutsig_0_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_10z & celloutsig_0_3z);
  assign celloutsig_0_18z = ~(celloutsig_0_11z & celloutsig_0_0z[9]);
  assign celloutsig_0_20z = ~(_00_ & celloutsig_0_6z[2]);
  assign celloutsig_0_31z = ~_02_;
  assign celloutsig_0_46z = ~celloutsig_0_23z;
  assign celloutsig_0_38z = ~celloutsig_0_36z;
  assign celloutsig_1_5z = ~celloutsig_1_2z[0];
  assign celloutsig_1_10z = ~celloutsig_1_8z;
  assign celloutsig_1_11z = ~celloutsig_1_3z;
  assign celloutsig_0_13z = ~celloutsig_0_11z;
  assign celloutsig_0_17z = ~celloutsig_0_6z[2];
  assign celloutsig_0_32z = ~(celloutsig_0_5z ^ celloutsig_0_12z[1]);
  assign celloutsig_0_39z = ~(celloutsig_0_35z ^ celloutsig_0_3z);
  assign celloutsig_0_40z = ~(celloutsig_0_1z ^ celloutsig_0_4z);
  assign celloutsig_0_41z = ~(celloutsig_0_5z ^ celloutsig_0_14z);
  assign celloutsig_0_55z = ~(celloutsig_0_51z[11] ^ celloutsig_0_10z);
  assign celloutsig_0_57z = ~(celloutsig_0_55z ^ celloutsig_0_32z);
  assign celloutsig_0_5z = ~(celloutsig_0_4z ^ _05_);
  assign celloutsig_0_59z = ~(celloutsig_0_48z[0] ^ celloutsig_0_0z[7]);
  assign celloutsig_0_67z = ~(celloutsig_0_5z ^ celloutsig_0_7z[19]);
  assign celloutsig_0_81z = ~(celloutsig_0_53z ^ celloutsig_0_17z);
  assign celloutsig_0_88z = ~(celloutsig_0_62z ^ celloutsig_0_19z[3]);
  assign celloutsig_0_90z = ~(celloutsig_0_24z ^ celloutsig_0_38z);
  assign celloutsig_0_96z = ~(celloutsig_0_68z[3] ^ celloutsig_0_68z[0]);
  assign celloutsig_1_0z = ~(in_data[126] ^ in_data[187]);
  assign celloutsig_1_1z = ~(in_data[102] ^ celloutsig_1_0z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z ^ celloutsig_1_2z[5]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z ^ in_data[187]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z ^ celloutsig_1_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_3z ^ celloutsig_1_2z[0]);
  assign celloutsig_1_9z = ~(celloutsig_1_8z ^ celloutsig_1_5z);
  assign celloutsig_0_10z = ~(celloutsig_0_6z[1] ^ celloutsig_0_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_0z ^ celloutsig_1_8z);
  assign celloutsig_0_1z = ~(in_data[87] ^ in_data[5]);
  assign celloutsig_0_23z = ~(celloutsig_0_0z[4] ^ celloutsig_0_11z);
  assign celloutsig_0_0z = in_data[21:1] + in_data[60:40];
  assign celloutsig_0_34z = { celloutsig_0_21z[10], celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_29z } + celloutsig_0_7z[19:0];
  assign celloutsig_0_45z = { celloutsig_0_22z[4:0], celloutsig_0_9z } + celloutsig_0_16z[5:0];
  assign celloutsig_0_68z = in_data[23:18] + { celloutsig_0_9z, celloutsig_0_54z, _11_[3:2], _10_[8], _11_[0] };
  assign celloutsig_0_73z = { celloutsig_0_0z[11:3], celloutsig_0_66z } + { celloutsig_0_47z[7:1], celloutsig_0_48z };
  assign celloutsig_0_77z = { celloutsig_0_48z[1], celloutsig_0_4z, celloutsig_0_67z } + celloutsig_0_12z[7:5];
  assign celloutsig_0_7z = in_data[42:19] + in_data[27:4];
  assign celloutsig_0_8z = { _10_[6], _05_, _00_, _10_[6], _05_, _10_[4:3], celloutsig_0_5z } + { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_97z = { celloutsig_0_80z[4:0], celloutsig_0_89z, celloutsig_0_39z, celloutsig_0_11z } + { celloutsig_0_43z, celloutsig_0_14z, _12_[11:10], _07_, _12_[8], _09_[8:5], _04_, _09_[3:1] };
  assign celloutsig_1_2z = in_data[130:125] + in_data[114:109];
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_11z } + { in_data[180:179], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_8z[6:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_5z } + { in_data[21], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_0z[9:0], celloutsig_0_17z, celloutsig_0_14z } + { celloutsig_0_21z[11:1], celloutsig_0_9z };
  assign celloutsig_0_29z = { celloutsig_0_12z[3:0], celloutsig_0_5z, celloutsig_0_24z } + { _05_, _10_[4:3], celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_20z };
  reg [11:0] _68_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _68_ <= 12'h000;
    else _68_ <= { celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_18z };
  assign { _12_[11:10], _07_, _12_[8], _09_[8:5], _04_, _09_[3:1] } = _68_;
  reg [6:0] _69_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _69_ <= 7'h00;
    else _69_ <= celloutsig_0_12z[7:1];
  assign { _08_[7:4], _03_, _08_[2:1] } = _69_;
  reg [4:0] _70_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _70_ <= 5'h00;
    else _70_ <= in_data[20:16];
  assign { _00_, _10_[6], _05_, _10_[4:3] } = _70_;
  reg [7:0] _71_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _71_ <= 8'h00;
    else _71_ <= in_data[67:60];
  assign { _13_[7:4], _06_, _02_, _01_, _13_[0] } = _71_;
  reg [3:0] _72_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _72_ <= 4'h0;
    else _72_ <= celloutsig_0_22z[3:0];
  assign { _11_[3:2], _10_[8], _11_[0] } = _72_;
  assign celloutsig_0_51z = { celloutsig_0_45z[0], celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_39z, celloutsig_0_17z, _13_[7:4], _06_, _02_, _01_, _13_[0] } / { 1'h1, celloutsig_0_4z, _08_[7:4], _03_, _08_[2:1], celloutsig_0_41z, celloutsig_0_36z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_61z = celloutsig_0_45z[5:3] / { 1'h1, _09_[3:2] };
  assign celloutsig_0_80z = { celloutsig_0_45z[5:3], celloutsig_0_31z, celloutsig_0_57z, celloutsig_0_11z } / { 1'h1, celloutsig_0_61z[1:0], celloutsig_0_66z, celloutsig_0_43z, celloutsig_0_56z };
  assign celloutsig_0_98z = { celloutsig_0_46z, celloutsig_0_66z, celloutsig_0_88z, celloutsig_0_77z, celloutsig_0_90z } / { 1'h1, celloutsig_0_73z[1], celloutsig_0_96z, celloutsig_0_59z, celloutsig_0_35z, celloutsig_0_41z, celloutsig_0_3z };
  assign celloutsig_0_21z = { _10_[3], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_10z, _08_[7:4], _03_, _08_[2:1], celloutsig_0_9z } / { 1'h1, celloutsig_0_8z[4:2], celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_35z = { _13_[7:5], celloutsig_0_20z } >= { _13_[6:4], celloutsig_0_32z };
  assign celloutsig_0_36z = { celloutsig_0_22z[5:1], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_7z } >= { in_data[43:23], celloutsig_0_32z, celloutsig_0_21z };
  assign celloutsig_0_3z = in_data[2:0] >= { _10_[6], _05_, celloutsig_0_1z };
  assign celloutsig_0_53z = { celloutsig_0_0z[8:4], celloutsig_0_40z, celloutsig_0_46z } >= { celloutsig_0_34z[10:6], celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_56z = { celloutsig_0_23z, celloutsig_0_31z, celloutsig_0_36z } >= in_data[94:92];
  assign celloutsig_0_66z = { _10_[6], _05_, _10_[4], celloutsig_0_55z, celloutsig_0_32z, _11_[3:2], _10_[8], _11_[0], celloutsig_0_56z, celloutsig_0_40z } >= { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_55z };
  assign celloutsig_0_9z = celloutsig_0_7z[16:11] >= celloutsig_0_7z[22:17];
  assign celloutsig_1_18z = in_data[155:130] >= { in_data[119:105], celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_24z = { celloutsig_0_0z[1], celloutsig_0_6z } >= celloutsig_0_21z[9:6];
  assign celloutsig_0_47z = { celloutsig_0_12z[7:1], celloutsig_0_41z } <<< celloutsig_0_8z;
  assign celloutsig_0_48z = { _13_[5:4], _06_ } <<< { celloutsig_0_34z[13], celloutsig_0_32z, celloutsig_0_10z };
  assign celloutsig_0_6z = { _00_, _10_[6], _05_ } <<< { in_data[95:94], celloutsig_0_3z };
  assign celloutsig_0_89z = celloutsig_0_21z[6:0] <<< { celloutsig_0_20z, celloutsig_0_38z, celloutsig_0_81z, celloutsig_0_48z, celloutsig_0_36z };
  assign celloutsig_0_16z = { in_data[67:60], celloutsig_0_1z } <<< in_data[80:72];
  assign celloutsig_0_19z = { celloutsig_0_0z[8:1], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_10z } <<< { celloutsig_0_8z[7:1], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_22z = { _08_[7:4], _03_, celloutsig_0_4z, celloutsig_0_1z } <<< celloutsig_0_12z[9:3];
  assign { _08_[3], _08_[0] } = { _03_, celloutsig_0_5z };
  assign { _09_[4], _09_[0] } = { _04_, celloutsig_0_13z };
  assign { _10_[7], _10_[5], _10_[2], _10_[0] } = { _00_, _05_, celloutsig_0_57z, celloutsig_0_35z };
  assign { _11_[5:4], _11_[1] } = { celloutsig_0_9z, celloutsig_0_54z, _10_[8] };
  assign { _12_[13:12], _12_[9], _12_[7:0] } = { celloutsig_0_43z, celloutsig_0_14z, _07_, _09_[8:5], _04_, _09_[3:1] };
  assign _13_[3:1] = { _06_, _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[45:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
