// Seed: 3333410952
module module_0 (
    id_1,
    id_2#(
        .id_3(id_4),
        .id_5(-1),
        .id_6(id_7),
        .id_8(-1),
        .id_9(-1'h0)
    ),
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_12 = {id_11};
endmodule
module module_1 #(
    parameter id_19 = 32'd63,
    parameter id_7  = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19
);
  input wire _id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_5,
      id_15,
      id_2,
      id_4,
      id_3,
      id_3,
      id_8
  );
  inout wire _id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wor id_1;
  logic id_20;
  wire [id_7 : 1] id_21;
  wire [-1 : id_19] id_22;
  logic id_23;
  assign id_1 = 1;
  wire id_24;
  wire [1 : 1] id_25;
  always @(posedge id_3 or -1) disable id_26;
  localparam id_27 = (1) - 1;
  static logic [-1 : 1] id_28 = id_7;
endmodule
