vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_3_0/sim/design_1_axi_gpio_3_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_4_0/sim/design_1_axi_gpio_4_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_iic_0_0/sim/design_1_axi_iic_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_iic_1_0/sim/design_1_axi_iic_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_iic_2_0/sim/design_1_axi_iic_2_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_psr_aclk1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_psr_aclk2_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_psr_aclk3_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_1/sim/bd_bf15_r_sync_0.vhd" \
"../../../bd/design_1/ip/design_1_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_0/sim/bd_0720_proc_sys_reset_0_0.vhd" \
"../../../bd/design_1/ip/design_1_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_1/sim/bd_0720_proc_sys_reset_1_0.vhd" \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_axi_ethernet_0_refclk_200M_0/sim/design_1_rst_axi_ethernet_0_refclk_200M_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/sim/design_1_rst_mig_7series_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_mig_7series_0_100M_1_0/sim/design_1_rst_mig_7series_0_100M_1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_mig_7series_0_150M_0/sim/design_1_rst_mig_7series_0_150M_0.vhd" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_0/bd_1/ip/ip_1/sim/bd_ec8a_psr0_0.vhd" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_0/bd_1/ip/ip_2/sim/bd_ec8a_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_0/bd_1/ip/ip_3/sim/bd_ec8a_psr_aclk1_0.vhd" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/sim/bd_d92b_rst_axis_0.vhd" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/sim/bd_d92b_reset_sel_axis_0.vhd" \
"../../../bd/design_1/ip/design_1_v_rgb2ycrcb_0_0/sim/design_1_v_rgb2ycrcb_0_0.vhd" \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../bd/design_1/ip/design_1_PmodHYGRO_0_0/src/PmodHYGRO_axi_iic_0_0/sim/PmodHYGRO_axi_iic_0_0.vhd" \
"../../../bd/design_1/ip/design_1_PmodHYGRO_0_0/src/PmodHYGRO_axi_timer_0_0/sim/PmodHYGRO_axi_timer_0_0.vhd" \

nosort
