#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jun 20 13:35:00 2024
# Process ID: 66372
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3024.994 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :4294 MB
# Total Virtual     :12285 MB
# Available Virtual :5035 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/interface_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8c68/hdl/lib_pkg_v1_0_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/sim/main_design_axi_dma_0_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8c68/hdl/lib_pkg_v1_0_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0_clocks.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'main_design_axi_dma_0_0' generated file not found '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/synth/main_design_axi_dma_0_0.vhd'. Please regenerate to continue.
update_compile_order -fileset sources_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
Reading block design file </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - lvds_clkin_0_ibuf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- user.org:user:noip_lvds_stream:1.0 - noip_lvds_stream_0
Adding component instance block -- user.org:user:noip_ctrl:1.0 - noip_ctrl_0
Adding component instance block -- user.org:user:noip_lvds_stream:1.0 - noip_lvds_stream_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/axi_dma_0/M_AXIS_MM2S'. Parameter ignored.
WARNING: [BD 41-1282] Parameter 'HAS_BURST' is not defined on '/axi_dma_0/M_AXIS_MM2S'. Parameter ignored.
Successfully read diagram <main_design> from block design file </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
set_property location {2 469 470} [get_bd_cells axis_interconnect_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list \
  CONFIG.ARB_ON_TLAST {0} \
  CONFIG.NUM_MI {2} \
] [get_bd_cells axis_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
set_property location {2 868 345} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins noip_lvds_stream_1/S00_AXIS]
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins noip_lvds_stream_1/S00_AXIS]'
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] -boundary_type upper [get_bd_intf_pins axis_interconnect_0/S00_AXIS]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axis_interconnect_0/M00_AXIS] [get_bd_intf_pins noip_lvds_stream_0/S00_AXIS]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axis_interconnect_0/M01_AXIS] [get_bd_intf_pins noip_lvds_stream_1/S00_AXIS]
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_1
endgroup
set_property location {1 94 305} [get_bd_cells axis_interconnect_1]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {2} \
] [get_bd_cells axis_interconnect_1]
set_property location {1.5 162 256} [get_bd_cells axis_interconnect_1]
delete_bd_objs [get_bd_intf_nets noip_lvds_stream_0_M00_AXIS]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axis_interconnect_1/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axis_interconnect_1/S00_AXIS] [get_bd_intf_pins noip_lvds_stream_0/M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins noip_lvds_stream_1/M00_AXIS] -boundary_type upper [get_bd_intf_pins axis_interconnect_1/S01_AXIS]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_0/M00_AXIS_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_0/M01_AXIS_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_0/S00_AXIS_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_1/M00_AXIS_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_1/S00_AXIS_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_interconnect_1/S01_AXIS_ACLK]
INFO: [BD 5-455] Automation on '/noip_lvds_stream_1/m00_axis_aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/noip_lvds_stream_1/s00_axis_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/noip_lvds_stream_0/lvds_clk
/noip_lvds_stream_0/lvds_sync
/noip_lvds_stream_0/lvds_data
/noip_ctrl_0/clk_spi_in
/noip_lvds_stream_1/lvds_clk
/noip_lvds_stream_1/lvds_sync
/noip_lvds_stream_1/lvds_data
/noip_lvds_stream_1/monitor0
/noip_lvds_stream_1/monitor1

connect_bd_net [get_bd_pins noip_ctrl_0/clk_spi_in] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins noip_lvds_stream_0/noip_lvds]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins noip_lvds_stream_1/noip_lvds]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_lvds_stream_1/trigger0]
endgroup
set_property LEFT 0 [get_bd_ports /noip_trigger]
WARNING: [BD 41-1642] Cannot set the parameter 'LEFT' on '/noip_trigger' - Parameter does not exist. 
delete_bd_objs [get_bd_nets noip_lvds_stream_0_trigger0] [get_bd_ports noip_trigger]
delete_bd_objs [get_bd_nets noip_lvds_stream_1_trigger0] [get_bd_ports trigger0_0]
create_bd_port -dir O -from 0 -to 1 noip_trigger
connect_bd_net [get_bd_ports noip_trigger] [get_bd_pins noip_lvds_stream_1/trigger0]
delete_bd_objs [get_bd_nets noip_lvds_stream_1_trigger0]
delete_bd_objs [get_bd_nets monitor0_0_1] [get_bd_nets monitor1_0_1] [get_bd_ports noip_monitor0] [get_bd_ports noip_monitor1]
delete_bd_objs [get_bd_intf_nets noip_lvds_stream_0_noip_lvds] [get_bd_intf_ports noip_lvds_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
delete_bd_objs [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {6 2098 77} [get_bd_cells xlconcat_0]
set_property NAME trigger0_concat [get_bd_cells /xlconcat_0]
set_property NAME noip_trigger_out [get_bd_pins /trigger0_concat/dout]
WARNING: [BD 41-1642] Cannot set the parameter 'NAME' on '/trigger0_concat/dout' - Parameter does not exist. 
startgroup
make_bd_pins_external  [get_bd_cells trigger0_concat]
make_bd_intf_pins_external  [get_bd_cells trigger0_concat]
INFO: [BD 5-409] No interface pins to be made external for /trigger0_concat
endgroup
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells trigger0_concat]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells trigger0_concat]'
INFO: [Common 17-17] undo 'startgroup'
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells trigger0_concat]
set_property CONFIG.NUM_PORTS {2} [get_bd_cells trigger0_concat]
connect_bd_net [get_bd_pins trigger0_concat/In0] [get_bd_pins noip_lvds_stream_0/trigger0]
connect_bd_net [get_bd_pins trigger0_concat/In1] [get_bd_pins noip_lvds_stream_1/trigger0]
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
startgroup
set_property location {4.5 1815 623} [get_bd_cells axi_mem_intercon]
set_property location {5 1815 623} [get_bd_cells ps7_0_axi_periph]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {5 1815 623} [get_bd_cells ps7_0_axi_periph]'
INFO: [Common 17-17] undo 'set_property location {4.5 1815 623} [get_bd_cells axi_mem_intercon]'
INFO: [Common 17-17] undo 'startgroup'
set_property location {4.5 1826 587} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1883 287} [get_bd_cells axi_mem_intercon]
startgroup
make_bd_pins_external  [get_bd_pins trigger0_concat/dout]
endgroup
delete_bd_objs [get_bd_nets trigger0_concat_dout] [get_bd_ports dout_0]
connect_bd_net [get_bd_ports noip_trigger] [get_bd_pins trigger0_concat/dout]
set_property location {2388 63} [get_bd_ports noip_sck]
undo
INFO: [Common 17-17] undo 'set_property location {2388 63} [get_bd_ports noip_sck]'
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
set_property location {2434 73} [get_bd_ports noip_trigger]
set_property location {2417 93} [get_bd_ports noip_trigger]
set_property location {2401 75} [get_bd_ports noip_trigger]
copy_bd_objs /  [get_bd_cells {trigger0_concat}]
set_property location {1 -18 166} [get_bd_cells trigger0_concat1]
delete_bd_objs [get_bd_cells trigger0_concat1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
delete_bd_objs [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:iomodule:3.1 iomodule_0
endgroup
delete_bd_objs [get_bd_cells iomodule_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {1 -45 131} [get_bd_cells xlslice_0]
set_property -dict [list \
  CONFIG.DIN_FROM {1} \
  CONFIG.DIN_TO {1} \
  CONFIG.DIN_WIDTH {2} \
  CONFIG.DOUT_WIDTH {1} \
] [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {1 -57 207} [get_bd_cells xlslice_1]
set_property location {3 625 619} [get_bd_cells axis_interconnect_0]
set_property location {3 605 323} [get_bd_cells noip_lvds_stream_1]
set_property location {3 620 47} [get_bd_cells noip_lvds_stream_0]
set_property -dict [list \
  CONFIG.DIN_FROM {0} \
  CONFIG.DIN_TO {0} \
] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins noip_lvds_stream_0/monitor0]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins noip_lvds_stream_1/monitor0]
set_property name monitor0_slice0 [get_bd_cells xlslice_0]
set_property name monitor0_slice1 [get_bd_cells xlslice_1]
startgroup
set_property location {1 -22 124} [get_bd_cells monitor0_slice1]
set_property location {1 -22 -66} [get_bd_cells monitor0_slice0]
endgroup
set_property location {1 -19 0} [get_bd_cells monitor0_slice0]
set_property location {1 -32 28} [get_bd_cells monitor0_slice0]
set_property location {1 -30 10} [get_bd_cells monitor0_slice0]
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
set_property location {1 -22 99} [get_bd_cells monitor0_slice1]
undo
INFO: [Common 17-17] undo 'set_property location {1 -22 99} [get_bd_cells monitor0_slice1]'
set_property location {1 -31 15} [get_bd_cells monitor0_slice0]
copy_bd_objs /  [get_bd_cells {monitor0_slice0 monitor0_slice1}]
startgroup
set_property location {0.5 -336 161} [get_bd_cells monitor0_slice3]
set_property location {1 -336 161} [get_bd_cells monitor0_slice2]
endgroup
startgroup
set_property location {2 27 434} [get_bd_cells monitor0_slice3]
set_property location {2 27 334} [get_bd_cells monitor0_slice2]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {2 27 334} [get_bd_cells monitor0_slice2]'
INFO: [Common 17-17] undo 'set_property location {2 27 434} [get_bd_cells monitor0_slice3]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {1 -336 161} [get_bd_cells monitor0_slice2]'
INFO: [Common 17-17] undo 'set_property location {0.5 -336 161} [get_bd_cells monitor0_slice3]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {monitor0_slice0 monitor0_slice1}]'
set_property location {1 -37 1} [get_bd_cells monitor0_slice0]
connect_bd_net [get_bd_pins monitor0_slice1/Din] [get_bd_pins monitor0_slice1/Dout]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins monitor0_slice1/Din] [get_bd_pins monitor0_slice1/Dout]'
set_property location {1 -24 101} [get_bd_cells monitor0_slice1]
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
copy_bd_objs /  [get_bd_cells {monitor0_slice0 monitor0_slice1}]
startgroup
set_property location {1 -24 316} [get_bd_cells monitor0_slice2]
set_property location {1 -24 116} [get_bd_cells monitor0_slice3]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {1 -24 116} [get_bd_cells monitor0_slice3]'
INFO: [Common 17-17] undo 'set_property location {1 -24 316} [get_bd_cells monitor0_slice2]'
INFO: [Common 17-17] undo 'startgroup'
set_property location {1 -42 322} [get_bd_cells monitor0_slice2]
set_property name monitor1_slice0 [get_bd_cells monitor0_slice2]
set_property name monitor1_slice1 [get_bd_cells monitor0_slice3]
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
set_property location {1 -40 123} [get_bd_cells monitor1_slice0]
connect_bd_net [get_bd_pins monitor1_slice0/Dout] [get_bd_pins noip_lvds_stream_0/monitor1]
connect_bd_net [get_bd_pins monitor1_slice1/Dout] [get_bd_pins noip_lvds_stream_1/monitor1]
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
create_bd_port -dir I -from 0 -to 1 -type data noip_monitor0
connect_bd_net [get_bd_ports noip_monitor0] [get_bd_pins monitor0_slice0/Din]
connect_bd_net [get_bd_ports noip_monitor0] [get_bd_pins monitor0_slice1/Din]
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
copy_bd_objs /  [get_bd_cells {monitor0_slice0 monitor0_slice1}]
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {monitor0_slice0 monitor0_slice1}]'
set_property location {1 -56 187} [get_bd_cells monitor1_slice1]
copy_bd_objs /  [get_bd_ports {noip_monitor0}]
set_property location {-560 117} [get_bd_ports noip_monitor1]
set_property location {-485 12} [get_bd_ports noip_monitor1]
connect_bd_net [get_bd_ports noip_monitor1] [get_bd_pins monitor1_slice0/Din]
connect_bd_net [get_bd_ports noip_monitor1] [get_bd_pins monitor1_slice1/Din]
startgroup
make_bd_pins_external  [get_bd_pins noip_ctrl_0/noip_reset_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_ctrl_0/vdd18_toggle]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_ctrl_0/vdd33_toggle]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_ctrl_0/vddpix_toggle]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_ctrl_0/sw_enable_n]
endgroup
set_property name noip_rst_n_0 [get_bd_ports noip_reset_n_0]
set_property name noip_rst_n [get_bd_ports noip_rst_n_0]
set_property name vdd18_toggle [get_bd_ports vdd18_toggle_0]
set_property name vdd33_toggle [get_bd_ports vdd33_toggle_0]
set_property name sw_enable_n [get_bd_ports sw_enable_n_0]
set_property name vddpix_toggle [get_bd_ports vddpix_toggle_0]
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
set_property location {1 -54 -285} [get_bd_cells lvds_clkin_0_ibuf]
delete_bd_objs [get_bd_intf_nets noip_lvds_stream_1_noip_lvds] [get_bd_intf_ports noip_lvds_1]
connect_bd_net [get_bd_pins lvds_clkin_0_ibuf/IBUF_OUT] [get_bd_pins noip_lvds_stream_0/lvds_clk]
WARNING: [BD 41-1306] The connection to interface pin </noip_lvds_stream_0/lvds_clk> is being overridden by the user with net <lvds_clkin_0_ibuf_IBUF_OUT>. This pin will not be connected as a part of interface connection <noip_lvds>.
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
set_property location {1 -74 297} [get_bd_cells lvds_clkin_0_ibuf]
set_property location {-501 300} [get_bd_ports lvds_clk_0_n]
set_property location {-500 317} [get_bd_ports lvds_clk_0_n]
set_property location {-498 207} [get_bd_ports lvds_clk_0_p]
set_property location {-502 291} [get_bd_ports lvds_clk_0_p]
copy_bd_objs /  [get_bd_cells {lvds_clkin_0_ibuf}]
delete_bd_objs [get_bd_cells lvds_clkin_0_ibuf1]
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/noip_lvds_stream_0/lvds_sync
/noip_lvds_stream_0/lvds_data
/noip_lvds_stream_1/lvds_clk
/noip_lvds_stream_1/lvds_sync
/noip_lvds_stream_1/lvds_data

copy_bd_objs /  [get_bd_cells {lvds_clkin_0_ibuf}]
set_property name lvds_sync_0_ibuf1 [get_bd_cells lvds_clkin_0_ibuf1]
startgroup
make_bd_pins_external  [get_bd_pins lvds_sync_0_ibuf1/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </lvds_sync_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <IBUF_DS_P_0_2>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins lvds_sync_0_ibuf1/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </lvds_sync_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <IBUF_DS_N_0_2>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
endgroup
connect_bd_net [get_bd_pins lvds_sync_0_ibuf1/IBUF_OUT] [get_bd_pins noip_lvds_stream_0/lvds_sync]
WARNING: [BD 41-1306] The connection to interface pin </noip_lvds_stream_0/lvds_sync> is being overridden by the user with net <lvds_sync_0_ibuf1_IBUF_OUT>. This pin will not be connected as a part of interface connection <noip_lvds>.
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
copy_bd_objs /  [get_bd_cells {lvds_sync_0_ibuf1 lvds_clkin_0_ibuf}]
set_property location {1 8 601} [get_bd_cells lvds_sync_0_ibuf2]
set_property location {1 34 716} [get_bd_cells lvds_clkin_0_ibuf1]
startgroup
make_bd_pins_external  [get_bd_pins lvds_sync_0_ibuf2/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </lvds_sync_0_ibuf2/IBUF_DS_P> is being overridden by the user with net <IBUF_DS_P_1_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins lvds_sync_0_ibuf2/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </lvds_sync_0_ibuf2/IBUF_DS_N> is being overridden by the user with net <IBUF_DS_N_1_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
endgroup
set_property name lvds_scyn_0_p [get_bd_ports IBUF_DS_P_0]
set_property name lvds_sync_0_n [get_bd_ports IBUF_DS_N_0]
set_property name lvds_dout0_0_p [get_bd_ports IBUF_DS_P_1]
set_property name lvds_dout0_0_n [get_bd_ports IBUF_DS_N_1]
set_property location {0.5 -318 584} [get_bd_cells lvds_sync_0_ibuf2]
set_property location {1 -255 737} [get_bd_cells lvds_clkin_0_ibuf1]
set_property location {1 -325 706} [get_bd_cells lvds_clkin_0_ibuf1]
set_property name lvds_dout0_0_ibuf [get_bd_cells lvds_sync_0_ibuf2]
set_property name lvds_sync_0_ibuf [get_bd_cells lvds_sync_0_ibuf1]
delete_bd_objs [get_bd_cells lvds_clkin_0_ibuf1]
copy_bd_objs /  [get_bd_cells {lvds_dout0_0_ibuf}]
set_property name lvds_dout1_0_ibuf [get_bd_cells lvds_dout0_0_ibuf1]
copy_bd_objs /  [get_bd_ports {lvds_dout0_0_p lvds_dout0_0_n}]
startgroup
set_property location {-538 732} [get_bd_ports lvds_dout0_0_p1]
set_property location {-538 702} [get_bd_ports lvds_dout0_0_n1]
endgroup
startgroup
set_property location {-511 695} [get_bd_ports lvds_dout0_0_p1]
set_property location {-511 -435} [get_bd_ports lvds_dout0_0_n1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {-511 -435} [get_bd_ports lvds_dout0_0_n1]'
INFO: [Common 17-17] undo 'set_property location {-511 695} [get_bd_ports lvds_dout0_0_p1]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {-538 702} [get_bd_ports lvds_dout0_0_n1]'
INFO: [Common 17-17] undo 'set_property location {-538 732} [get_bd_ports lvds_dout0_0_p1]'
INFO: [Common 17-17] undo 'startgroup'
copy_bd_objs /  [get_bd_ports {lvds_dout0_0_p lvds_dout0_0_n}]
delete_bd_objs [get_bd_ports lvds_dout0_0_n2] [get_bd_ports lvds_dout0_0_p2]
startgroup
set_property location {-602 706} [get_bd_ports lvds_dout0_0_p1]
set_property location {-602 676} [get_bd_ports lvds_dout0_0_n1]
endgroup
set_property name lvds_dout1_0_n [get_bd_ports lvds_dout0_0_n1]
set_property name lvds_dout1_0_p [get_bd_ports lvds_dout0_0_p1]
set_property location {-513 667} [get_bd_ports lvds_dout1_0_p]
set_property location {-520 711} [get_bd_ports lvds_dout1_0_p]
undo
INFO: [Common 17-17] undo 'set_property location {-520 711} [get_bd_ports lvds_dout1_0_p]'
undo
INFO: [Common 17-17] undo 'set_property location {-513 667} [get_bd_ports lvds_dout1_0_p]'
undo
INFO: [Common 17-17] undo 'set_property name lvds_dout1_0_p [get_bd_ports lvds_dout0_0_p1]'
redo
INFO: [Common 17-16] redo 'set_property name lvds_dout1_0_p [get_bd_ports lvds_dout0_0_p1]'
set_property location {-521 -391} [get_bd_ports lvds_dout1_0_n]
set_property location {-565 739} [get_bd_ports lvds_dout1_0_n]
set_property location {-514 670} [get_bd_ports lvds_dout1_0_p]
set_property location {-529 720} [get_bd_ports lvds_dout1_0_n]
connect_bd_net [get_bd_ports lvds_dout1_0_p] [get_bd_pins lvds_dout1_0_ibuf/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout1_0_ibuf/IBUF_DS_P> is being overridden by the user with net <lvds_dout1_0_p_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
connect_bd_net [get_bd_ports lvds_dout1_0_n] [get_bd_pins lvds_dout1_0_ibuf/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout1_0_ibuf/IBUF_DS_N> is being overridden by the user with net <lvds_dout1_0_n_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {3 120 569} [get_bd_cells xlconcat_0]
set_property name lvds_data_0_concat [get_bd_cells xlconcat_0]
set_property CONFIG.NUM_PORTS {4} [get_bd_cells lvds_data_0_concat]
connect_bd_net [get_bd_pins lvds_data_0_concat/dout] [get_bd_pins noip_lvds_stream_0/lvds_data]
WARNING: [BD 41-1306] The connection to interface pin </noip_lvds_stream_0/lvds_data> is being overridden by the user with net <lvds_data_0_concat_dout>. This pin will not be connected as a part of interface connection <noip_lvds>.
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
connect_bd_net [get_bd_pins lvds_dout0_0_ibuf/IBUF_OUT] [get_bd_pins lvds_data_0_concat/In0]
connect_bd_net [get_bd_pins lvds_dout1_0_ibuf/IBUF_OUT] [get_bd_pins lvds_data_0_concat/In1]
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/noip_lvds_stream_1/lvds_clk
/noip_lvds_stream_1/lvds_sync
/noip_lvds_stream_1/lvds_data

regenerate_bd_layout -routing
set_property location {-155 716} [get_bd_ports lvds_sync_0_n]
undo
INFO: [Common 17-17] undo 'set_property location {-155 716} [get_bd_ports lvds_sync_0_n]'
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'save_bd_design' was cancelled
copy_bd_objs /  [get_bd_cells {lvds_dout1_0_ibuf}] [get_bd_ports {lvds_dout0_0_n lvds_dout0_0_p lvds_dout1_0_n lvds_dout1_0_p}] [get_bd_nets {IBUF_DS_N_1_1 IBUF_DS_P_1_1 lvds_dout0_0_ibuf_IBUF_OUT lvds_dout1_0_ibuf_IBUF_OUT lvds_dout1_0_n_1 lvds_dout1_0_p_1}]
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout1_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <lvds_dout1_0_n_2>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout1_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <lvds_dout1_0_p_2>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {lvds_dout1_0_ibuf}] [get_bd_ports {lvds_dout0_0_n lvds_dout0_0_p lvds_dout1_0_n lvds_dout1_0_p}] [get_bd_nets {IBUF_DS_N_1_1 IBUF_DS_P_1_1 lvds_dout0_0_ibuf_IBUF_OUT lvds_dout1_0_ibuf_IBUF_OUT lvds_dout1_0_n_1 lvds_dout1_0_p_1}]'
regenerate_bd_layout -routing
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
set_property location {2 556 828} [get_bd_cells lvds_data_0_concat]
set_property location {1 184 774} [get_bd_cells lvds_dout0_0_ibuf]
set_property location {-26 746} [get_bd_ports lvds_dout0_0_p]
copy_bd_objs /  [get_bd_cells {lvds_dout0_0_ibuf lvds_dout1_0_ibuf}] [get_bd_ports {lvds_dout0_0_n lvds_dout0_0_p lvds_dout1_0_n lvds_dout1_0_p}] [get_bd_nets {IBUF_DS_N_1_1 IBUF_DS_P_1_1 lvds_dout0_0_ibuf_IBUF_OUT lvds_dout1_0_ibuf_IBUF_OUT lvds_dout1_0_n_1 lvds_dout1_0_p_1}]
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout0_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <IBUF_DS_N_1_2>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout0_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <IBUF_DS_P_1_2>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout1_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <lvds_dout1_0_n_2>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout1_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <lvds_dout1_0_p_2>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
startgroup
set_property location {1 77 1199} [get_bd_cells lvds_dout1_0_ibuf1]
set_property location {1 77 1059} [get_bd_cells lvds_dout0_0_ibuf1]
endgroup
startgroup
set_property location {-287 691} [get_bd_ports lvds_dout0_0_p1]
set_property location {-287 1141} [get_bd_ports lvds_dout1_0_n1]
set_property location {-287 721} [get_bd_ports lvds_dout0_0_n1]
set_property location {-287 1111} [get_bd_ports lvds_dout1_0_p1]
endgroup
startgroup
set_property location {-209 1439} [get_bd_ports lvds_dout1_0_n1]
set_property location {-209 1409} [get_bd_ports lvds_dout1_0_p1]
set_property location {-209 1019} [get_bd_ports lvds_dout0_0_n1]
set_property location {-209 989} [get_bd_ports lvds_dout0_0_p1]
endgroup
regenerate_bd_layout
set_property name lvds_dout2_0_p [get_bd_ports lvds_dout0_0_p1]
set_property name lvds_dout2_0_n [get_bd_ports lvds_dout0_0_n1]
set_property name lvds_dout2_0_ibuf [get_bd_cells lvds_dout0_0_ibuf1]
set_property name lvds_dout3_0_p [get_bd_ports lvds_dout1_0_p1]
set_property name lvds_dout3_0_n [get_bd_ports lvds_dout1_0_n1]
set_property name lvds_dout3_0_ibuf [get_bd_cells lvds_dout1_0_ibuf1]
connect_bd_net [get_bd_pins lvds_dout3_0_ibuf/IBUF_OUT] [get_bd_pins lvds_data_0_concat/In3]
connect_bd_net [get_bd_pins lvds_dout2_0_ibuf/IBUF_OUT] [get_bd_pins lvds_data_0_concat/In2]
regenerate_bd_layout -routing
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
copy_bd_objs /  [get_bd_cells {lvds_data_0_concat lvds_dout0_0_ibuf lvds_clkin_0_ibuf lvds_dout1_0_ibuf lvds_sync_0_ibuf lvds_dout2_0_ibuf lvds_dout3_0_ibuf}] [get_bd_ports {lvds_dout0_0_p lvds_dout0_0_n lvds_scyn_0_p lvds_dout2_0_p lvds_dout1_0_p lvds_dout3_0_p lvds_dout2_0_n lvds_sync_0_n lvds_dout1_0_n lvds_dout3_0_n lvds_clk_0_p lvds_clk_0_n}] [get_bd_nets {lvds_dout1_0_p_2 IBUF_DS_N_1_2 lvds_dout1_0_n_1 IBUF_DS_P_0_1 lvds_sync_0_ibuf1_IBUF_OUT lvds_dout1_0_n_2 IBUF_DS_P_0_2 lvds_dout0_0_ibuf_IBUF_OUT1 IBUF_DS_P_1_1 IBUF_DS_N_0_1 lvds_clkin_0_ibuf_IBUF_OUT IBUF_DS_P_1_2 IBUF_DS_N_0_2 lvds_dout1_0_ibuf_IBUF_OUT1 lvds_data_0_concat_dout lvds_dout1_0_ibuf_IBUF_OUT lvds_dout0_0_ibuf_IBUF_OUT lvds_dout1_0_p_1 IBUF_DS_N_1_1}]
WARNING: [BD 41-1306] The connection to interface pin </lvds_clkin_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <IBUF_DS_N_0_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_sync_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <IBUF_DS_N_0_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout0_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <IBUF_DS_N_1_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout2_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <IBUF_DS_N_1_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_clkin_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <IBUF_DS_P_0_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_sync_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <IBUF_DS_P_0_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout0_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <IBUF_DS_P_1_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout2_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <IBUF_DS_P_1_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout1_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <lvds_dout1_0_n_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout3_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <lvds_dout1_0_n_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout1_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <lvds_dout1_0_p_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout3_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <lvds_dout1_0_p_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
startgroup
set_property location {0.5 -816 1273} [get_bd_cells lvds_dout2_0_ibuf1]
set_property location {1 -816 1273} [get_bd_cells lvds_data_0_concat1]
set_property location {1 -816 1273} [get_bd_cells lvds_clkin_0_ibuf1]
set_property location {1 -816 1273} [get_bd_cells lvds_dout0_0_ibuf1]
set_property location {1 -816 1273} [get_bd_cells lvds_sync_0_ibuf1]
set_property location {1 -816 1273} [get_bd_cells lvds_dout3_0_ibuf1]
set_property location {1 -816 1273} [get_bd_cells lvds_dout1_0_ibuf1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {1 -816 1273} [get_bd_cells lvds_dout1_0_ibuf1]'
INFO: [Common 17-17] undo 'set_property location {1 -816 1273} [get_bd_cells lvds_dout3_0_ibuf1]'
INFO: [Common 17-17] undo 'set_property location {1 -816 1273} [get_bd_cells lvds_sync_0_ibuf1]'
INFO: [Common 17-17] undo 'set_property location {1 -816 1273} [get_bd_cells lvds_dout0_0_ibuf1]'
INFO: [Common 17-17] undo 'set_property location {1 -816 1273} [get_bd_cells lvds_clkin_0_ibuf1]'
INFO: [Common 17-17] undo 'set_property location {1 -816 1273} [get_bd_cells lvds_data_0_concat1]'
INFO: [Common 17-17] undo 'set_property location {0.5 -816 1273} [get_bd_cells lvds_dout2_0_ibuf1]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {lvds_data_0_concat lvds_dout0_0_ibuf lvds_clkin_0_ibuf lvds_dout1_0_ibuf lvds_sync_0_ibuf lvds_dout2_0_ibuf lvds_dout3_0_ibuf}] [get_bd_ports {lvds_dout0_0_p lvds_dout0_0_n lvds_scyn_0_p lvds_dout2_0_p lvds_dout1_0_p lvds_dout3_0_p lvds_dout2_0_n lvds_sync_0_n lvds_dout1_0_n lvds_dout3_0_n lvds_clk_0_p lvds_clk_0_n}] [get_bd_nets {lvds_dout1_0_p_2 IBUF_DS_N_1_2 lvds_dout1_0_n_1 IBUF_DS_P_0_1 lvds_sync_0_ibuf1_IBUF_OUT lvds_dout1_0_n_2 IBUF_DS_P_0_2 lvds_dout0_0_ibuf_IBUF_OUT1 IBUF_DS_P_1_1 IBUF_DS_N_0_1 lvds_clkin_0_ibuf_IBUF_OUT IBUF_DS_P_1_2 IBUF_DS_N_0_2 lvds_dout1_0_ibuf_IBUF_OUT1 lvds_data_0_concat_dout lvds_dout1_0_ibuf_IBUF_OUT lvds_dout0_0_ibuf_IBUF_OUT lvds_dout1_0_p_1 IBUF_DS_N_1_1}]'
regenerate_bd_layout -routing
copy_bd_objs /  [get_bd_cells {lvds_data_0_concat lvds_clkin_0_ibuf lvds_dout0_0_ibuf lvds_dout1_0_ibuf lvds_sync_0_ibuf lvds_dout2_0_ibuf lvds_dout3_0_ibuf}] [get_bd_ports {lvds_dout0_0_p lvds_dout0_0_n lvds_scyn_0_p lvds_dout2_0_p lvds_dout1_0_p lvds_dout2_0_n lvds_dout3_0_p lvds_dout1_0_n lvds_sync_0_n lvds_clk_0_p lvds_dout3_0_n lvds_clk_0_n}] [get_bd_nets {IBUF_DS_N_1_2 lvds_dout1_0_p_2 IBUF_DS_P_0_1 lvds_dout1_0_n_1 IBUF_DS_P_0_2 lvds_dout1_0_n_2 lvds_sync_0_ibuf1_IBUF_OUT IBUF_DS_N_0_1 IBUF_DS_P_1_1 lvds_dout0_0_ibuf_IBUF_OUT1 IBUF_DS_N_0_2 IBUF_DS_P_1_2 lvds_clkin_0_ibuf_IBUF_OUT lvds_dout1_0_ibuf_IBUF_OUT1 lvds_data_0_concat_dout lvds_dout1_0_ibuf_IBUF_OUT lvds_dout0_0_ibuf_IBUF_OUT IBUF_DS_N_1_1 lvds_dout1_0_p_1}]
WARNING: [BD 41-1306] The connection to interface pin </lvds_clkin_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <IBUF_DS_N_0_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_sync_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <IBUF_DS_N_0_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout0_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <IBUF_DS_N_1_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout2_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <IBUF_DS_N_1_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_clkin_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <IBUF_DS_P_0_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_sync_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <IBUF_DS_P_0_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout0_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <IBUF_DS_P_1_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout2_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <IBUF_DS_P_1_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout1_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <lvds_dout1_0_n_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout3_0_ibuf1/IBUF_DS_N> is being overridden by the user with net <lvds_dout1_0_n_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout1_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <lvds_dout1_0_p_3>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </lvds_dout3_0_ibuf1/IBUF_DS_P> is being overridden by the user with net <lvds_dout1_0_p_4>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
regenerate_bd_layout
set_property name lvds_sync_1_ibuf [get_bd_cells lvds_sync_0_ibuf1]
connect_bd_net [get_bd_pins lvds_sync_1_ibuf/IBUF_OUT] [get_bd_pins noip_lvds_stream_1/lvds_sync]
WARNING: [BD 41-1306] The connection to interface pin </noip_lvds_stream_1/lvds_sync> is being overridden by the user with net </lvds_sync_0_ibuf1_IBUF_OUT1>. This pin will not be connected as a part of interface connection <noip_lvds>.
set_property name lvds_sync_0_p [get_bd_ports lvds_scyn_0_p]
set_property name lvds_sync_1_p1 [get_bd_ports lvds_scyn_0_p1]
set_property name lvds_sync_1_p [get_bd_ports lvds_sync_1_p1]
set_property name lvds_sync_1_n [get_bd_ports lvds_sync_0_n1]
set_property name lvds_clk_1_p [get_bd_ports lvds_clk_0_p1]
set_property name lvds_clk_1_np [get_bd_ports lvds_clk_0_n1]
set_property name lvds_clk_1_n [get_bd_ports lvds_clk_1_np]
set_property name lvds_clkin_1_ibuf [get_bd_cells lvds_clkin_0_ibuf1]
connect_bd_net [get_bd_pins noip_lvds_stream_1/lvds_clk] [get_bd_pins lvds_clkin_1_ibuf/IBUF_OUT]
WARNING: [BD 41-1306] The connection to interface pin </noip_lvds_stream_1/lvds_clk> is being overridden by the user with net </lvds_clkin_0_ibuf_IBUF_OUT1>. This pin will not be connected as a part of interface connection <noip_lvds>.
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
regenerate_bd_layout -routing
set_property name lvds_dout0_1_ibuf [get_bd_cells lvds_dout0_0_ibuf1]
set_property name lvds_data_1_concat [get_bd_cells lvds_data_0_concat1]
set_property name lvds_dout1_1_p [get_bd_ports lvds_dout0_0_p1]
set_property name lvds_dout1_1_n [get_bd_ports lvds_dout0_0_n1]
set_property name lvds_dout0_1_p [get_bd_ports lvds_dout1_1_p]
set_property name lvds_dout0_1_n [get_bd_ports lvds_dout1_1_n]
set_property name lvds_dout1_1_p [get_bd_ports lvds_dout1_0_p1]
set_property name lvds_dout1_1_n [get_bd_ports lvds_dout1_0_n1]
set_property name lvds_dout1_1_ibuf [get_bd_cells lvds_dout1_0_ibuf1]
set_property name lvds_dout2_1_p [get_bd_ports lvds_dout2_0_p1]
set_property name lvds_dout2_1_n [get_bd_ports lvds_dout2_0_n1]
set_property name lvds_dout2_1_ibuf [get_bd_cells lvds_dout2_0_ibuf1]
set_property name lvds_dout3_1_p [get_bd_ports lvds_dout3_0_p1]
set_property name lvds_dout3_1_n [get_bd_ports lvds_dout3_0_n1]
set_property name lvds_dout3_1_ibuf [get_bd_cells lvds_dout3_0_ibuf1]
connect_bd_net [get_bd_pins lvds_data_1_concat/dout] [get_bd_pins noip_lvds_stream_1/lvds_data]
WARNING: [BD 41-1306] The connection to interface pin </noip_lvds_stream_1/lvds_data> is being overridden by the user with net </lvds_data_0_concat_dout1>. This pin will not be connected as a part of interface connection <noip_lvds>.
save_bd_design
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
validate_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
INFO: [BD 41-1662] The design 'main_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/sim/main_design.vhd
VHDL Output written to : /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/hdl/main_design_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'main_design_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'main_design_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block noip_lvds_stream_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [IP_Flow 19-5160] IP 'main_design_xbar_3' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TDATA_NUM_BYTES'. Logical port width '4' and physical port width '8' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TDEST_WIDTH'. Logical port width '1' and physical port width '2' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TDATA_NUM_BYTES'. Logical port width '4' and physical port width '8' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TDEST_WIDTH'. Logical port width '1' and physical port width '2' do not match.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_0/xbar .
WARNING: [IP_Flow 19-5160] IP 'main_design_xbar_4' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXIS.TDATA_NUM_BYTES'. Logical port width '4' and physical port width '8' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXIS.TDATA_NUM_BYTES'. Logical port width '4' and physical port width '8' do not match.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_1/xbar .
WARNING: [IP_Flow 19-5160] IP 'main_design_xlconcat_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger0_concat .
WARNING: [IP_Flow 19-5160] IP 'main_design_xlslice_0_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block monitor0_slice0 .
WARNING: [IP_Flow 19-5160] IP 'main_design_xlslice_0_2' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block monitor0_slice1 .
WARNING: [IP_Flow 19-5160] IP 'main_design_monitor0_slice0_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block monitor1_slice0 .
WARNING: [IP_Flow 19-5160] IP 'main_design_monitor0_slice1_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block monitor1_slice1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_sync_0_ibuf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_dout0_0_ibuf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_dout1_0_ibuf .
WARNING: [IP_Flow 19-5160] IP 'main_design_xlconcat_0_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_data_0_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_dout2_0_ibuf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_dout3_0_ibuf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_clkin_1_ibuf .
WARNING: [IP_Flow 19-5160] IP 'main_design_lvds_data_0_concat_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_data_1_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_dout0_1_ibuf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_dout1_1_ibuf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_dout2_1_ibuf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_dout3_1_ibuf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lvds_sync_1_ibuf .
WARNING: [IP_Flow 19-5160] IP 'main_design_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'main_design_auto_us_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5160] IP 'main_design_auto_us_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-5160] IP 'main_design_auto_us_2' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-5160] IP 'main_design_auto_pc_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_0/s00_couplers/auto_ss_slid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_0/m00_couplers/auto_ss_k .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_0/m00_couplers/auto_ss_slidr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_0/m01_couplers/auto_ss_k .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_0/m01_couplers/auto_ss_slidr .
WARNING: [IP_Flow 19-5160] IP 'main_design_s_arb_req_suppress_concat_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_1/s_arb_req_suppress_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_1/m00_couplers/auto_ss_k .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_interconnect_1/m00_couplers/auto_ss_slidr .
Exporting to file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/hw_handoff/main_design.hwh
Generated Hardware Definition File /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 9607.984 ; gain = 260.500 ; free physical = 194 ; free virtual = 3171
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: main_design
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Device 21-9227] Part: xc7z020clg400-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 79473
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10143.750 ; gain = 137.574 ; free physical = 208 ; free virtual = 2232
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'rec_data' is not declared [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:127]
ERROR: [Synth 8-9114] actual of formal out port 'rec_data' cannot be an expression [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:127]
ERROR: [Synth 8-36] 'send_data' is not declared [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:128]
ERROR: [Synth 8-36] 'rec_data' is not declared [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:154]
ERROR: [Synth 8-36] 'rec_data' is not declared [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:155]
ERROR: [Synth 8-36] 'rec_data' is not declared [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:156]
ERROR: [Synth 8-2757] this construct is only supported in VHDL 1076-2008 [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:177]
ERROR: [Synth 8-36] 'bvalid' is not declared [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:175]
ERROR: [Synth 8-944] 0 definitions of operator "and" match here [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:175]
ERROR: [Synth 8-36] 'clken' is not declared [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:195]
ERROR: [Synth 8-36] 'state' is not declared [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:205]
ERROR: [Synth 8-36] 'bvalid' is not declared [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:208]
ERROR: [Synth 8-944] 0 definitions of operator "and" match here [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:208]
ERROR: [Synth 8-10148] use := to assign to variable 'mode' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:259]
ERROR: [Synth 8-10148] use := to assign to variable 'mode' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:269]
ERROR: [Synth 8-2757] this construct is only supported in VHDL 1076-2008 [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:270]
ERROR: [Synth 8-2757] this construct is only supported in VHDL 1076-2008 [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:272]
ERROR: [Synth 8-36] 'bvalid' is not declared [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:268]
ERROR: [Synth 8-944] 0 definitions of operator "and" match here [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd:268]
ERROR: [Synth 8-439] module 'main_design' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10241.719 ; gain = 235.543 ; free physical = 214 ; free virtual = 2110
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 21 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
