// Seed: 923852276
module module_0 (
    output tri id_0,
    output wire id_1,
    input tri1 id_2,
    output tri id_3,
    output supply1 id_4
);
  parameter id_6 = -1;
  wire id_7;
  ;
  logic id_8 = id_6;
  wire  id_9;
  assign id_0#(.id_8(-1)) = -1;
endmodule
module module_1 (
    input tri0 id_0
    , id_5,
    input tri1 id_1,
    input supply1 id_2,
    output tri id_3
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
  final begin : LABEL_0
    $unsigned(24);
    ;
  end
  logic [7:0] id_7;
  assign id_7[1'b0] = id_2;
endmodule
