# Day 21 â€“ D and T Flip-Flops

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-21_FlipFlops  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling: Behavioral (Edge-Triggered)

---

## âœ… D Flip-Flop
- Captures input `D` on rising edge of clock
- Most commonly used FF in digital systems
- Used in registers, shift registers, pipelining

## âœ… T Flip-Flop
- Toggles output `Q` on every clock pulse if `T=1`
- Used in asynchronous and synchronous counters
- Built from JK Flip-Flop

---

## ğŸ§ª Testbench
- Designed and verified using Vivado
- Waveform output confirms expected behavior

---

## ğŸ“‚ Files
> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
