$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module tb_EXTENDER $end
  $var wire 3 # IMM_SEL [2:0] $end
  $var wire 32 $ IMM_IN [31:0] $end
  $var wire 25 % IR [24:0] $end
  $scope module UUT $end
   $var wire 25 % IR [24:0] $end
   $var wire 3 # IMM_SEL [2:0] $end
   $var wire 32 * IMM [31:0] $end
   $var wire 32 & U_TYPE [31:0] $end
   $var wire 32 + I_TYPE [31:0] $end
   $var wire 32 ' S_TYPE [31:0] $end
   $var wire 32 ( B_TYPE [31:0] $end
   $var wire 32 ) J_TYPE [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000 #
b00000000000000000000000000000000 $
b0000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
#10000
b11011110101011011011111011101111 $
b1101111010101101101111101 %
b11011110101011011011000000000000 &
b11111111111111111111110111111101 '
b11111111111111111111110111111100 (
b11111111111111011011010111101010 )
b11111111111111111111110111101010 *
b11111111111111111111110111101010 +
#20000
b001 #
b11111111111111111111110111111101 *
#30000
b010 #
b11111111111111111111110111111100 *
#40000
b011 #
b11011110101011011011000000000000 *
#50000
b100 #
b11111111111111011011010111101010 *
#60000
b101 #
b11111111111111111111110111101010 *
#70000
