{
    "settings": {
        "mod_subdir": true,
        "uvvm_rel_path": "../../../UVVM",
        "ipbus_rel_path": "../../../ipbus-firmware",
        "vip_ipbus_rel_path": "../../../vip_ipbus",
        "coverage": true
    },
    "bus": {
        "type": "ipbus",
        "addr_width": 32,
        "data_width": 32
    },
    "module": {
        "name": "example_ipbus",
        "version": "1.0",
        "description": "An example module that contain all the register types that are currently supported by bust.",
        "register": [
            {
                "name": "reg0",
                "mode": "rw",
                "type": "sl",
                "address": "0x0",
                "reset": "0x0",
                "description": "RW std_logic register that resets to 0x0"
            },
            {
                "name": "reg1",
                "mode": "rw",
                "type": "sl",
                "address": "0x4",
                "reset": "0x1",
                "description": "RW std_logic register that resets to 0x1"
            },
            {
                "name": "reg2",
                "mode": "ro",
                "type": "sl",
                "address": "0x8",
                "reset": "0x0",
                "description": "RO std_logic register"
            },
            {
                "name": "reg3",
                "mode": "rw",
                "type": "slv",
                "address": "0xc",
                "length": 8,
                "reset": "0x3",
                "stall_cycles": 30,
                "description": "RW std_logic_vector[7:0] register that resets to 0x3. Reading and writing from this register is stalling the bus for 30 extra clock cycles."
            },
            {
                "name": "reg4",
                "mode": "ro",
                "type": "slv",
                "address": "0x10",
                "length": 14,
                "reset": "0x0",
                "description": "RO std_logic_vector[13:0]"
            },
            {
                "name": "reg5",
                "mode": "rw",
                "type": "default",
                "address": "0x14",
                "reset": "0xffffffff",
                "description": "Default RW register that resets to 0xFFFFFFFF"
            },
            {
                "name": "reg6",
                "mode": "ro",
                "type": "default",
                "address": "0x18",
                "reset": "0x0",
                "description": "Default RO register"
            },
            {
                "name": "reg7",
                "mode": "rw",
                "type": "fields",
                "address": "0x1c",
                "fields": [
                    {
                        "name": "field0",
                        "type": "sl",
                        "reset": "0x1",
                        "description": "std_logic that resets to 0x1"
                    },
                    {
                        "name": "field1",
                        "type": "slv",
                        "length": 4,
                        "reset": "0xb",
                        "description": "std_logic_vector[3:0] that resets to 0xb is not a valid reset value"
                    },
                    {
                        "name": "field2",
                        "type": "sl",
                        "description": "std_logic that resets to 0x1"
                    },
                    {
                        "name": "field3",
                        "type": "slv",
                        "length": 15,
                        "reset": "0x2b",
                        "description": "std_logic_vector[14:0] that resets to 0x2b"
                    }
                ],
                "description": "RW register that have multiple fields"
            },
            {
                "name": "reg8",
                "mode": "ro",
                "type": "fields",
                "address": "0x20",
                "fields": [
                    {
                        "name": "field0",
                        "type": "sl",
                        "description": "std_logic field"
                    },
                    {
                        "name": "field1",
                        "type": "slv",
                        "length": 19,
                        "description": "std_logic_vector[18:0] field"
                    },
                    {
                        "name": "field2",
                        "type": "sl",
                        "description": "std_logic field"
                    },
                    {
                        "name": "field3",
                        "type": "slv",
                        "length": 3,
                        "description": "std_logic_vector[2:0] field"
                    }
                ],
                "description": "RO register with multiple types of fields"
            },
            {
                "name": "reg9",
                "mode": "pulse",
                "pulse_cycles": 4,
                "type": "sl",
                "address": "0x24",
                "reset": "0x1",
                "description": "PULSE std_logic register that resets to 0x1"
            },
            {
                "name": "reg10",
                "mode": "pulse",
                "pulse_cycles": 1,
                "type": "slv",
                "address": "0x28",
                "length": 4,
                "reset": "0xa",
                "description": "PULSE std_logic_vector[3:0] register that resets to 0xA"
            },
            {
                "name": "reg11",
                "mode": "pulse",
                "pulse_cycles": 50,
                "type": "fields",
                "address": "0x2c",
                "fields": [
                    {
                        "name": "field0",
                        "type": "slv",
                        "length": 15,
                        "reset": "0x3",
                        "description": "std_logic_vector[14:0] field that resets to 0x3"
                    },
                    {
                        "name": "field1",
                        "type": "sl",
                        "description": "std_logic field that resets to 0x0"
                    }
                ],
                "description": "PULSE register with two fields"
            }
        ]
    }
}
