{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677434961044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677434961048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 10:09:20 2023 " "Processing started: Sun Feb 26 10:09:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677434961048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434961048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434961048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677434961553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677434961553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCOUNT-a " "Found design unit 1: BCDCOUNT-a" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677434967398 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCOUNT " "Found entity 1: BCDCOUNT" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677434967398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_diag.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_diag.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block_diag " "Found entity 1: block_diag" {  } { { "block_diag.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/block_diag.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677434967401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "block_diag " "Elaborating entity \"block_diag\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677434967428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDCOUNT BCDCOUNT:inst " "Elaborating entity \"BCDCOUNT\" for hierarchy \"BCDCOUNT:inst\"" {  } { { "block_diag.bdf" "inst" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/block_diag.bdf" { { 368 520 800 608 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677434967429 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET alarm_clock.vhd(64) " "VHDL Process Statement warning at alarm_clock.vhd(64): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET alarm_clock.vhd(72) " "VHDL Process Statement warning at alarm_clock.vhd(72): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY4 alarm_clock.vhd(80) " "VHDL Process Statement warning at alarm_clock.vhd(80): signal \"KEY4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_ON alarm_clock.vhd(91) " "VHDL Process Statement warning at alarm_clock.vhd(91): signal \"CLK_ON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET alarm_clock.vhd(93) " "VHDL Process Statement warning at alarm_clock.vhd(93): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LSD alarm_clock.vhd(94) " "VHDL Process Statement warning at alarm_clock.vhd(94): signal \"SET_LSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_MSD alarm_clock.vhd(95) " "VHDL Process Statement warning at alarm_clock.vhd(95): signal \"SET_MSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET alarm_clock.vhd(98) " "VHDL Process Statement warning at alarm_clock.vhd(98): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LSD alarm_clock.vhd(99) " "VHDL Process Statement warning at alarm_clock.vhd(99): signal \"SET_LSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_MSD alarm_clock.vhd(100) " "VHDL Process Statement warning at alarm_clock.vhd(100): signal \"SET_MSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LSD alarm_clock.vhd(102) " "VHDL Process Statement warning at alarm_clock.vhd(102): signal \"SET_LSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_MSD alarm_clock.vhd(103) " "VHDL Process Statement warning at alarm_clock.vhd(103): signal \"SET_MSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET alarm_clock.vhd(106) " "VHDL Process Statement warning at alarm_clock.vhd(106): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LSD alarm_clock.vhd(107) " "VHDL Process Statement warning at alarm_clock.vhd(107): signal \"SET_LSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_MSD alarm_clock.vhd(108) " "VHDL Process Statement warning at alarm_clock.vhd(108): signal \"SET_MSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LSD alarm_clock.vhd(110) " "VHDL Process Statement warning at alarm_clock.vhd(110): signal \"SET_LSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967431 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_MSD alarm_clock.vhd(111) " "VHDL Process Statement warning at alarm_clock.vhd(111): signal \"SET_MSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967432 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AlarmMinLSD alarm_clock.vhd(78) " "VHDL Process Statement warning at alarm_clock.vhd(78): inferring latch(es) for signal or variable \"AlarmMinLSD\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677434967433 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AlarmMinMSD alarm_clock.vhd(78) " "VHDL Process Statement warning at alarm_clock.vhd(78): inferring latch(es) for signal or variable \"AlarmMinMSD\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677434967433 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AlarmHourLSD alarm_clock.vhd(78) " "VHDL Process Statement warning at alarm_clock.vhd(78): inferring latch(es) for signal or variable \"AlarmHourLSD\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677434967433 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AlarmHourMSD alarm_clock.vhd(78) " "VHDL Process Statement warning at alarm_clock.vhd(78): inferring latch(es) for signal or variable \"AlarmHourMSD\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677434967433 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_TOGGLE alarm_clock.vhd(164) " "VHDL Process Statement warning at alarm_clock.vhd(164): signal \"ALARM_TOGGLE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967433 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H_HighDigit alarm_clock.vhd(164) " "VHDL Process Statement warning at alarm_clock.vhd(164): signal \"H_HighDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967433 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H_LowDigit alarm_clock.vhd(164) " "VHDL Process Statement warning at alarm_clock.vhd(164): signal \"H_LowDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967433 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_HighDigit alarm_clock.vhd(165) " "VHDL Process Statement warning at alarm_clock.vhd(165): signal \"M_HighDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967433 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AM_PM_READ alarm_clock.vhd(166) " "VHDL Process Statement warning at alarm_clock.vhd(166): signal \"AM_PM_READ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967433 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alarm_AM_PM_Flag alarm_clock.vhd(166) " "VHDL Process Statement warning at alarm_clock.vhd(166): signal \"Alarm_AM_PM_Flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677434967433 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourMSD\[0\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourMSD\[0\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967435 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourMSD\[1\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourMSD\[1\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967435 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourMSD\[2\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourMSD\[2\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967435 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourMSD\[3\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourMSD\[3\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967435 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourLSD\[0\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourLSD\[0\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967435 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourLSD\[1\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourLSD\[1\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967435 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourLSD\[2\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourLSD\[2\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967436 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourLSD\[3\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourLSD\[3\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967436 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinMSD\[0\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinMSD\[0\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967436 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinMSD\[1\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinMSD\[1\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967436 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinMSD\[2\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinMSD\[2\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967436 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinMSD\[3\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinMSD\[3\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967436 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinLSD\[0\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinLSD\[0\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967436 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinLSD\[1\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinLSD\[1\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967436 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinLSD\[2\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinLSD\[2\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967436 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinLSD\[3\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinLSD\[3\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434967436 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_HighDigit\[3\] BCDCOUNT:inst\|M_HighDigit\[3\]~_emulated BCDCOUNT:inst\|M_HighDigit\[3\]~1 " "Register \"BCDCOUNT:inst\|M_HighDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_HighDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|M_HighDigit\[3\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|M_HighDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_HighDigit\[3\] BCDCOUNT:inst\|H_HighDigit\[3\]~_emulated BCDCOUNT:inst\|H_HighDigit\[3\]~1 " "Register \"BCDCOUNT:inst\|H_HighDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_HighDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|H_HighDigit\[3\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|H_HighDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_HighDigit\[0\] BCDCOUNT:inst\|H_HighDigit\[0\]~_emulated BCDCOUNT:inst\|H_HighDigit\[0\]~5 " "Register \"BCDCOUNT:inst\|H_HighDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_HighDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|H_HighDigit\[0\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|H_HighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_HighDigit\[1\] BCDCOUNT:inst\|H_HighDigit\[1\]~_emulated BCDCOUNT:inst\|H_HighDigit\[1\]~9 " "Register \"BCDCOUNT:inst\|H_HighDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_HighDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|H_HighDigit\[1\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|H_HighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_HighDigit\[2\] BCDCOUNT:inst\|H_HighDigit\[2\]~_emulated BCDCOUNT:inst\|H_HighDigit\[2\]~13 " "Register \"BCDCOUNT:inst\|H_HighDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_HighDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|H_HighDigit\[2\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|H_HighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_HighDigit\[0\] BCDCOUNT:inst\|M_HighDigit\[0\]~_emulated BCDCOUNT:inst\|M_HighDigit\[0\]~5 " "Register \"BCDCOUNT:inst\|M_HighDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_HighDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|M_HighDigit\[0\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|M_HighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_HighDigit\[1\] BCDCOUNT:inst\|M_HighDigit\[1\]~_emulated BCDCOUNT:inst\|M_HighDigit\[1\]~9 " "Register \"BCDCOUNT:inst\|M_HighDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_HighDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|M_HighDigit\[1\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|M_HighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_HighDigit\[2\] BCDCOUNT:inst\|M_HighDigit\[2\]~_emulated BCDCOUNT:inst\|M_HighDigit\[2\]~13 " "Register \"BCDCOUNT:inst\|M_HighDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_HighDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|M_HighDigit\[2\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|M_HighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_LowDigit\[0\] BCDCOUNT:inst\|H_LowDigit\[0\]~_emulated BCDCOUNT:inst\|H_LowDigit\[0\]~1 " "Register \"BCDCOUNT:inst\|H_LowDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_LowDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|H_LowDigit\[0\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|H_LowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_LowDigit\[1\] BCDCOUNT:inst\|H_LowDigit\[1\]~_emulated BCDCOUNT:inst\|H_LowDigit\[1\]~5 " "Register \"BCDCOUNT:inst\|H_LowDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_LowDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|H_LowDigit\[1\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|H_LowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_LowDigit\[2\] BCDCOUNT:inst\|H_LowDigit\[2\]~_emulated BCDCOUNT:inst\|H_LowDigit\[2\]~9 " "Register \"BCDCOUNT:inst\|H_LowDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_LowDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|H_LowDigit\[2\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|H_LowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_LowDigit\[3\] BCDCOUNT:inst\|H_LowDigit\[3\]~_emulated BCDCOUNT:inst\|H_LowDigit\[3\]~13 " "Register \"BCDCOUNT:inst\|H_LowDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_LowDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|H_LowDigit\[3\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|H_LowDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_LowDigit\[0\] BCDCOUNT:inst\|M_LowDigit\[0\]~_emulated BCDCOUNT:inst\|M_LowDigit\[0\]~1 " "Register \"BCDCOUNT:inst\|M_LowDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_LowDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|M_LowDigit\[0\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|M_LowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_LowDigit\[1\] BCDCOUNT:inst\|M_LowDigit\[1\]~_emulated BCDCOUNT:inst\|M_LowDigit\[1\]~5 " "Register \"BCDCOUNT:inst\|M_LowDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_LowDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|M_LowDigit\[1\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|M_LowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_LowDigit\[2\] BCDCOUNT:inst\|M_LowDigit\[2\]~_emulated BCDCOUNT:inst\|M_LowDigit\[2\]~9 " "Register \"BCDCOUNT:inst\|M_LowDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_LowDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|M_LowDigit\[2\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|M_LowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_LowDigit\[3\] BCDCOUNT:inst\|M_LowDigit\[3\]~_emulated BCDCOUNT:inst\|M_LowDigit\[3\]~13 " "Register \"BCDCOUNT:inst\|M_LowDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_LowDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|M_LowDigit\[3\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|M_LowDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[0\] BCDCOUNT:inst\|LowDigit\[0\]~_emulated BCDCOUNT:inst\|LowDigit\[0\]~1 " "Register \"BCDCOUNT:inst\|LowDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[0\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|LowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[1\] BCDCOUNT:inst\|LowDigit\[1\]~_emulated BCDCOUNT:inst\|LowDigit\[1\]~5 " "Register \"BCDCOUNT:inst\|LowDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[1\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|LowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[2\] BCDCOUNT:inst\|LowDigit\[2\]~_emulated BCDCOUNT:inst\|LowDigit\[2\]~9 " "Register \"BCDCOUNT:inst\|LowDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[2\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|LowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[3\] BCDCOUNT:inst\|LowDigit\[3\]~_emulated BCDCOUNT:inst\|LowDigit\[3\]~13 " "Register \"BCDCOUNT:inst\|LowDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[3\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|LowDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[0\] BCDCOUNT:inst\|HighDigit\[0\]~_emulated BCDCOUNT:inst\|HighDigit\[0\]~1 " "Register \"BCDCOUNT:inst\|HighDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[0\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|HighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[1\] BCDCOUNT:inst\|HighDigit\[1\]~_emulated BCDCOUNT:inst\|HighDigit\[1\]~5 " "Register \"BCDCOUNT:inst\|HighDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[1\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|HighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[2\] BCDCOUNT:inst\|HighDigit\[2\]~_emulated BCDCOUNT:inst\|HighDigit\[2\]~9 " "Register \"BCDCOUNT:inst\|HighDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[2\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|HighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[3\] BCDCOUNT:inst\|HighDigit\[3\]~_emulated BCDCOUNT:inst\|HighDigit\[3\]~13 " "Register \"BCDCOUNT:inst\|HighDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[3\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677434967730 "|block_diag|BCDCOUNT:inst|HighDigit[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1677434967730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677434967804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677434968012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677434968012 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677434968043 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677434968043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Implemented 226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677434968043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677434968043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677434968054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 10:09:28 2023 " "Processing ended: Sun Feb 26 10:09:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677434968054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677434968054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677434968054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677434968054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1677434969038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677434969043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 10:09:28 2023 " "Processing started: Sun Feb 26 10:09:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677434969043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677434969043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alarm_clock -c alarm_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alarm_clock -c alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677434969043 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677434969159 ""}
{ "Info" "0" "" "Project  = alarm_clock" {  } {  } 0 0 "Project  = alarm_clock" 0 0 "Fitter" 0 0 1677434969160 ""}
{ "Info" "0" "" "Revision = alarm_clock" {  } {  } 0 0 "Revision = alarm_clock" 0 0 "Fitter" 0 0 1677434969160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1677434969236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1677434969236 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alarm_clock 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"alarm_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677434969244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677434969272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677434969272 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677434969437 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677434969456 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1677434969699 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677434969700 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1677434972050 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50~inputCLKENA0 29 global CLKCTRL_G6 " "CLK_50~inputCLKENA0 with 29 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1677434972140 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY3~inputCLKENA0 2 global CLKCTRL_G4 " "KEY3~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1677434972140 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1677434972140 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1677434972140 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY3~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY3~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY3 PIN_M6 " "Refclk input I/O pad KEY3 is placed onto PIN_M6" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1677434972140 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1677434972140 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1677434972140 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677434972140 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677434972143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677434972143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677434972143 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677434972144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677434972144 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677434972144 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1677434972579 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alarm_clock.sdc " "Synopsys Design Constraints File file not found: 'alarm_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677434972579 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677434972579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[3\]~2\|combout " "Node \"inst\|H_HighDigit\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972581 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~29\|datae " "Node \"inst\|H_HighDigit~29\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972581 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~29\|combout " "Node \"inst\|H_HighDigit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972581 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[3\]~2\|datad " "Node \"inst\|H_HighDigit\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972581 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972581 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[3\]~14\|combout " "Node \"inst\|H_LowDigit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~27\|datae " "Node \"inst\|H_LowDigit~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~27\|combout " "Node \"inst\|H_LowDigit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[3\]~14\|datad " "Node \"inst\|H_LowDigit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[2\]~10\|combout " "Node \"inst\|H_LowDigit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~26\|datae " "Node \"inst\|H_LowDigit~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~26\|combout " "Node \"inst\|H_LowDigit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[2\]~10\|datad " "Node \"inst\|H_LowDigit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[2\]~14\|combout " "Node \"inst\|H_HighDigit\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~33\|datae " "Node \"inst\|H_HighDigit~33\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~33\|combout " "Node \"inst\|H_HighDigit~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[2\]~14\|datad " "Node \"inst\|H_HighDigit\[2\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[1\]~10\|combout " "Node \"inst\|H_HighDigit\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~32\|datae " "Node \"inst\|H_HighDigit~32\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~32\|combout " "Node \"inst\|H_HighDigit~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[1\]~10\|datad " "Node \"inst\|H_HighDigit\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[0\]~6\|combout " "Node \"inst\|H_HighDigit\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~27\|datae " "Node \"inst\|H_HighDigit~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~27\|combout " "Node \"inst\|H_HighDigit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[0\]~6\|datad " "Node \"inst\|H_HighDigit\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[1\]~6\|combout " "Node \"inst\|H_LowDigit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~25\|datae " "Node \"inst\|H_LowDigit~25\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~25\|combout " "Node \"inst\|H_LowDigit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[1\]~6\|datad " "Node \"inst\|H_LowDigit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[0\]~2\|combout " "Node \"inst\|H_LowDigit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~24\|datae " "Node \"inst\|H_LowDigit~24\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~24\|combout " "Node \"inst\|H_LowDigit~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[0\]~2\|datad " "Node \"inst\|H_LowDigit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[3\]~2\|combout " "Node \"inst\|M_HighDigit\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~26\|datad " "Node \"inst\|M_HighDigit~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~26\|combout " "Node \"inst\|M_HighDigit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[3\]~2\|datad " "Node \"inst\|M_HighDigit\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[2\]~14\|combout " "Node \"inst\|M_HighDigit\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~30\|datae " "Node \"inst\|M_HighDigit~30\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~30\|combout " "Node \"inst\|M_HighDigit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[2\]~14\|datad " "Node \"inst\|M_HighDigit\[2\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[1\]~10\|combout " "Node \"inst\|M_HighDigit\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~29\|datae " "Node \"inst\|M_HighDigit~29\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~29\|combout " "Node \"inst\|M_HighDigit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[1\]~10\|datad " "Node \"inst\|M_HighDigit\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[0\]~6\|combout " "Node \"inst\|M_HighDigit\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~28\|datae " "Node \"inst\|M_HighDigit~28\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~28\|combout " "Node \"inst\|M_HighDigit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[0\]~6\|datad " "Node \"inst\|M_HighDigit\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972582 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972582 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[3\]~14\|combout " "Node \"inst\|M_LowDigit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~28\|datae " "Node \"inst\|M_LowDigit~28\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~28\|combout " "Node \"inst\|M_LowDigit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[3\]~14\|datad " "Node \"inst\|M_LowDigit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972583 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[2\]~10\|combout " "Node \"inst\|M_LowDigit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~27\|datae " "Node \"inst\|M_LowDigit~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~27\|combout " "Node \"inst\|M_LowDigit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[2\]~10\|datad " "Node \"inst\|M_LowDigit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972583 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[1\]~6\|combout " "Node \"inst\|M_LowDigit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~26\|datae " "Node \"inst\|M_LowDigit~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~26\|combout " "Node \"inst\|M_LowDigit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[1\]~6\|datad " "Node \"inst\|M_LowDigit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972583 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[0\]~2\|combout " "Node \"inst\|M_LowDigit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~25\|datae " "Node \"inst\|M_LowDigit~25\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~25\|combout " "Node \"inst\|M_LowDigit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[0\]~2\|datad " "Node \"inst\|M_LowDigit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972583 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[3\]~14\|combout " "Node \"inst\|HighDigit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~28\|datac " "Node \"inst\|HighDigit~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~28\|combout " "Node \"inst\|HighDigit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[3\]~14\|datad " "Node \"inst\|HighDigit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972583 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[2\]~10\|combout " "Node \"inst\|HighDigit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~26\|datad " "Node \"inst\|HighDigit~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~26\|combout " "Node \"inst\|HighDigit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[2\]~10\|datad " "Node \"inst\|HighDigit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972583 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[1\]~6\|combout " "Node \"inst\|HighDigit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~25\|datad " "Node \"inst\|HighDigit~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~25\|combout " "Node \"inst\|HighDigit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[1\]~6\|datad " "Node \"inst\|HighDigit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972583 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[0\]~2\|combout " "Node \"inst\|HighDigit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~24\|datad " "Node \"inst\|HighDigit~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~24\|combout " "Node \"inst\|HighDigit~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[0\]~2\|datad " "Node \"inst\|HighDigit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972583 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[3\]~14\|combout " "Node \"inst\|LowDigit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~27\|datad " "Node \"inst\|LowDigit~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~27\|combout " "Node \"inst\|LowDigit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[3\]~14\|datad " "Node \"inst\|LowDigit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972583 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[2\]~10\|combout " "Node \"inst\|LowDigit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~26\|datad " "Node \"inst\|LowDigit~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~26\|combout " "Node \"inst\|LowDigit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[2\]~10\|datad " "Node \"inst\|LowDigit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972583 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[1\]~6\|combout " "Node \"inst\|LowDigit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~25\|datad " "Node \"inst\|LowDigit~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~25\|combout " "Node \"inst\|LowDigit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[1\]~6\|datad " "Node \"inst\|LowDigit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972583 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972583 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[0\]~2\|combout " "Node \"inst\|LowDigit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972584 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~24\|datad " "Node \"inst\|LowDigit~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972584 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~24\|combout " "Node \"inst\|LowDigit~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972584 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[0\]~2\|datad " "Node \"inst\|LowDigit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677434972584 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677434972584 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677434972586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1677434972586 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677434972586 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677434972589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677434972589 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677434972589 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677434972632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677434973782 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1677434973968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677434976147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677434979642 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677434980622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677434980622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677434981410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677434983042 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677434983042 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1677434988349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677434989920 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677434989920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677434989923 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677434991020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677434991031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677434991326 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677434991327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677434991619 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677434994079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/output_files/alarm_clock.fit.smsg " "Generated suppressed messages file C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/output_files/alarm_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677434994271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 128 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7553 " "Peak virtual memory: 7553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677434994608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 10:09:54 2023 " "Processing ended: Sun Feb 26 10:09:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677434994608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677434994608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677434994608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677434994608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677434995514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677434995518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 10:09:55 2023 " "Processing started: Sun Feb 26 10:09:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677434995518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677434995518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alarm_clock -c alarm_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alarm_clock -c alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677434995518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1677434996116 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677434997879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677434998623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 10:09:58 2023 " "Processing ended: Sun Feb 26 10:09:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677434998623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677434998623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677434998623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677434998623 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677434999214 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677434999616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677434999621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 10:09:59 2023 " "Processing started: Sun Feb 26 10:09:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677434999621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1677434999621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alarm_clock -c alarm_clock " "Command: quartus_sta alarm_clock -c alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1677434999621 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1677434999734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1677435000335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1677435000335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435000360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435000360 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1677435000562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alarm_clock.sdc " "Synopsys Design Constraints File file not found: 'alarm_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1677435000576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435000576 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50 CLK_50 " "create_clock -period 1.000 -name CLK_50 CLK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677435000576 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY3 KEY3 " "create_clock -period 1.000 -name KEY3 KEY3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677435000576 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BCDCOUNT:inst\|ClkFlag BCDCOUNT:inst\|ClkFlag " "create_clock -period 1.000 -name BCDCOUNT:inst\|ClkFlag BCDCOUNT:inst\|ClkFlag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677435000576 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY4 KEY4 " "create_clock -period 1.000 -name KEY4 KEY4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677435000576 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY0 KEY0 " "create_clock -period 1.000 -name KEY0 KEY0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677435000576 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677435000576 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[3\]~14\|combout " "Node \"inst\|M_LowDigit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~28\|datac " "Node \"inst\|M_LowDigit~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~28\|combout " "Node \"inst\|M_LowDigit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[3\]~14\|datad " "Node \"inst\|M_LowDigit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000578 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[0\]~2\|combout " "Node \"inst\|M_LowDigit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~25\|datae " "Node \"inst\|M_LowDigit~25\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~25\|combout " "Node \"inst\|M_LowDigit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[0\]~2\|dataa " "Node \"inst\|M_LowDigit\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000578 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[1\]~6\|combout " "Node \"inst\|M_LowDigit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~26\|datac " "Node \"inst\|M_LowDigit~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~26\|combout " "Node \"inst\|M_LowDigit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[1\]~6\|datac " "Node \"inst\|M_LowDigit\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000578 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[2\]~10\|combout " "Node \"inst\|M_LowDigit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~27\|datac " "Node \"inst\|M_LowDigit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit~27\|combout " "Node \"inst\|M_LowDigit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_LowDigit\[2\]~10\|datad " "Node \"inst\|M_LowDigit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000578 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[3\]~14\|combout " "Node \"inst\|LowDigit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~27\|datab " "Node \"inst\|LowDigit~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~27\|combout " "Node \"inst\|LowDigit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[3\]~14\|datac " "Node \"inst\|LowDigit\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000578 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[2\]~10\|combout " "Node \"inst\|LowDigit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~26\|dataf " "Node \"inst\|LowDigit~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~26\|combout " "Node \"inst\|LowDigit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[2\]~10\|datad " "Node \"inst\|LowDigit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000578 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[1\]~6\|combout " "Node \"inst\|LowDigit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~25\|datac " "Node \"inst\|LowDigit~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~25\|combout " "Node \"inst\|LowDigit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[1\]~6\|datad " "Node \"inst\|LowDigit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000578 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[0\]~2\|combout " "Node \"inst\|LowDigit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~24\|datab " "Node \"inst\|LowDigit~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit~24\|combout " "Node \"inst\|LowDigit~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|LowDigit\[0\]~2\|datac " "Node \"inst\|LowDigit\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000578 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[2\]~10\|combout " "Node \"inst\|HighDigit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~26\|datae " "Node \"inst\|HighDigit~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~26\|combout " "Node \"inst\|HighDigit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[2\]~10\|datab " "Node \"inst\|HighDigit\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000578 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[0\]~2\|combout " "Node \"inst\|HighDigit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~24\|datae " "Node \"inst\|HighDigit~24\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~24\|combout " "Node \"inst\|HighDigit~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[0\]~2\|datac " "Node \"inst\|HighDigit\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000578 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000578 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[1\]~6\|combout " "Node \"inst\|HighDigit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~25\|dataf " "Node \"inst\|HighDigit~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~25\|combout " "Node \"inst\|HighDigit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[1\]~6\|datac " "Node \"inst\|HighDigit\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[3\]~14\|combout " "Node \"inst\|HighDigit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~28\|datad " "Node \"inst\|HighDigit~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit~28\|combout " "Node \"inst\|HighDigit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|HighDigit\[3\]~14\|datad " "Node \"inst\|HighDigit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[2\]~14\|combout " "Node \"inst\|M_HighDigit\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~30\|datac " "Node \"inst\|M_HighDigit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~30\|combout " "Node \"inst\|M_HighDigit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[2\]~14\|dataa " "Node \"inst\|M_HighDigit\[2\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[1\]~10\|combout " "Node \"inst\|M_HighDigit\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~29\|datae " "Node \"inst\|M_HighDigit~29\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~29\|combout " "Node \"inst\|M_HighDigit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[1\]~10\|datad " "Node \"inst\|M_HighDigit\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[0\]~6\|combout " "Node \"inst\|M_HighDigit\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~28\|datae " "Node \"inst\|M_HighDigit~28\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~28\|combout " "Node \"inst\|M_HighDigit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[0\]~6\|datad " "Node \"inst\|M_HighDigit\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[3\]~2\|combout " "Node \"inst\|M_HighDigit\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~26\|datae " "Node \"inst\|M_HighDigit~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit~26\|combout " "Node \"inst\|M_HighDigit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|M_HighDigit\[3\]~2\|datab " "Node \"inst\|M_HighDigit\[3\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[0\]~2\|combout " "Node \"inst\|H_LowDigit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~24\|datad " "Node \"inst\|H_LowDigit~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~24\|combout " "Node \"inst\|H_LowDigit~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[0\]~2\|datac " "Node \"inst\|H_LowDigit\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[1\]~6\|combout " "Node \"inst\|H_LowDigit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~25\|datae " "Node \"inst\|H_LowDigit~25\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~25\|combout " "Node \"inst\|H_LowDigit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[1\]~6\|datac " "Node \"inst\|H_LowDigit\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[3\]~2\|combout " "Node \"inst\|H_HighDigit\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~29\|dataf " "Node \"inst\|H_HighDigit~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~29\|combout " "Node \"inst\|H_HighDigit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[3\]~2\|datad " "Node \"inst\|H_HighDigit\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[1\]~10\|combout " "Node \"inst\|H_HighDigit\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~32\|datae " "Node \"inst\|H_HighDigit~32\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~32\|combout " "Node \"inst\|H_HighDigit~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[1\]~10\|datac " "Node \"inst\|H_HighDigit\[1\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[0\]~6\|combout " "Node \"inst\|H_HighDigit\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~27\|datae " "Node \"inst\|H_HighDigit~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~27\|combout " "Node \"inst\|H_HighDigit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[0\]~6\|datab " "Node \"inst\|H_HighDigit\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000579 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000579 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[3\]~14\|combout " "Node \"inst\|H_LowDigit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~27\|datae " "Node \"inst\|H_LowDigit~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~27\|combout " "Node \"inst\|H_LowDigit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[3\]~14\|datad " "Node \"inst\|H_LowDigit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000580 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[2\]~10\|combout " "Node \"inst\|H_LowDigit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~26\|datae " "Node \"inst\|H_LowDigit~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit~26\|combout " "Node \"inst\|H_LowDigit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_LowDigit\[2\]~10\|datad " "Node \"inst\|H_LowDigit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000580 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[2\]~14\|combout " "Node \"inst\|H_HighDigit\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~33\|datae " "Node \"inst\|H_HighDigit~33\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit~33\|combout " "Node \"inst\|H_HighDigit~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""} { "Warning" "WSTA_SCC_NODE" "inst\|H_HighDigit\[2\]~14\|dataa " "Node \"inst\|H_HighDigit\[2\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677435000580 ""}  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } } { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677435000580 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1677435000581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677435000583 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1677435000583 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677435000590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677435000608 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677435000608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.377 " "Worst-case setup slack is -9.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.377            -212.399 BCDCOUNT:inst\|ClkFlag  " "   -9.377            -212.399 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.839            -119.431 KEY4  " "   -6.839            -119.431 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.144            -122.472 CLK_50  " "   -6.144            -122.472 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455              -0.872 KEY3  " "   -0.455              -0.872 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435000611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.298 " "Worst-case hold slack is -2.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.298              -4.415 KEY4  " "   -2.298              -4.415 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 KEY3  " "    0.283               0.000 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 CLK_50  " "    0.442               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 BCDCOUNT:inst\|ClkFlag  " "    0.710               0.000 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435000614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.702 " "Worst-case recovery slack is -4.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.702             -61.408 KEY0  " "   -4.702             -61.408 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.671             -91.468 KEY4  " "   -4.671             -91.468 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.351            -100.627 BCDCOUNT:inst\|ClkFlag  " "   -4.351            -100.627 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435000617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.144 " "Worst-case removal slack is -1.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144              -3.215 KEY4  " "   -1.144              -3.215 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.247               0.000 KEY0  " "    2.247               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.734               0.000 BCDCOUNT:inst\|ClkFlag  " "    2.734               0.000 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435000628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -27.843 CLK_50  " "   -0.538             -27.843 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.905 BCDCOUNT:inst\|ClkFlag  " "   -0.538             -19.905 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.646 KEY3  " "   -0.538              -1.646 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.228 KEY4  " "   -0.073              -0.228 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 KEY0  " "    0.056               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435000629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435000629 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677435000636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677435000659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677435001256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677435001297 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677435001301 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677435001301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.324 " "Worst-case setup slack is -9.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.324            -208.780 BCDCOUNT:inst\|ClkFlag  " "   -9.324            -208.780 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.555            -116.379 KEY4  " "   -6.555            -116.379 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.215            -119.463 CLK_50  " "   -6.215            -119.463 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.471              -0.889 KEY3  " "   -0.471              -0.889 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435001302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.310 " "Worst-case hold slack is -2.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.310              -5.682 KEY4  " "   -2.310              -5.682 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 KEY3  " "    0.373               0.000 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 CLK_50  " "    0.448               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 BCDCOUNT:inst\|ClkFlag  " "    0.656               0.000 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435001306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.606 " "Worst-case recovery slack is -4.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.606             -60.017 KEY0  " "   -4.606             -60.017 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.540             -90.266 KEY4  " "   -4.540             -90.266 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.291             -98.786 BCDCOUNT:inst\|ClkFlag  " "   -4.291             -98.786 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435001308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.204 " "Worst-case removal slack is -1.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204              -3.369 KEY4  " "   -1.204              -3.369 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.841               0.000 KEY0  " "    1.841               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 BCDCOUNT:inst\|ClkFlag  " "    2.667               0.000 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435001311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -28.641 CLK_50  " "   -0.538             -28.641 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -19.660 BCDCOUNT:inst\|ClkFlag  " "   -0.538             -19.660 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.596 KEY3  " "   -0.538              -1.596 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.355 KEY4  " "   -0.063              -0.355 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 KEY0  " "    0.042               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435001313 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677435001320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677435001429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677435001931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677435001970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677435001972 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677435001972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.163 " "Worst-case setup slack is -5.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.163            -117.200 BCDCOUNT:inst\|ClkFlag  " "   -5.163            -117.200 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.501             -55.623 KEY4  " "   -3.501             -55.623 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.352             -43.613 CLK_50  " "   -3.352             -43.613 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 KEY3  " "    0.421               0.000 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435001974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.580 " "Worst-case hold slack is -1.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580              -5.200 KEY4  " "   -1.580              -5.200 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 KEY3  " "    0.157               0.000 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 CLK_50  " "    0.200               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 BCDCOUNT:inst\|ClkFlag  " "    0.285               0.000 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435001977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.534 " "Worst-case recovery slack is -2.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.534             -58.883 BCDCOUNT:inst\|ClkFlag  " "   -2.534             -58.883 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.438             -30.987 KEY0  " "   -2.438             -30.987 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.255             -41.878 KEY4  " "   -2.255             -41.878 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435001980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.669 " "Worst-case removal slack is -0.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.669              -1.938 KEY4  " "   -0.669              -1.938 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 KEY0  " "    1.092               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191               0.000 BCDCOUNT:inst\|ClkFlag  " "    1.191               0.000 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435001987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.419 " "Worst-case minimum pulse width slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -3.737 CLK_50  " "   -0.419              -3.737 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293             -10.885 KEY4  " "   -0.293             -10.885 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -0.610 KEY3  " "   -0.262              -0.610 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168              -4.449 KEY0  " "   -0.168              -4.449 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 BCDCOUNT:inst\|ClkFlag  " "    0.027               0.000 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435001988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435001988 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677435001995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677435002109 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677435002111 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677435002111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.736 " "Worst-case setup slack is -4.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.736            -107.369 BCDCOUNT:inst\|ClkFlag  " "   -4.736            -107.369 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.003             -37.852 CLK_50  " "   -3.003             -37.852 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.926             -45.968 KEY4  " "   -2.926             -45.968 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 KEY3  " "    0.451               0.000 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435002112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.521 " "Worst-case hold slack is -1.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.521              -6.222 KEY4  " "   -1.521              -6.222 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 KEY3  " "    0.163               0.000 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 CLK_50  " "    0.191               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 BCDCOUNT:inst\|ClkFlag  " "    0.247               0.000 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435002115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.387 " "Worst-case recovery slack is -2.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.387             -55.539 BCDCOUNT:inst\|ClkFlag  " "   -2.387             -55.539 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.044             -25.897 KEY0  " "   -2.044             -25.897 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.882             -35.138 KEY4  " "   -1.882             -35.138 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435002117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.632 " "Worst-case removal slack is -0.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632              -1.847 KEY4  " "   -0.632              -1.847 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 KEY0  " "    0.888               0.000 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.116               0.000 BCDCOUNT:inst\|ClkFlag  " "    1.116               0.000 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435002119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.405 " "Worst-case minimum pulse width slack is -0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -3.794 CLK_50  " "   -0.405              -3.794 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -0.591 KEY3  " "   -0.257              -0.591 KEY3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251              -9.648 KEY4  " "   -0.251              -9.648 KEY4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -4.590 KEY0  " "   -0.165              -4.590 KEY0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 BCDCOUNT:inst\|ClkFlag  " "    0.059               0.000 BCDCOUNT:inst\|ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677435002121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677435002121 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677435003226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677435003227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 127 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5211 " "Peak virtual memory: 5211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677435003274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 10:10:03 2023 " "Processing ended: Sun Feb 26 10:10:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677435003274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677435003274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677435003274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677435003274 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 309 s " "Quartus Prime Full Compilation was successful. 0 errors, 309 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677435003904 ""}
