<!DOCTYPE html><html lang="zh-CN"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width"><meta name="theme-color" content="#222" media="(prefers-color-scheme: light)"><meta name="theme-color" content="#222" media="(prefers-color-scheme: dark)"><meta name="generator" content="Hexo 7.3.0"><link rel="preconnect" href="https://fonts.googleapis.com" crossorigin><link rel="preconnect" href="https://cdn.jsdelivr.net" crossorigin><link rel="apple-touch-icon" sizes="180x180" href="/images/meta/apple-touch-icon-j.png"><link rel="icon" type="image/png" sizes="32x32" href="/images/meta/favicon-32x32-j.png"><link rel="icon" type="image/png" sizes="16x16" href="/images/meta/favicon-16x16-j.png"><link rel="mask-icon" href="/images/meta/favicon-j.svg" color="#222"><meta name="google-site-verification" content="Iqgmf1lNNM2SYvtW-6MExzBfoISxK8nBEcwfPGM8giU"><meta name="baidu-site-verification" content="codeva-qqFHulQHkE"><link rel="stylesheet" href="/css/main.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Noto+Serif:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&family=Noto+Serif+SC:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&family=Dancing+Script:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&display=swap&subset=latin,latin-ext"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.7.2/css/all.min.css" integrity="sha256-dABdfBfUoC8vJUBOwGVdm8L9qlMWaHTIfXt+7GnZCIo=" crossorigin="anonymous"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@6.0.5/dist/fancybox/fancybox.css" integrity="sha256-uTcjoMD6rPt4OyV3Rs02Slxl0BJGMNVKAm/1eYPt2go=" crossorigin="anonymous"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/themes/blue/pace-theme-corner-indicator.css"><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js" integrity="sha256-gqd7YTjg/BtfqWSwsJOvndl0Bxc8gFImLEkXQT8+qj0=" crossorigin="anonymous" defer></script><script class="next-config" data-name="main" type="application/json">{"hostname":"josh-gao.top","root":"/","images":"/images","scheme":"Gemini","darkmode":true,"version":"8.23.2","exturl":false,"sidebar":{"position":"left","width_expanded":320,"width_dual_column":240,"display":"post","padding":12,"offset":12,"width":260},"hljswrap":true,"codeblock":{"theme":{"light":"vs","dark":"github-dark-dimmed"},"prism":{"light":"prism","dark":"prism-dark"},"copy_button":{"enable":true,"style":"mac"},"fold":{"enable":false,"height":500},"language":false},"bookmark":{"enable":true,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":true,"pangu":true,"comments":{"style":"tabs","active":"gitalk","storage":true,"lazyload":true,"nav":null,"activeClass":"gitalk"},"stickytabs":false,"motion":{"enable":false,"async":true,"duration":200,"transition":{"menu_item":"fadeInDown","post_block":"slideRightBigIn","post_header":"perspectiveLeftIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideLeftIn"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"top_n_per_article":1,"unescape":false,"preload":false,"trigger":"auto"}}</script><script src="/js/config.js" defer></script><meta name="description" content="和 Verilog 相比，SystemVerilog 提供了很多改进了的数据结构。虽然其中的部分结构最初是为设计人员创建的，但对测试人员也同样有用。本文将介绍这些对验证很有用的数据结构。 SystemVerilog 引进了一些新的数据类型，它们具有如下优点：  双状态数据类型 (Two-state)：性能更好，内存消耗更低。 队列、动态数组和关联数组 (Queues, dynamic and as"><meta property="og:type" content="article"><meta property="og:title" content="Josh&#39;s Note — SystemVerilog 验证&lt;br&gt;Part 2 数据类型"><meta property="og:url" content="https://josh-gao.top/posts/2a5db13d.html"><meta property="og:site_name" content="Josh&#39;s Blog"><meta property="og:description" content="和 Verilog 相比，SystemVerilog 提供了很多改进了的数据结构。虽然其中的部分结构最初是为设计人员创建的，但对测试人员也同样有用。本文将介绍这些对验证很有用的数据结构。 SystemVerilog 引进了一些新的数据类型，它们具有如下优点：  双状态数据类型 (Two-state)：性能更好，内存消耗更低。 队列、动态数组和关联数组 (Queues, dynamic and as"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="https://josh-gao.top/images/post/2022-05-31-josh-systemverilog-2/2022-05-31-josh-systemverilog-2-010-UnpackedArrayStorage.png"><meta property="og:image" content="https://josh-gao.top/images/post/2022-05-31-josh-systemverilog-2/2022-05-31-josh-systemverilog-2-020-PackedArrayLayout.png"><meta property="og:image" content="https://josh-gao.top/images/post/2022-05-31-josh-systemverilog-2/2022-05-31-josh-systemverilog-2-030-PackedArrayBitLayout.png"><meta property="og:image" content="https://josh-gao.top/images/post/2022-05-31-josh-systemverilog-2/2022-05-31-josh-systemverilog-2-040-AssociativeArray.png"><meta property="article:published_time" content="2022-05-31T02:18:34.000Z"><meta property="article:modified_time" content="2024-06-07T01:39:21.900Z"><meta property="article:author" content="Josh Gao"><meta property="article:tag" content="SystemVerilog"><meta property="article:tag" content="数据类型"><meta property="article:tag" content="双状态"><meta property="article:tag" content="队列"><meta property="article:tag" content="动态数组"><meta property="article:tag" content="关联数组"><meta property="article:tag" content="类型转换"><meta name="twitter:card" content="summary"><meta name="twitter:image" content="https://josh-gao.top/images/post/2022-05-31-josh-systemverilog-2/2022-05-31-josh-systemverilog-2-010-UnpackedArrayStorage.png"><link rel="canonical" href="https://josh-gao.top/posts/2a5db13d.html"><script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"https://josh-gao.top/posts/2a5db13d.html","path":"posts/2a5db13d.html","title":"Josh's Note — SystemVerilog 验证\u003cbr>Part 2 数据类型"}</script><script class="next-config" data-name="calendar" type="application/json">""</script><title>Josh's Note — SystemVerilog 验证<br>Part 2 数据类型 | Josh's Blog</title><script async src="https://www.googletagmanager.com/gtag/js?id=G-FS8FDJ89QM"></script><script class="next-config" data-name="google_analytics" type="application/json">{"tracking_id":"G-FS8FDJ89QM","only_pageview":false,"measure_protocol_api_secret":null}</script><script src="/js/third-party/analytics/google-analytics.js" defer></script><script src="/js/third-party/analytics/baidu-analytics.js" defer></script><script async src="https://hm.baidu.com/hm.js?350182f3e243a2a441aad7e64040d3ce"></script><script data-pjax defer src="https://static.cloudflareinsights.com/beacon.min.js" data-cf-beacon="{&quot;token&quot;: &quot;97f59b7e4ea54bd79d9c911c06f990de&quot;}"></script><script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/@next-theme/pjax@0.6.0/pjax.min.js" integrity="sha256-vxLn1tSKWD4dqbMRyv940UYw4sXgMtYcK6reefzZrao=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@6.0.5/dist/fancybox/fancybox.umd.js" integrity="sha256-UiSieVaV/DXce2LW7QH+o77w+AIoAvSCPBkezriZ2DQ=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/lozad@1.16.0/dist/lozad.min.js" integrity="sha256-mOFREFhqmHeQbXpK2lp4nA3qooVgACfh88fpJftLBbc=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/pangu@6.1.3/dist/browser/pangu.umd.js" integrity="sha256-erngBMP3zzoIM6eqQ8dmrReh2vqCRgWmORroIfVoDlE=" crossorigin="anonymous" defer></script><script src="/js/utils.js" defer></script><script src="/js/sidebar.js" defer></script><script src="/js/next-boot.js" defer></script><script src="/js/bookmark.js" defer></script><script src="/js/pjax.js" defer></script><script src="https://cdn.jsdelivr.net/npm/hexo-generator-searchdb@1.5.0/dist/search.js" integrity="sha256-xFC6PJ82SL9b3WkGjFavNiA9gm5z6UBxWPiu4CYjptg=" crossorigin="anonymous" defer></script><script src="/js/third-party/search/local-search.js" defer></script><script class="next-config" data-name="mermaid" type="application/json">{"enable":true,"theme":{"light":"forest","dark":"dark"},"js":{"url":"https://cdn.jsdelivr.net/npm/mermaid@11.7.0/dist/mermaid.min.js","integrity":"sha256-4+IKDqhZ/sXjc8Wtl2/MsxI4e0s1KpEVdbEP7V/Lz8U="}}</script><script src="/js/third-party/tags/mermaid.js" defer></script><script src="/js/third-party/fancybox.js" defer></script><script src="/js/third-party/pace.js" defer></script><script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><script class="next-config" data-name="enableMath" type="application/json">true</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"ams","js":{"url":"https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js","integrity":"sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI="}}</script><script src="/js/third-party/math/mathjax.js" defer></script><script src="https://cdn.jsdelivr.net/npm/quicklink@3.0.1/dist/quicklink.umd.js" integrity="sha256-44BednzIpUeQJcY8qtLyarFu0UCCTbgmWOvaoehiFQQ=" crossorigin="anonymous" defer></script><script class="next-config" data-name="quicklink" type="application/json">{"enable":true,"home":true,"archive":true,"delay":true,"timeout":3000,"priority":true,"url":"https://josh-gao.top/posts/2a5db13d.html"}</script><script src="/js/third-party/quicklink.js" defer></script><noscript><link rel="stylesheet" href="/css/noscript.css"></noscript><style>.github-emoji{position:relative;display:inline-block;width:1.2em;min-height:1.2em;overflow:hidden;vertical-align:top;color:transparent}.github-emoji>span{position:relative;z-index:10}.github-emoji .fancybox,.github-emoji img{margin:0!important;padding:0!important;border:none!important;outline:0!important;text-decoration:none!important;user-select:none!important;cursor:auto!important}.github-emoji img{height:1.2em!important;width:1.2em!important;position:absolute!important;left:50%!important;top:50%!important;transform:translate(-50%,-50%)!important;user-select:none!important;cursor:auto!important}.github-emoji-fallback{color:inherit}.github-emoji-fallback img{opacity:0!important}</style></head><body itemscope itemtype="http://schema.org/WebPage"><div class="headband"></div><main class="main"><div class="column"><header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container"><div class="site-nav-toggle"><div class="toggle" aria-label="切换导航栏" role="button"><span class="toggle-line"></span> <span class="toggle-line"></span> <span class="toggle-line"></span></div></div><div class="site-meta"><a href="/" class="brand" rel="start"><i class="logo-line"></i><p class="site-title">Josh's Blog</p><i class="logo-line"></i></a><p class="site-subtitle" itemprop="description">一个电子工程师的修养</p></div><div class="site-nav-right"><div class="toggle popup-trigger" aria-label="搜索" role="button"><i class="fa fa-search fa-fw fa-lg"></i></div></div></div><nav class="site-nav"><ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签<span class="badge">192</span></a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类<span class="badge">32</span></a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档<span class="badge">52</span></a></li><li class="menu-item menu-item-search"><a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索</a></li></ul></nav><div class="search-pop-overlay"><div class="popup search-popup"><div class="search-header"><span class="search-icon"><i class="fa fa-search"></i></span><div class="search-input-container"><input autocomplete="off" autocapitalize="off" maxlength="80" placeholder="搜索..." spellcheck="false" type="search" class="search-input"></div><span class="popup-btn-close" role="button"><i class="fa fa-times-circle"></i></span></div><div class="search-result-container"><div class="search-result-icon"><i class="fa fa-spinner fa-pulse fa-5x"></i></div></div></div></div></header><aside class="sidebar"><div class="sidebar-inner sidebar-nav-active sidebar-toc-active"><ul class="sidebar-nav"><li class="sidebar-nav-toc">文章目录</li><li class="sidebar-nav-overview">站点概览</li></ul><div class="sidebar-panel-container"><div class="post-toc-wrap sidebar-panel"><div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%86%85%E5%BB%BA%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="nav-text">1. 内建数据类型</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%80%BB%E8%BE%91-logic-%E7%B1%BB%E5%9E%8B"><span class="nav-text">1.1. 逻辑 (logic) 类型</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8F%8C%E7%8A%B6%E6%80%81%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="nav-text">1.2. 双状态数据类型</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%AE%9A%E5%AE%BD%E6%95%B0%E7%BB%84"><span class="nav-text">2. 定宽数组</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AE%9A%E5%AE%BD%E6%95%B0%E7%BB%84%E7%9A%84%E5%A3%B0%E6%98%8E%E5%92%8C%E5%88%9D%E5%A7%8B%E5%8C%96"><span class="nav-text">2.1. 定宽数组的声明和初始化</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%B8%B8%E9%87%8F%E6%95%B0%E7%BB%84"><span class="nav-text">2.2. 常量数组</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9F%BA%E6%9C%AC%E7%9A%84%E6%95%B0%E7%BB%84%E6%93%8D%E4%BD%9C-for-%E5%92%8C-foreach"><span class="nav-text">2.3. 基本的数组操作—— for 和 foreach</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9F%BA%E6%9C%AC%E7%9A%84%E6%95%B0%E7%BB%84%E6%93%8D%E4%BD%9C%E5%A4%8D%E5%88%B6%E5%92%8C%E6%AF%94%E8%BE%83"><span class="nav-text">2.4. 基本的数组操作——复制和比较</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%8C%E6%97%B6%E4%BD%BF%E7%94%A8%E4%BD%8D%E4%B8%8B%E6%A0%87%E5%92%8C%E6%95%B0%E7%BB%84%E4%B8%8B%E6%A0%87"><span class="nav-text">2.5. 同时使用位下标和数组下标</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%88%E4%BA%95%E6%95%B0%E7%BB%84"><span class="nav-text">2.6. 合井数组</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%88%E5%B9%B6%E6%95%B0%E7%BB%84%E7%9A%84%E4%BE%8B%E5%AD%90"><span class="nav-text">2.7. 合并数组的例子</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%88%E4%BA%95%E6%95%B0%E7%BB%84%E5%92%8C%E9%9D%9E%E5%90%88%E5%B9%B6%E6%95%B0%E7%BB%84%E7%9A%84%E9%80%89%E6%8B%A9"><span class="nav-text">2.8. 合井数组和非合并数组的选择</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%8A%A8%E6%80%81%E6%95%B0%E7%BB%84"><span class="nav-text">3. 动态数组</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E9%98%9F%E5%88%97"><span class="nav-text">4. 队列</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%85%B3%E8%81%94%E6%95%B0%E7%BB%84"><span class="nav-text">5. 关联数组</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E9%93%BE%E8%A1%A8"><span class="nav-text">6. 链表</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%95%B0%E7%BB%84%E7%9A%84%E6%96%B9%E6%B3%95"><span class="nav-text">7. 数组的方法</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%95%B0%E7%BB%84%E7%BC%A9%E5%87%8F%E6%96%B9%E6%B3%95"><span class="nav-text">7.1. 数组缩减方法</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%95%B0%E7%BB%84%E5%AE%9A%E4%BD%8D%E6%96%B9%E6%B3%95"><span class="nav-text">7.2. 数组定位方法</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%95%B0%E7%BB%84%E7%9A%84%E6%8E%92%E5%BA%8F"><span class="nav-text">7.3. 数组的排序</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8%E6%95%B0%E7%BB%84%E5%AE%9A%E4%BD%8D%E6%96%B9%E6%B3%95%E5%BB%BA%E7%AB%8B%E8%AE%B0%E5%88%86%E6%9D%BF"><span class="nav-text">7.4. 使用数组定位方法建立记分板</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E9%80%89%E6%8B%A9%E5%AD%98%E5%82%A8%E7%B1%BB%E5%9E%8B"><span class="nav-text">8. 选择存储类型</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%81%B5%E6%B4%BB%E6%80%A7"><span class="nav-text">8.1. 灵活性</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AD%98%E5%82%A8%E5%99%A8%E7%94%A8%E9%87%8F"><span class="nav-text">8.2. 存储器用量</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%80%9F%E5%BA%A6"><span class="nav-text">8.3. 速度</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%8E%92%E5%BA%8F"><span class="nav-text">8.4. 排序</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%80%89%E6%8B%A9%E6%9C%80%E4%BC%98%E7%9A%84%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84"><span class="nav-text">8.5. 选择最优的数据结构</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8-typedef-%E5%88%9B%E5%BB%BA%E6%96%B0%E7%9A%84%E7%B1%BB%E5%9E%8B"><span class="nav-text">9. 使用 typedef 创建新的类型</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%88%9B%E5%BB%BA%E7%94%A8%E6%88%B7%E8%87%AA%E5%AE%9A%E4%B9%89%E7%BB%93%E6%9E%84"><span class="nav-text">10. 创建用户自定义结构</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8-struct-%E5%88%9B%E5%BB%BA%E6%96%B0%E7%B1%BB%E5%9E%8B"><span class="nav-text">10.1. 使用 struct 创建新类型</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AF%B9%E7%BB%93%E6%9E%84%E8%BF%9B%E8%A1%8C%E5%88%9D%E5%A7%8B%E5%8C%96"><span class="nav-text">10.2. 对结构进行初始化</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%88%9B%E5%BB%BA%E5%8F%AF%E5%AE%B9%E7%BA%B3%E4%B8%8D%E5%90%8C%E7%B1%BB%E5%9E%8B%E7%9A%84%E8%81%94%E5%90%88"><span class="nav-text">10.3. 创建可容纳不同类型的联合</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%90%88%E5%B9%B6%E7%BB%93%E6%9E%84"><span class="nav-text">10.4. 合并结构</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9C%A8%E5%90%88%E4%BA%95%E7%BB%93%E6%9E%84%E5%92%8C%E9%9D%9E%E5%90%88%E5%B9%B6%E7%BB%93%E6%9E%84%E4%B9%8B%E9%97%B4%E8%BF%9B%E8%A1%8C%E9%80%89%E6%8B%A9"><span class="nav-text">10.5. 在合井结构和非合并结构之间进行选择</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%B1%BB%E5%9E%8B%E8%BD%AC%E6%8D%A2"><span class="nav-text">11. 类型转换</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%9D%99%E6%80%81%E8%BD%AC%E6%8D%A2"><span class="nav-text">11.1. 静态转换</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8A%A8%E6%80%81%E8%BD%AC%E6%8D%A2"><span class="nav-text">11.2. 动态转换</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B5%81%E6%93%8D%E4%BD%9C%E7%AC%A6"><span class="nav-text">11.3. 流操作符</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%9E%9A%E4%B8%BE%E7%B1%BB%E5%9E%8B"><span class="nav-text">12. 枚举类型</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AE%9A%E4%B9%89%E6%9E%9A%E4%B8%BE%E5%80%BC"><span class="nav-text">12.1. 定义枚举值</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%9E%9A%E4%B8%BE%E7%B1%BB%E5%9E%8B%E7%9A%84%E5%AD%90%E7%A8%8B%E5%BA%8F"><span class="nav-text">12.2. 枚举类型的子程序</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%9E%9A%E4%B8%BE%E7%B1%BB%E5%9E%8B%E7%9A%84%E8%BD%AC%E6%8D%A2"><span class="nav-text">12.3. 枚举类型的转换</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%B8%B8%E9%87%8F"><span class="nav-text">13. 常量</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%AD%97%E7%AC%A6%E4%B8%B2"><span class="nav-text">14. 字符串</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%A1%A8%E8%BE%BE%E5%BC%8F%E7%9A%84%E4%BD%8D%E5%AE%BD"><span class="nav-text">15. 表达式的位宽</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%BB%93%E6%9D%9F%E8%AF%AD"><span class="nav-text">16. 结束语</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%8F%82%E8%80%83%E6%96%87%E7%8C%AE"><span class="nav-text">参考文献</span></a></li></ol></div></div><div class="site-overview-wrap sidebar-panel"><div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person"><img class="site-author-image" itemprop="image" alt="Josh Gao" src="/images/meta/favicon-j.svg"><p class="site-author-name" itemprop="name">Josh Gao</p><div class="site-description" itemprop="description">我，搞通信的</div></div><div class="site-state-wrap animated"><nav class="site-state"><div class="site-state-item site-state-posts"><a href="/archives/"><span class="site-state-item-count">52</span> <span class="site-state-item-name">日志</span></a></div><div class="site-state-item site-state-categories"><a href="/categories/"><span class="site-state-item-count">32</span> <span class="site-state-item-name">分类</span></a></div><div class="site-state-item site-state-tags"><a href="/tags/"><span class="site-state-item-count">192</span> <span class="site-state-item-name">标签</span></a></div></nav></div><div class="links-of-author animated"><span class="links-of-author-item"><a href="https://github.com/joshgao22" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;joshgao22" rel="noopener me" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a> </span><span class="links-of-author-item"><a href="mailto:josh_gao@foxmail.com" title="E-Mail → mailto:josh_gao@foxmail.com" rel="noopener me" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a> </span><span class="links-of-author-item"><a href="https://blog.csdn.net/weixin_43870101" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;weixin_43870101" rel="noopener me" target="_blank"><i class="fab fa-cuttlefish fa-fw"></i>CSDN</a></span></div></div></div><div class="back-to-top animated" role="button" aria-label="返回顶部"><i class="fa fa-arrow-up"></i> <span>0%</span></div></div><div class="sidebar-inner sidebar-blogroll"><div class="links-of-blogroll animated"><div class="links-of-blogroll-title"><i class="fa fa-link fa-fw"></i> 链接</div><ul class="links-of-blogroll-list"><li class="links-of-blogroll-item"><a href="https://gatsby.icu/zh-cn/" title="https:&#x2F;&#x2F;gatsby.icu&#x2F;zh-cn&#x2F;" rel="noopener" target="_blank">gatsby.icu</a></li></ul></div></div><div class="pjax"><div class="sidebar-inner sidebar-post-related"><div class="animated"><div class="links-of-blogroll-title"><i class="fa fa-signs-post fa-fw"></i> 相关文章</div><ul class="popular-posts"><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/8e17a993.html" rel="bookmark"><time class="popular-posts-time">2022-05-30</time><br>Josh's Note — SystemVerilog 验证<br>Part 1 验证导论</a></li></ul></div></div></div></aside></div><div class="main-inner post posts-expand"><div class="post-block"><article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN"><link itemprop="mainEntityOfPage" href="https://josh-gao.top/posts/2a5db13d.html"><span hidden itemprop="author" itemscope itemtype="http://schema.org/Person"><meta itemprop="image" content="/images/meta/favicon-j.svg"><meta itemprop="name" content="Josh Gao"></span><span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization"><meta itemprop="name" content="Josh's Blog"><meta itemprop="description" content="我，搞通信的"></span><span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork"><meta itemprop="name" content="Josh&#39;s Note — SystemVerilog 验证&lt;br&gt;Part 2 数据类型 | Josh's Blog"><meta itemprop="description" content=""></span><header class="post-header"><h1 class="post-title" itemprop="name headline">Josh's Note — SystemVerilog 验证<br>Part 2 数据类型</h1><div class="post-meta-container"><div class="post-meta"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar"></i> </span><span class="post-meta-item-text">发表于</span> <time title="创建时间：2022-05-31 10:18:34" itemprop="dateCreated datePublished" datetime="2022-05-31T10:18:34+08:00">2022-05-31</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar-check"></i> </span><span class="post-meta-item-text">更新于</span> <time title="修改时间：2024-06-07 09:39:21" itemprop="dateModified" datetime="2024-06-07T09:39:21+08:00">2024-06-07</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-folder"></i> </span><span class="post-meta-item-text">分类于</span> <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Josh-%E7%9A%84%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" itemprop="url" rel="index"><span itemprop="name">Josh 的学习笔记</span></a> </span>， <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Josh-%E7%9A%84%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/SystemVerilog/" itemprop="url" rel="index"><span itemprop="name">SystemVerilog</span></a> </span></span><span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv"><span class="post-meta-item-icon"><i class="far fa-eye"></i> </span><span class="post-meta-item-text">阅读次数：</span> <span id="busuanzi_value_page_pv"></span> </span><span class="post-meta-break"></span> <span class="post-meta-item" title="本文字数"><span class="post-meta-item-icon"><i class="far fa-file-word"></i> </span><span class="post-meta-item-text">本文字数：</span> <span>17k</span> </span><span class="post-meta-item" title="阅读时长"><span class="post-meta-item-icon"><i class="far fa-clock"></i> </span><span class="post-meta-item-text">阅读时长 &asymp;</span> <span>1:03</span></span></div></div></header><div class="post-body" itemprop="articleBody"><p>和 Verilog 相比，SystemVerilog 提供了很多改进了的数据结构。虽然其中的部分结构最初是为设计人员创建的，但对测试人员也同样有用。本文将介绍这些对验证很有用的数据结构。</p><p>SystemVerilog 引进了一些新的数据类型，它们具有如下优点：</p><ol type="1"><li><strong>双状态数据类型</strong> (<em>Two-state</em>)：性能更好，内存消耗更低。</li><li><strong>队列、动态数组和关联数组</strong> (<em>Queues, dynamic and associative arrays</em>)：内存消耗减少，自带搜索和分类功能。</li><li><strong>类和结构</strong> (<em>Classes and structures:</em>)：支持抽象数据结构。</li><li><strong>联合和合并结构</strong> (<em>Unions and packed structures</em>)：允许对同一数据有多种视图 (view)。</li><li><strong>字符串</strong> (<em>Strings</em>)：支持内建的字符序列。</li><li><strong>枚举类型</strong> (<em>Enumerated types</em>)：方便代码编写、增加可读性。</li></ol><span id="more"></span><h1 id="内建数据类型">1. 内建数据类型</h1><p>Verilog-1995 有两种基本的数据类型：变量 (variable) 和线网 (net)。它们各自都可以有四种取值：<code>0</code>，<code>1</code>，<code>Z</code> 和 <code>X</code>。RTL 代码使用变量来存放组合和时序值。变量可以是：</p><ul><li>单比特或多比特的无符号数 (unsigned single or multi-bit, <code>reg [7:0] m</code>)；</li><li>32 比特的有符号数 (signed 32-bit variable, <code>integer</code>)；</li><li>64 比特的无符号数 (unsigned 64-bit variable, <code>time</code>)；</li><li>浮点数 (floating point number, <code>real</code>)。</li></ul><p>若干变量可以被一起存放到定宽数组 (fixed-size array) 里。所有的存储都是静态 (static) 的，意味着所有的变量在整个仿真过程当中都是存活 (alive) 的，子程序 (routine) 不能通过堆栈来保存参数和局部变量。线网可以用来连接设计当中的不同部分，例如门原语和模块实例。尽管线网有很多种用法，但是大多数设计者还是使用标量或矢量 <code>wire</code> 来连接各个设计模块的端口。</p><p>SystemVerilog 增加了很多新的数据类型，对设计和验证工程师都很有帮助。</p><h2 id="逻辑-logic-类型">1.1. 逻辑 (<code>logic</code>) 类型</h2><p>在 Verilog 中，初学者经常分不清 <code>reg</code> 和 <code>wire</code> 两者的区别。应该使用哪一个来驱动端口？连接不同模块时又该怎么做？SystemVerilog 对经典的 <code>reg</code> 数据类型进行了改进，使得它除了作为一个变量以外，还<strong>可以被连续赋值、门单元和模块所驱动</strong>。为了与寄存器类型相区别，这种改进的数据类型称为 <code>logic</code>。任何使用线网的地方均可使用 <code>logic</code>，但<strong>要求 <code>logic</code> 不能有多个结构性的驱动</strong>，例如在对双向总线建模的时候。此时，需要使用线网类型，例如 <code>wire</code>，SystemVerilog 会对多个数据来源进行解析以后确定最终值。</p><p><a href="#例1">例 1</a> 给出在 SystemVerilog 中使用 <code>logic</code> 类型的例子。</p><p><a id="例1"></a></p><figure class="highlight verilog"><figcaption><span>例 1 <code>logic</code> 类型的使用</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> logic_data_type(<span class="keyword">input</span> <span class="keyword">logic</span> rst_h);</span><br><span class="line">  <span class="keyword">parameter</span> CYCLE = <span class="number">20</span>;</span><br><span class="line">  <span class="keyword">logic</span> q, q_l, d, clk, rst_l;</span><br><span class="line">  <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    clk = <span class="number">0</span>;                    <span class="comment">// 过程赋值</span></span><br><span class="line">    <span class="keyword">forever</span> <span class="variable">#(CYCLE/2)</span> clk = ~clk;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">assign</span> rst_l = ~rst_h;        <span class="comment">// 连续赋值</span></span><br><span class="line">  <span class="keyword">not</span> n1(q_l, q);               <span class="comment">// q_l 被门驱动</span></span><br><span class="line">  my_dff d1(q, d, clk, rst_l);  <span class="comment">// q 被模块驱动</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>由于 <code>logic</code> 类型只能有一个驱动，所以可以使用它对网表 (netlist) 进行 debug。</p><ul><li>可以把所有的信号都声明为 <code>logic</code>，如果存在多个驱动，编译时就会出现错误。</li><li>然而有些信号本来就有多个驱动，例如双向总线，这些信号就需要被定义成线网类型，例如 <code>wire</code>。</li></ul><h2 id="双状态数据类型">1.2. 双状态数据类型</h2><p>相比四状态数据类型，SystemVerilog 引入的双状态数据类型有利于提高仿真器的性能并减少内存的使用量。最简单的双状态数据类型是 <code>bit</code>，它是无符号的。另四种带符号的双状态数据类型是 <code>byte</code>，<code>shortint</code>，<code>int</code> 和 <code>longint</code>，如<a href="#例2">例 2</a> 所示。</p><p><a id="例2"></a></p><figure class="highlight verilog"><figcaption><span>例 2 带符号的数据类型</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">bit</span> b;           <span class="comment">// 双状态，单比特</span></span><br><span class="line"><span class="keyword">bit</span> [<span class="number">31</span>:<span class="number">0</span>] b32;  <span class="comment">// 双状态，32 比特无符号整数</span></span><br><span class="line"><span class="keyword">int</span> <span class="keyword">unsigned</span> ui; <span class="comment">// 双状态，32 比特无符号整数</span></span><br><span class="line"><span class="keyword">int</span> i;           <span class="comment">// 双状态，32 比特有符号整数</span></span><br><span class="line"><span class="keyword">byte</span> b8;         <span class="comment">// 双状态，8 比特有符号整数</span></span><br><span class="line"><span class="keyword">shortint</span> s;      <span class="comment">// 双状态，16 比特有符号整数</span></span><br><span class="line"><span class="keyword">longint</span> l;       <span class="comment">// 双状态，64 比特有符号整数</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">integer</span> i4;      <span class="comment">// 四状态，32 比特有符号整数</span></span><br><span class="line"><span class="keyword">time</span> t;          <span class="comment">// 四状态，64 比特无符号整数</span></span><br><span class="line"><span class="keyword">real</span> r;          <span class="comment">// 双状态，双精度浮点数</span></span><br></pre></td></tr></tbody></table></figure><blockquote><p>虽然使用 <code>byte</code> 等数据类型来替代类似 <code>logic[7:0]</code> 进行声明可以让程序更简洁，但需要注意，这些新的数据类型都是<strong>带符号</strong>的，所以 <code>byte</code> 变量的最大值只有 127，而不是 255 (它的范围是 -128~127)。可以使用 <code>byte unsigned</code>，但这其实比使用 <code>byte [7:0]</code> 还要麻烦。在进行随机化时，带符号变量可能会造成意想不到的结果，这一点在后面会讨论到。</p></blockquote><blockquote><p>在把双状态变量连接到 DUT 务必要小心，尤其是连接到 DUT 的输出时，因为 DUT 产生的 <code>X</code> 或 <code>Z</code> 会被转换成双状态值，而测试代码可能永远也察觉不了。这些值被转换成了 <code>0</code> 还是 <code>1</code> 并不重要，重要的是要<strong>随时检查未知值的传播</strong>。使用 <code>$isunknown()</code> 操作符，可以在表达式的任意位出现 <code>X</code> 或 <code>Z</code> 时返回 <code>1</code>，如<a href="#例3">例 3</a>。</p></blockquote><p><a id="例3"></a></p><figure class="highlight verilog"><figcaption><span>例 3 对四状态值的检查</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span> (<span class="built_in">$isunknown</span>(iport) == <span class="number">1</span>)</span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"@%0t: 4-state value detected on iport %b"</span>,</span><br><span class="line">            <span class="built_in">$time</span>, iport);</span><br></pre></td></tr></tbody></table></figure><p>使用格式符 <code>%0t</code> 和参数 <code>$time</code> 可以打印出当前的仿真时间，打印的格式在 <code>$timeformat()</code> 子程序中指定。</p><h1 id="定宽数组">2. 定宽数组</h1><p>相比于 Verilog-1995 中的一维定宽数组，SystemVerilog 提供了更加多样的数组类型，功能上也大大增强。</p><h2 id="定宽数组的声明和初始化">2.1. 定宽数组的声明和初始化</h2><p>Verilog 要求在声明中必须给出数组的上下界。因为几乎所有数组都使用 <code>0</code> 作为索引下界，所以 SystemVerilog <strong>允许只给出数组宽度的便捷声明方式</strong>，跟 C 语言类似。</p><p><a id="例4"></a></p><figure class="highlight verilog"><figcaption><span>例 4 定宽数组的声明</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> lo_hi[<span class="number">0</span>:<span class="number">15</span>];        <span class="comment">// 16 个整数 [0]..[15]</span></span><br><span class="line"><span class="keyword">int</span> c_style[<span class="number">16</span>];        <span class="comment">// 16 个整数 [0]..[15]</span></span><br></pre></td></tr></tbody></table></figure><p>可以通过在变量名后面指定维度的方式来创建<strong>多维定宽数组</strong> (<em>multidimensional fixed-size array</em>)。<a href="#例5">例 5</a> 创建了几个二维的整数数组，大小都是 8 行 4 列，最后一个元素的值被设置为 1。多维数组在 Verilog-2001 中已经引入，但这种紧凑型声明方式却是新的。</p><p><a id="例5"></a></p><figure class="highlight verilog"><figcaption><span>例 5 声明并使用多维数组</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> array2 [<span class="number">0</span>:<span class="number">7</span>][<span class="number">0</span>:<span class="number">3</span>];  <span class="comment">// 完整的声明</span></span><br><span class="line"><span class="keyword">int</span> array3 [<span class="number">8</span>][<span class="number">4</span>];      <span class="comment">// 紧凑的声明</span></span><br><span class="line"></span><br><span class="line">array2[<span class="number">7</span>][<span class="number">3</span>] = <span class="number">1</span>;       <span class="comment">// 设置最后一个元素</span></span><br></pre></td></tr></tbody></table></figure><p>如果从一个越界的地址中读取数据，SystemVerilog 将返回数组元素类型的默认值：</p><ul><li>对于元素为四状态类型的数组，如 <code>logic</code>，返回 <code>X</code>；</li><li>对于元素为双状态类型的数组，如 <code>int</code> 或 <code>bit</code>，返回 <code>0</code>。</li></ul><p>这适用于所有数组类型，包括定宽数组、动态数组、关联数组和队列，也同时适用于地址中含有 <code>X</code> 或 <code>Z</code> 的情况。线网在没有驱动的时候输出是 <code>Z</code>。</p><p>很多 SystemVerilog 仿真器<strong>在存放数组元素时使用 32 比特的字 (word) 边界</strong>，所以 <code>byte</code>，<code>shortint</code> 和 <code>int</code> 都是存放在一个字中，<code>longint</code> 存放到两个字中。如<a href="#例6">例 6</a> 所示，<strong>在非合并数组中，字的低位用来存放数据，高位不使用</strong>。<a href="#图1">图 1</a> 所示的字节数组 <code>b_unpack</code> 被存放到三个字的空间里。</p><p><a id="例6"></a></p><figure class="highlight verilog"><figcaption><span>例 6 非合并数组的声明</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] b_unpack[<span class="number">3</span>];   <span class="comment">// 非合并数组</span></span><br></pre></td></tr></tbody></table></figure><p><a id="图1"></a></p><figure><img data-src="../images/post/2022-05-31-josh-systemverilog-2/2022-05-31-josh-systemverilog-2-010-UnpackedArrayStorage.png" width="600" alt="图 1 非合并数组的存放"><figcaption aria-hidden="true">图 1 非合并数组的存放</figcaption></figure><p>仿真器通常使用两个或两个以上连续的字来存放 <code>logic</code> 和 <code>integer</code> 等四状态类型，这<strong>比存放双状态变量多占用一倍的空间</strong>。</p><h2 id="常量数组">2.2. 常量数组</h2><p><a href="#例7">例 7</a> 示范了如何使用常量数组，即<strong>用一个单引号加大括号来初始化数组</strong> (注意这里的单引号并不同于编译器指引或宏定义中的单引号)，可以一次性地为数组的部分或所有元素赋值。在大括号前标上重复次数可以对多个元素重复赋值，还可以为没有显式赋值的元素指定一个默认值。</p><p><a id="例7"></a></p><figure class="highlight verilog"><figcaption><span>例 7 初始化一个数组</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> ascend[<span class="number">4</span>] = '{<span class="number">0</span>,<span class="number">1</span>,<span class="number">2</span>,<span class="number">3</span>};    <span class="comment">// 对 4 个元素进行初始化</span></span><br><span class="line"><span class="keyword">int</span> descend[<span class="number">5</span>];</span><br><span class="line"></span><br><span class="line">descend = '{<span class="number">4</span>,<span class="number">3</span>,<span class="number">2</span>,<span class="number">1</span>,<span class="number">0</span>};        <span class="comment">// 为 5 个元素赋值</span></span><br><span class="line">descend[<span class="number">0</span>:<span class="number">2</span>] = '{<span class="number">5</span>,<span class="number">6</span>,<span class="number">7</span>};       <span class="comment">// 为前 3 个元素赋值</span></span><br><span class="line">ascend = '{<span class="number">4</span>{<span class="number">8</span>}};              <span class="comment">// 四个值全部为 8</span></span><br><span class="line">descend = '{<span class="number">9</span>, <span class="number">8</span>, <span class="keyword">default</span>:<span class="number">1</span>};  <span class="comment">// {9,8,1,1,1}</span></span><br></pre></td></tr></tbody></table></figure><h2 id="基本的数组操作-for-和-foreach">2.3. 基本的数组操作—— <code>for</code> 和 <code>foreach</code></h2><p>操作数组的最常见的方式是使用 <code>for</code> 或 <code>foreach</code> 循环。在<a href="#例8">例 8</a> 中，<code>i</code> 被声明为 <code>for</code> 循环内的局部变量。SystemVerilog 的 <code>$size</code> 函数返回数组的宽度。在 <code>foreach</code> 循环中，只需要给出数组名并在后面的方括号中给出索引变量，SystemVerilog 便会自动遍历数组中的元素。索引变量将自动声明，并只在循环内有效。</p><p><a id="例8"></a></p><figure class="highlight verilog"><figcaption><span>例 8 在数组操作中使用 <code>for</code> 和 <code>foreach</code> 循环</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">bit</span> [<span class="number">31</span>:<span class="number">0</span>] src[<span class="number">5</span>], dst[<span class="number">5</span>];</span><br><span class="line">    <span class="keyword">for</span> (<span class="keyword">int</span> i=<span class="number">0</span>; i&lt;<span class="built_in">$size</span>(src); i++)</span><br><span class="line">        src[i] = i;</span><br><span class="line">    <span class="keyword">foreach</span> (dst[j])</span><br><span class="line">        dst[j] = src[j] * <span class="number">2</span>;  <span class="comment">// dst 的值是 src 的两倍</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>注意在<a href="#例9">例 9</a> 中，对多维数组使用 <code>foreach</code> 的语法可能会与设想的有所不同。使用时并不是像 <code>[i][j]</code> 这样把每个下标分别列在不同的方括号里，而是用逗号隔开后放在同一个方括号里，像 <code>[i,j]</code>。</p><p><a id="例9"></a></p><figure class="highlight verilog"><figcaption><span>例 9 初始化并遍历多维数组</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> md[<span class="number">2</span>][<span class="number">3</span>] = '{'{<span class="number">0</span>,<span class="number">1</span>,<span class="number">2</span>}, '{<span class="number">3</span>,<span class="number">4</span>,<span class="number">5</span>}};</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"Initial value:"</span>);</span><br><span class="line">    <span class="keyword">foreach</span> (md[i,j])   <span class="comment">// 这是正确的语法格式</span></span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">"md[%0d][%0d] = %0d"</span>, i, j, md[i][j]);</span><br><span class="line"></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"New value:"</span>);</span><br><span class="line">    <span class="comment">// Replicate last 3 values of 5</span></span><br><span class="line">    md = '{'{<span class="number">9</span>, <span class="number">8</span>, <span class="number">7</span>}, '{<span class="number">3</span>{'<span class="number">5</span>}}};</span><br><span class="line">    <span class="keyword">foreach</span> (md[i,j])   <span class="comment">// 这是正确的语法格式</span></span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">"md[%0d][%0d] = %0d"</span>, i, j, md[i][j]);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p><a href="#例9">例 9</a> 的输出结果如<a href="#例10">例 10</a> 所示。</p><p><a id="例10"></a></p><figure class="highlight plaintext"><figcaption><span>例 10 多维数组元素值的打印输出结果</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">Initial value:</span><br><span class="line">md[0][0] = 0</span><br><span class="line">md[0][1] = 1</span><br><span class="line">md[0][2] = 2</span><br><span class="line">md[1][0] = 3</span><br><span class="line">md[1][1] = 4</span><br><span class="line">md[1][2] = 5</span><br><span class="line">New value:</span><br><span class="line">md[0][0] = 9</span><br><span class="line">md[0][1] = 8</span><br><span class="line">md[0][2] = 7</span><br><span class="line">md[1][0] = 5</span><br><span class="line">md[1][1] = 5</span><br><span class="line">md[1][2] = 5</span><br></pre></td></tr></tbody></table></figure><p><strong>如果不需要遍历数组中的所有维度，可以在 <code>foreach</code> 循环里忽略不需要的维度</strong>。<a href="#例11">例 11</a> 把一个二维数组打印成一个方形的阵列。它在外层循环中遍历第一个维度，然后在内层循环中遍历第二个维度。</p><p><a id="例11"></a></p><figure class="highlight verilog"><figcaption><span>例 11 打印一个多维数组</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">byte</span> twoD[<span class="number">4</span>][<span class="number">6</span>];</span><br><span class="line">    <span class="keyword">foreach</span>(twoD[i,j])</span><br><span class="line">        twoD[i][j] = i*<span class="number">10</span>+j;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">foreach</span> (twoD[i]) <span class="keyword">begin</span>      <span class="comment">// 遍历第一个维度</span></span><br><span class="line">        <span class="built_in">$write</span>(<span class="string">"%2d:"</span>, i);</span><br><span class="line">        <span class="keyword">foreach</span>(twoD[,j])        <span class="comment">// 遍历第二个维度</span></span><br><span class="line">            <span class="built_in">$write</span>(<span class="string">"%3d"</span>, twoD[i][j]);</span><br><span class="line">        <span class="built_in">$display</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p><a href="#例11">例 11</a> 的输出结果如<a href="#例12">例 12</a> 所示。</p><p><a id="例12"></a></p><figure class="highlight plaintext"><figcaption><span>例 12 打印多维数组的输出结果</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">Initial value:</span><br><span class="line">0: 0 1 2 3 4 5</span><br><span class="line">1: 10 11 12 13 14 15</span><br><span class="line">2: 20 21 22 23 24 25</span><br><span class="line">3: 30 31 32 33 34 35</span><br></pre></td></tr></tbody></table></figure><p>最后要补充的是，<code>foreach</code> 循环会<strong>按照数组范围的声明方法进行遍历</strong>：</p><ul><li>数组 <code>f[5]</code> 等同于 <code>f[0:4]</code>，<code>foreach(f[i])</code> 等同于 <code>for(int i=0; i&lt;=4; i++)</code>。</li><li>数组 <code>rev[6:2]</code>，<code>foreach(rev[i])</code> 等同于 <code>for(int i=6; i&gt;=2; i--)</code>。</li></ul><h2 id="基本的数组操作复制和比较">2.4. 基本的数组操作——复制和比较</h2><p>可以在不使用循环的情况下对数组进行聚合比较和复制 (aggregate compare and copy, 聚合操作适用于整个数组而不是单个元素)，其中比较<strong>只限于等于比较或不等于比较</strong>。<a href="#例13">例 13</a> 列出了几个比较的例子。操作符 <code>? :</code> 是一个迷你型的 <code>if</code> 语句，在<a href="#例13">例 13</a> 中用来对两个字符串进行选择。例子最后的比较语句使用了数组的一部分，<code>src[1:4]</code>，它实际上产生了一个有四个元素的临时数组。</p><p><a id="例13"></a></p><figure class="highlight verilog"><figcaption><span>例 13 数组的复制和比较操作</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">bit</span> [<span class="number">31</span>:<span class="number">0</span>] src[<span class="number">5</span>] = '{<span class="number">0</span>,<span class="number">1</span>,<span class="number">2</span>,<span class="number">3</span>,<span class="number">4</span>},</span><br><span class="line">               dst[<span class="number">5</span>] = '{<span class="number">5</span>,<span class="number">4</span>,<span class="number">3</span>,<span class="number">2</span>,<span class="number">1</span>};</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 两个数组的聚合比较</span></span><br><span class="line">    <span class="keyword">if</span> (src==dst)</span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">"src == dst"</span>);</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">"src != dst"</span>);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 把 src 所有元素值复制给 dst</span></span><br><span class="line">    dst = src;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 只改变一个元素的值</span></span><br><span class="line">    src[<span class="number">0</span>] = <span class="number">5</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 所有元素的值是否相等 (否)</span></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"src %s dst"</span>, (src == dst) ? <span class="string">"=="</span> : <span class="string">"!="</span>);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 使用数组片段对第 1-4 个元素进行比较</span></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"src[1:4] %s dst [1:4]"</span>,</span><br><span class="line">        src[<span class="number">1</span>:<span class="number">4</span>] == dst[<span class="number">1</span>:<span class="number">4</span>]) ? <span class="string">"=="</span> : <span class="string">"!="</span>);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>对数组的算术运算不能使用聚合操作，而应该使用循环，例如加法等运算。对于逻辑运算，例如异或等运算，只能使用循环或合并数组 (packed array)。</p><h2 id="同时使用位下标和数组下标">2.5. 同时使用位下标和数组下标</h2><p>在 Verilog-1995 中一个很不方便的地方就是数组下标 (array subscript) 和位下标 (bit subscript) 不能同时使用。Verilog-2001 对定宽数组取消了这个限制。<a href="#例14">例 14</a> 打印出数组的第一个元素 (二进制 101 )、它的最低位 (1) 以及紧接的高两位 (二进制 10)。</p><p><a id="例14"></a></p><figure class="highlight verilog"><figcaption><span>例 14 同时使用数组下标和位下标</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">bit</span> [<span class="number">31</span>:<span class="number">0</span>] src[<span class="number">5</span>] = '{<span class="number">5</span>{<span class="number">5</span>}};</span><br><span class="line">    <span class="built_in">$displayb</span>(src[<span class="number">0</span>],,          <span class="comment">// 'b101 或 'd5</span></span><br><span class="line">              src[<span class="number">0</span>][<span class="number">0</span>],,       <span class="comment">// 'b1</span></span><br><span class="line">              src[<span class="number">0</span>][<span class="number">2</span>:<span class="number">1</span>]);     <span class="comment">// 'b10</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>虽然这个变化并不是 SystemVerilog 新增加的，但可能有很多人并不知道 Verilog-2001 中的这个有用的改进。</p><h2 id="合井数组">2.6. 合井数组</h2><p>对某些数据类型，我们可能希望既可以把它作为一个整体来访问，也可以把它分解成更小的单元。例如，有一个 32 比特的寄存器，有时候希望把它看成四个 8 比特的数据，有时候则希望把它看成单个的无符号数据。SystemVerilog 的合并数组就可以实现这个功能，它既可以用作数组，也可以当成单独的数据。与非合并数组不同的是，它的存放方式是连续的比特集合，中间没有任何闲置的空间。</p><h2 id="合并数组的例子">2.7. 合并数组的例子</h2><p>声明合并数组时，<strong>合并的位和数组大小是数据类型的一部分，必须在变量名前面指定</strong>。数组大小定义的格式必须是 <code>[msb:lsb]</code>，而不是 <code>[size]</code>。<a href="#例15">例 15</a> 中的变量 <code>bytes</code> 是一个有 4 个字节的合并数组，使用单独的 32 比特的字来存放，如图 2 所示。</p><p><a id="例15"></a></p><figure class="highlight verilog"><figcaption><span>例 15 合并数组的声明和用法</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">bit</span> [<span class="number">3</span>:<span class="number">0</span>] [<span class="number">7</span>:<span class="number">0</span>] bytes;   <span class="comment">// 4 个 字节 组装成 32 比特</span></span><br><span class="line">bytes = <span class="number">32'hCafe_Dada</span>;</span><br><span class="line"><span class="built_in">$displayh</span>(bytes,,        <span class="comment">// 显示所有的 32 比特</span></span><br><span class="line">          bytes[<span class="number">3</span>],,     <span class="comment">// 显示最高字节 “CA”</span></span><br><span class="line">          bytes[<span class="number">3</span>][<span class="number">7</span>]);  <span class="comment">// 显示 MSB “1”</span></span><br></pre></td></tr></tbody></table></figure><p><a id="图2"></a></p><figure><img data-src="../images/post/2022-05-31-josh-systemverilog-2/2022-05-31-josh-systemverilog-2-020-PackedArrayLayout.png" width="600" alt="图 2 合井数组存放示意图"><figcaption aria-hidden="true">图 2 合井数组存放示意图</figcaption></figure><p>合并和非合并数组可以混合使用。可以使用数组来表示存储单元，这些单元可以按比特、字节或长字的方式进行存取。在<a href="#例16">例 16</a> 中，<code>barray</code> 是一个具有 3 个合并元素的非合并数组。</p><p><a id="例16"></a></p><figure class="highlight verilog"><figcaption><span>例 16 合并数组的声明和用法</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">bit</span> [<span class="number">3</span>:<span class="number">0</span>] [<span class="number">7</span>:<span class="number">0</span>] barray [<span class="number">3</span>];    <span class="comment">// 合并，3×32 比特</span></span><br><span class="line"><span class="keyword">bit</span> [<span class="number">31</span>:<span class="number">0</span>] lw = <span class="number">32'h0123_4567</span>; <span class="comment">// 字</span></span><br><span class="line"><span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] [<span class="number">3</span>:<span class="number">0</span>] nibbles;       <span class="comment">// 合并数组</span></span><br><span class="line">barray[<span class="number">0</span>] = lw;</span><br><span class="line">barray[<span class="number">0</span>][<span class="number">3</span>] = <span class="number">8'h01</span>;</span><br><span class="line">barray[<span class="number">0</span>][<span class="number">1</span>][<span class="number">6</span>] = <span class="number">1'b1</span>;</span><br><span class="line">nibbles = barray[<span class="number">0</span>];           <span class="comment">// 复制合并数组的元素值</span></span><br></pre></td></tr></tbody></table></figure><p><a href="#例15">例 15</a> 中的变量 <code>bytes</code> 是一个具有 4 个字节的合并数组，以单字形式存放。<code>barray</code> 则是一个具有 3 个类似 <code>bytes</code> 元素的数组，其存放形式如图 3。</p><p><a id="图3"></a></p><figure><img data-src="../images/post/2022-05-31-josh-systemverilog-2/2022-05-31-josh-systemverilog-2-030-PackedArrayBitLayout.png" width="600" alt="图 3 合并数组存放示意图"><figcaption aria-hidden="true">图 3 合并数组存放示意图</figcaption></figure><ul><li>使用一个下标，可以得到一个字的数据，如 <code>barray[2]</code>；</li><li>使用两个下标，可以得到一个字节的数据，如 <code>barray[0][3]</code>；</li><li>使用三个下标，可以访问到单个比特位，如 <code>barray[0][1][6]</code>。</li></ul><p>注意数组声明中在变量名后面指定了数组的大小，<code>barray[3]</code>，这个维度是非合并的，所以在使用该数组时至少要有一个下标。</p><p><a href="#例16">例 16</a> 中的最后一行在两个合并数组间实现复制。由于操作是以比特为单位进行的，所以即使数组维度不同也可以进行复制。</p><h2 id="合井数组和非合并数组的选择">2.8. 合井数组和非合并数组的选择</h2><p>应该选择合并数组还是非合并数组呢？当需要和标量进行相互转换时，使用合并数组会非常方便。例如，以字节或字为单位对存储单元进行操作。<a href="#图3">图 3</a> 中所示的 <code>barray</code> 可以满足这一要求。任何数组类型都可以合并，包括动态数组、队列和关联数组。</p><p><strong>如果需要等待数组中的变化，则必须使用合并数组</strong>。当 testbench 需要通过存储器数据的变化来唤醒时，需要使用 <code>@</code> 操作符，但 <strong><code>@</code> 操作符只能用于标量或者合并数组</strong>。在<a href="#例16">例 16</a> 中，可以把 <code>lw</code> 和 <code>barray[0]</code> 用作敏感信号，但却不能用整个的 <code>barray</code> 数组，除非把它扩展成：<code>@(barray[0] or barray[1] or barray[2])</code>。</p><h1 id="动态数组">3. 动态数组</h1><p>前面介绍的基本的 Verilog 数组类型都是定宽数组，其宽度在编译时就确定了。但如果直到程序运行之前都还不知道数组的宽度呢？例如，在仿真开始的时候生成一批事件，事件的总量是随机的。如果把这些事件存放到一个定宽数组里，那这个数组的宽度需要大到可以容纳最大的事件量，但实际的事件量可能会远远小于最大值，这就造成了存储空间的浪费。</p><p>SystemVerilog 提供了动态数组类型，可以<strong>在仿真时分配空间或调整宽度</strong>，这样在仿真中就可以使用最小的存储星。</p><p>动态数组在声明时使用空的下标 <code>[]</code>，表示数组的宽度不在编译时给出，在程序运行时再指定。数组在最开始时是空的，所以必须调用 <code>new[]</code> 操作符来分配空间，同时在方括号中传递数组宽度。可以把数组名传给 <code>new[]</code> 构造符，并把已有数组的值复制到新数组里，如<a href="#例17">例 17</a> 所示。</p><p><a id="例17"></a></p><figure class="highlight verilog"><figcaption><span>例 17 使用动态数组</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> dyn[], d2[];                <span class="comment">// 声明动态数组</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  dyn = <span class="keyword">new</span>[<span class="number">5</span>];                 <span class="comment">// A: 分配 5 个元素</span></span><br><span class="line">  <span class="keyword">foreach</span> (dyn[j]) dyn[j] = j;  <span class="comment">// B: 对元素进行初始化</span></span><br><span class="line">  d2 = dyn;                     <span class="comment">// C: 复制一个动态数组</span></span><br><span class="line">  d2[<span class="number">0</span>] = <span class="number">5</span>;                    <span class="comment">// D: 修改复制值</span></span><br><span class="line">  <span class="built_in">$display</span>(dyn[<span class="number">0</span>],d2[<span class="number">0</span>]);       <span class="comment">// E: 显示数值 (0 和 5)</span></span><br><span class="line">  dyn = <span class="keyword">new</span>[<span class="number">20</span>](dyn);           <span class="comment">// F: 分配 20 个整数值并进行复制</span></span><br><span class="line">  dyn = <span class="keyword">new</span>[<span class="number">100</span>];               <span class="comment">// G: 分配 100 个新的整数值</span></span><br><span class="line">                                <span class="comment">//    旧值不复存在</span></span><br><span class="line">  dyn<span class="variable">.delete</span>();                 <span class="comment">// H: 删除所有元素</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>在<a href="#例17">例 17</a> 中：</p><ul><li>A：调用 <code>new[5]</code> 为动态数组 <code>dyn</code> 分配了 5 个整型元素。</li><li>B：把数组的索引值赋给相应的元素。</li><li>C：把 <code>dyn</code> 数组的元素值复制给了另一个数组。</li><li>D：和 E 行显示了数组 <code>dyn</code> 和 <code>d2</code> 是相互独立的。</li><li>F：首先分配了 20 个新元素并把原来的 <code>dyn</code> 数组复制给开始的 5 个元素，然后释放 dyn 数组原有的 5 个元素所占用的空间，最终 <code>dyn</code> 指向了一个具有 20 个元素的数组。</li><li>G：调用 <code>new[]</code> 分配了 100 个元素，但并不复制原有的值，原有的 20 个元素随即被释放。</li><li>H：删除了 <code>dyn</code> 数组。</li></ul><p>调用系统函数 <code>$size</code> 可以返回数组的宽度。动态数组有一些内建的子程序 (rou­tines)，例如 <code>delete</code> 和 <code>size</code>。</p><p>如果想声明一个常数数组但又不想统计元素的个数，可以使用动态数组并使用常量数组进行赋值。在<a href="#例18">例 18</a> 中声明的 <code>mask</code> 数组具有 9 个 8 比特元素，SystemVerilog 会自动统计元素的个数，这比声明一个定宽数组然后不小心把宽度错指为 8 要好。</p><p><a id="例18"></a></p><figure class="highlight verilog"><figcaption><span>例 18 使用动态数组来保存元素数量不定的列表</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] mask[] = '{<span class="number">8'b0000_0000</span>, <span class="number">8'b0000_0001</span>,</span><br><span class="line">                     <span class="number">8'b0000_0011</span>, <span class="number">8'b0000_0111</span>,</span><br><span class="line">                     <span class="number">8'b0000_1111</span>, <span class="number">8'b0001_1111</span>,</span><br><span class="line">                     <span class="number">8'b0011_1111</span>, <span class="number">8'b0111_1111</span>,</span><br><span class="line">                     <span class="number">8'b1111_1111</span>};</span><br></pre></td></tr></tbody></table></figure><p><strong>基本数据类型相同的定宽数组和动态数组之间可以相互赋值</strong>，例如都是 <code>int</code> 时。在元素数目相同的情况下，可以把动态数组的值复制到定宽数组。</p><p>当把一个定宽数组复制给一个动态数组时，SystemVerilog 会调用构造函数 <code>new[]</code> 来分配空间并复制数值。</p><h1 id="队列">4. 队列</h1><p>SystemVerilog 引进了一种新的数据类型——队列 (queue)，它结合了链表和数组的优点。队列与链表相似，<strong>可以在一个队列中的任何地方增加或删除元素</strong>，这类操作在性能上的损失比动态数组小得多，因为动态数组需要分配新的数组并复制所有元素的值。队列与数组相似，可以通过索引实现对任一元素的访问，而不需要像链表那样去遍历目标元素之前的所有元素。</p><p>队列的声明是使用带有美元符号的下标：<code>[$]</code>。队列元素的编号从 <code>0</code> 到 <code>$</code>。<a href="#例19">例 19</a> 示范了如何使用方法 (method) 在队列中增加和删除元素。注意队列的常量 (literal) 只有大括号而没有数组常量中开头的单引号。</p><p>SystemVerilog 的队列类似于标准模板库 (standard template library) 中的双端队列。通过增加元素来创建队列，SystemVerilog 会分配额外的空间以便新元素能够被快速插入。当元素增加到超过原有空间的容量时，SystemVerilog 会自动分配更多的空间。因此队列可以扩大或缩小，但不用像动态数组那样在性能上付出很大代价，System­Verilog 会随时记录闲置的空间。注意不要对队列使用构造函数 <code>new[]</code>。</p><p><a id="例19"></a></p><figure class="highlight verilog"><figcaption><span>例 19 队列的操作</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> j = <span class="number">1</span>,</span><br><span class="line">    q2[$] = {<span class="number">3</span>,<span class="number">4</span>},            <span class="comment">// 队列的常量不需要使用 “'”</span></span><br><span class="line">    q[$] = {<span class="number">0</span>,<span class="number">2</span>,<span class="number">5</span>};           <span class="comment">// {0,2,5}</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    q<span class="variable">.insert</span>(<span class="number">1</span>, j);           <span class="comment">// {0,1,2,5}     在 2 之前插入 1</span></span><br><span class="line">    q<span class="variable">.insert</span>(<span class="number">3</span>, q2);          <span class="comment">// {0,1,2,3,4,5} 在 q 中插入一个队列</span></span><br><span class="line">    q<span class="variable">.delete</span>(<span class="number">1</span>);              <span class="comment">// {0,2,3,4,5}   删除第 1 个元素</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 下面的操作执行速度很快</span></span><br><span class="line">    q<span class="variable">.push_front</span>(<span class="number">6</span>);          <span class="comment">// {6,0,2,3,4,5} 在队列前面插入</span></span><br><span class="line">    j = q<span class="variable">.pop_back</span>;           <span class="comment">// {6,0,2,3,4}   j = 5</span></span><br><span class="line">    q<span class="variable">.push_back</span>(<span class="number">8</span>);           <span class="comment">// {6,0,2,3,4,8} 在队列末尾插入</span></span><br><span class="line">    j = q<span class="variable">.pop_front</span>;          <span class="comment">// {0,2,3,4,8}   j = 6</span></span><br><span class="line">    <span class="keyword">foreach</span> (q[i])</span><br><span class="line">        <span class="built_in">$display</span>(q[i]);       <span class="comment">//               打印整个队列</span></span><br><span class="line">    q<span class="variable">.delete</span>();               <span class="comment">// {}            删除整个队列</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>还可以使用字下标串联来替代方法。如果把 <code>$</code> 放在一个范围表达式的左边，那么 <code>$</code> 将代表最小值，例如 <code>[$:2]</code> 就代表 <code>[0:2]</code>。如果 <code>$</code> 放在表达式的右边，则代表最大值，如<a href="#例20">例 20</a> 中初始化块的第一行里的 <code>[1:$]</code> 就表示 <code>[1:2]</code>。</p><p><a id="例20"></a></p><figure class="highlight verilog"><figcaption><span>例 20 队列的操作</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> j = <span class="number">1</span>,</span><br><span class="line">    q2[$] = {<span class="number">3</span>,<span class="number">4</span>},            <span class="comment">// 队列的常量不需要使用 “'”</span></span><br><span class="line">    q[$] = {<span class="number">0</span>,<span class="number">2</span>,<span class="number">5</span>};           <span class="comment">// {0,2,5}</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>                 <span class="comment">// 结果</span></span><br><span class="line">    q = {q[<span class="number">0</span>], j, q[<span class="number">1</span>:$]};    <span class="comment">// {0,1,2,5}     在 2 之前插入 1</span></span><br><span class="line">    q = {q[<span class="number">0</span>:<span class="number">2</span>], q2, q[<span class="number">3</span>:$]}; <span class="comment">// {0,1,2,3,4,5} 在 q 中插入一个队列</span></span><br><span class="line">    q = {q[<span class="number">0</span>], q[<span class="number">2</span>:$]};       <span class="comment">// {0,2,3,4,5}   删除第 1 个元素</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 下面的操作执行速度很快</span></span><br><span class="line">    q = {<span class="number">6</span>, q};               <span class="comment">// {6,0,2,3,4,5} 在队列前面插入</span></span><br><span class="line">    j = q[$];                 <span class="comment">//               等同于 j = 5</span></span><br><span class="line">    q = q[<span class="number">0</span>:$-<span class="number">1</span>];             <span class="comment">// {6,0,2,3,4}   从队列末尾取出数据</span></span><br><span class="line">    q = {q, <span class="number">8</span>};               <span class="comment">// {6,0,2,3,4,8} 在队列末尾插入</span></span><br><span class="line">    j = q[<span class="number">0</span>];                 <span class="comment">//               等同于 j = 6</span></span><br><span class="line">    q = q[<span class="number">1</span>:$];               <span class="comment">// {0,2,3,4,8}   从队列前面取出数据</span></span><br><span class="line"></span><br><span class="line">    q = {};                   <span class="comment">// {}            删除整个队列</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>队列中的元素是连续存放的，所以在队列的前面或后面存取数据非常方便。无论队列有多大，这种操作所耗费的时间都是一样的。在队列中间增加或删除元素需要对已经存在的数据进行搬移以便腾出空间。相应操作所耗费的时间会随着队列的大小线性增加。</p><p>可以把定宽或动态数组的值复制给队列。</p><h1 id="关联数组">5. 关联数组</h1><p>如果只是偶尔需要创建一个大容量的数组，那么动态数组已经足够好用了，但是如果需要超大容量的呢？假设正在对一个有着几个 G 字节寻址范围的处理器进行建模。在典型的测试中，这个处理器可能只访问了用来存放可执行代码和数据的几百或几千个字节，这种情况下对几 G 字节的存储空间进行分配和初始化显然是浪费的。</p><p>SystemVerilog 提供了关联数组 (associative array) 类型，用来保存稀疏矩阵 (sparse matrix) 的元素。这意味着当对一个非常大的地址空间进行寻址时，SystemVerilog 只为实际写入的元素分配空间。在<a href="#图4">图 4</a> 中，关联数组只保留 0…3、42、1000、4521 和 200,000 等位置上的值。这样，用来存放这些值的空间比有 200,000 个条目的定宽或动态数组所占用的空间要小得多。</p><p><a id="图4"></a></p><figure><img data-src="../images/post/2022-05-31-josh-systemverilog-2/2022-05-31-josh-systemverilog-2-040-AssociativeArray.png" width="600" alt="图 4 关联数组"><figcaption aria-hidden="true">图 4 关联数组</figcaption></figure><p>仿真器可以采用树或哈希表的形式来存放关联数组，但有一定的额外开销。当保存索引值比较分散的数组时，例如使用 32 位地址或 64 位数据作为索引的数据包，这种额外开销显然是可以接受的。</p><p>关联数组采用<strong>在方括号中放置数据类型<a href="#fn1" class="footnote-ref" id="fnref1" role="doc-noteref"><sup>1</sup></a></strong>的形式来进行声明，例如 <code>[int]</code> 或 <code>[Packet]</code>。<a href="#例21">例 21</a> 示范了关联数组的声明、初始化和遍历过程。</p><p><a id="例21"></a></p><figure class="highlight verilog"><figcaption><span>例 21 关联数组的声明、初始化和使用</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">bit</span> [<span class="number">63</span>:<span class="number">0</span>] assoc[<span class="keyword">int</span>], idx = <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 对稀疏分布的元素进行初始化</span></span><br><span class="line">    <span class="keyword">repeat</span> (<span class="number">64</span>) <span class="keyword">begin</span></span><br><span class="line">        assoc[idx] = idx;</span><br><span class="line">        idx = idx &lt;&lt; <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 使用 foreach 遍历数组</span></span><br><span class="line">    <span class="keyword">foreach</span> (assoc[i])</span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">"assoc[%h] = %h"</span>, i, assoc[i]);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 使用函数遍历数组</span></span><br><span class="line">    <span class="keyword">if</span> (assoc<span class="variable">.first</span>(idx))</span><br><span class="line">    <span class="keyword">begin</span>                         <span class="comment">// 得到第一个索引</span></span><br><span class="line">        <span class="keyword">do</span></span><br><span class="line">            <span class="built_in">$display</span>(<span class="string">"assoc[%h]=%h"</span>, idx, assoc[idx]);</span><br><span class="line">        <span class="keyword">while</span> (assoc<span class="variable">.next</span>(idx));  <span class="comment">// 得到下一个索引</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 找到并删除第一个元素</span></span><br><span class="line">    assoc<span class="variable">.first</span>(idx);</span><br><span class="line">    assoc<span class="variable">.delete</span>(idx);</span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"The array now has %0d elements"</span>, assoc<span class="variable">.num</span>);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p><a href="#例21">例 21</a> 中的关联数组 <code>assoc</code> 具有稀疏分布的元素：1、2、4、8、16 等等。简单的 <code>for</code> 循环并不能遍历该数组，需要使用 <code>foreach</code> 循环来完成。如果想控制得更好，可以在 <code>do ... while</code> 循环中使用 <code>first</code> 和 <code>next</code> 函数。这些函数可以修改索引参数的值，然后根据数组是否为空返回 0 或 1。</p><p>和 Perl 语言中的哈希数组类似，关联数组也可以使用字符串索引进行寻址。<a href="#例22">例 22</a> 使用字符串索引读取文件，并建立关联数组 <code>switch</code>，以实现从字符串到数字的映射。如<a href="#例22">例 22</a> 所示，可以使用函数 <code>exists()</code> 来检查元素是否存在。如果试图读取尚未被写入的元素，SystemVerilog 会返回数组类型的默认值，例如对于双状态类型是 <code>0</code>，对于四状态类型是 <code>X</code>。</p><p><a id="例22"></a></p><figure class="highlight verilog"><figcaption><span>例 22 使用带字符串索引的关联数组</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">输入文件的内容如下：</span></span><br><span class="line"><span class="comment">    42   min_address</span></span><br><span class="line"><span class="comment">    1492 max_address</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">int</span> switch[<span class="keyword">string</span>], min_address, max_address;</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">int</span> i, r, file;</span><br><span class="line">    <span class="keyword">string</span> s;</span><br><span class="line">    file = <span class="built_in">$fopen</span>(<span class="string">"switch.txt"</span>, <span class="string">"r"</span>);</span><br><span class="line">    <span class="keyword">while</span> (! <span class="built_in">$feof</span>(file)) <span class="keyword">begin</span></span><br><span class="line">        r = <span class="built_in">$fscanf</span>(file, <span class="string">"%d %s"</span>, i, s);</span><br><span class="line">        switch[s] = i;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="built_in">$fclose</span>(file);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 获取最小地址值，默认为 0</span></span><br><span class="line">    min_address = switch[<span class="string">"min_address"</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 获取最大地址值，默认为 1000</span></span><br><span class="line">    <span class="keyword">if</span> (switch<span class="variable">.exists</span>(<span class="string">"max_address"</span>))</span><br><span class="line">        max_address = switch[<span class="string">"max_address"</span>];</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        max_address = <span class="number">1000</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 打印数组的所有元素</span></span><br><span class="line">    <span class="keyword">foreach</span> (switch[s])</span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">"switch['%s']=%0d"</span>, s, switch[s]);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><h1 id="链表">6. 链表</h1><p>System Verilog 提供了链表数据结构，类似于标准模板库 (STL) 的列表容器。这个容器被定义为一个参数化的类，可以根据用户需要存放各种类型的数据。</p><p>虽然 SystemVerilog 提供了链表，但应该避免使用它。C++ 程序员也许很熟悉 STL，但是 SystemVerilog 的队列更加高效易用。</p><h1 id="数组的方法">7. 数组的方法</h1><p>SystemVerilog 提供了很多数组的方法，可用于任何一种非合并的数组类型，包括定宽数组、动态数组、队列和关联数组。这些方法有简有繁，简单的如求当前数组的大小，复杂的如对数组进行排序。如果不带参数，则方法中的圆括号可以省略。</p><h2 id="数组缩减方法">7.1. 数组缩减方法</h2><p>基本的数组缩减方法是把一个数组缩减成一个值，如<a href="例23">例 23</a> 所示。最常用的缩减方法是 <code>sum</code>，它对数组中的所有元素求和。这里必须对 SystemVerilog 处理操作<strong>位宽</strong>的规则十分小心。默认情况下，如果把一个单比特数组的所有元素相加，其和也是单比特的。但如果使用 32 比特的表达式，把结果保存在 32 比特的变量里，与一个 32 比特的变量进行比较，或者使用适当的 <code>with</code> 表达式，SystemVerilog 都会在数组求和的过程中使用 32 比特位宽。</p><p><a id="例23"></a></p><figure class="highlight verilog"><figcaption><span>例 23 数组求和</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">bit</span> on[<span class="number">10</span>];                                   <span class="comment">// 单比特数组</span></span><br><span class="line"><span class="keyword">int</span> total;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">foreach</span> (on[i])</span><br><span class="line">        on[i] = i;                            <span class="comment">// on[i] 的值为 0 或 1</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 打印出单比特和</span></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"on.sum = %0d"</span>, on<span class="variable">.sum</span>);         <span class="comment">// on.sum = 1</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 打印出 32 比特和</span></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"on.sum = %0d"</span>, on<span class="variable">.sum</span> + <span class="number">32'd0</span>); <span class="comment">// on.sum = 5</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 由于 total 是 32 比特变量，所以数组和也是 32 比特</span></span><br><span class="line">    total = on<span class="variable">.sum</span>;</span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"total = %0d"</span>, total);           <span class="comment">// total = 5</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 将数组和与一个 32 比特数进行比较</span></span><br><span class="line">    <span class="keyword">if</span> (on<span class="variable">.sum</span> &gt;=<span class="number">32'd5</span>)                       <span class="comment">// 条件成立</span></span><br><span class="line">      <span class="built_in">$display</span>(<span class="string">"sum has 5 or more 1's"</span>);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 使用带 32 比特有符号运算的 with 表达式</span></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"int sum=%0d"</span>, on<span class="variable">.sum</span> <span class="keyword">with</span> (<span class="keyword">int</span>'(item)));</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>其他的数组缩减方法还有 <code>product</code> (积)，<code>and</code> (与)，<code>or</code> (或) 和 <code>xor</code> (异或)。SystemVerilog 没有提供专门从数组里随机选取一个元素的方法。所以对于定宽数组队列、动态数组和关联数组可以使用 <code>$urandom_range($size (array)-1)</code>，而对于队列和动态数组还可以使用 <code>$urandom_ range(array.size()-1)</code>。</p><p>如果想从一个关联数组中随机选取一个元素，则需要逐个访问它之前的元素，因为无法直接访问到第 <span class="math inline">\(N\)</span> 个元素。<a href="#例24">例 24</a> 示范了如何从一个以整数值作为索引的关联数组中随机选取一个元素。如果数组是以字符串作为索引，只需要将 <code>idx</code> 的类型改为 <code>string</code> 即可。</p><p><a id="例24"></a></p><figure class="highlight verilog"><figcaption><span>例 24 从一个关联数组中随机选取一个元素</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> aa[<span class="keyword">int</span>], rand_idx, element, count;</span><br><span class="line"></span><br><span class="line">element = $urandom_range(aa<span class="variable">.size</span>()-<span class="number">1</span>);</span><br><span class="line"><span class="keyword">foreach</span>(aa[i])</span><br><span class="line">    <span class="keyword">if</span> (count++ == element) <span class="keyword">begin</span></span><br><span class="line">        rand_idx = i;   <span class="comment">// 保存关联数组的索引</span></span><br><span class="line">        <span class="keyword">break</span>;          <span class="comment">// 并退出</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="built_in">$display</span>(<span class="string">"%0d element aa[%0d] = %0d"</span>,</span><br><span class="line">         element, rand_idx, aa[rand_idx]);</span><br></pre></td></tr></tbody></table></figure><h2 id="数组定位方法">7.2. 数组定位方法</h2><p>数组中的最大值是什么？数组中有没有包含某个特定值？要想在非合并数组中查找数据，可以使用数组定位方法。<strong>这些方法的返回值通常是一个队列</strong>。</p><p><a href="#例25">例 25</a> 使用一个定宽数组 <code>f[6]</code>，一个动态数组 <code>d[]</code> 和一个队列 <code>q[$]</code>。<code>min</code> 和 <code>max</code> 函数能够找出数组中的最小值和最大值。注意，它们返回的是一个队列而非标量。这些方法也适用于关联数组。方法 <code>unique</code> 返回的是在数组中具有唯一值的队列，即排除掉重复的数值。</p><p><a id="例25"></a></p><figure class="highlight verilog"><figcaption><span>例 25 数组定位方法：<code>min</code>、<code>max</code>、<code>unique</code></span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> aa[<span class="keyword">int</span>], rand_idx, element, count;</span><br><span class="line"></span><br><span class="line">element = $urandom_range(aa<span class="variable">.size</span>()-<span class="number">1</span>);</span><br><span class="line"><span class="keyword">foreach</span>(aa[i])</span><br><span class="line">    <span class="keyword">if</span> (count++ == element) <span class="keyword">begin</span></span><br><span class="line">        rand_idx = i;   <span class="comment">// 保存关联数组的索引</span></span><br><span class="line">        <span class="keyword">break</span>;          <span class="comment">// 并退出</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="built_in">$display</span>(<span class="string">"%0d element aa[%0d] = %0d"</span>,</span><br><span class="line">         element, rand_idx, aa[rand_idx]);</span><br></pre></td></tr></tbody></table></figure><p>使用 <code>foreach</code> 循环固然可以实现数组的完全搜索，但是如果使用 SystemVerilog 的定位方法，则只需一个操作便可完成。表达式 <code>with</code> 可以指示 SystemVerilog 如何进行搜索，如<a href="#例26">例 26</a> 所示。</p><p><a id="例26"></a></p><figure class="highlight verilog"><figcaption><span>例 26 数组定位方法：<code>find</code></span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> d[] = '{<span class="number">9</span>,<span class="number">1</span>,<span class="number">8</span>,<span class="number">3</span>,<span class="number">4</span>,<span class="number">4</span>}, tq[$];</span><br><span class="line"></span><br><span class="line"><span class="comment">// 找出所有大于 3 的元素</span></span><br><span class="line">tq = d<span class="variable">.find</span> <span class="keyword">with</span> (item &gt; <span class="number">3</span>);             <span class="comment">// {9,8,4,4}</span></span><br><span class="line"><span class="comment">// 等效代码</span></span><br><span class="line">tq<span class="variable">.delete</span>();</span><br><span class="line"><span class="keyword">foreach</span> (d[i])</span><br><span class="line">    <span class="keyword">if</span> (d[i] &gt; <span class="number">3</span>)</span><br><span class="line">        tq<span class="variable">.push_back</span>(d[i]);</span><br><span class="line"></span><br><span class="line">tq = d<span class="variable">.find_index</span> <span class="keyword">with</span> (item &gt; <span class="number">3</span>);       <span class="comment">// {0,2,4,5}</span></span><br><span class="line">tq = d<span class="variable">.find_first</span> <span class="keyword">with</span> (item &gt; <span class="number">99</span>);      <span class="comment">// {}-没有找到</span></span><br><span class="line">tq = d<span class="variable">.find_first_index</span> <span class="keyword">with</span> (item==<span class="number">8</span>);  <span class="comment">// {2} d[2]=8</span></span><br><span class="line">tq = d<span class="variable">.find_last</span> <span class="keyword">with</span> (item==<span class="number">4</span>);         <span class="comment">// {4}</span></span><br><span class="line">tq = d<span class="variable">.find_last_index</span> <span class="keyword">with</span> (item==<span class="number">4</span>);   <span class="comment">// {5} d[5]=4</span></span><br></pre></td></tr></tbody></table></figure><p>在条件语句 <code>with</code> 中，<code>item</code> 被称为重复参数，它代表了数组中一个单独的元素。<code>item</code> 是默认的名字，也可以指定别的名字，只要在数组方法的参数列表中列出来就可以了，如<a href="#例27">例 27</a> 所示。</p><p><a id="例27"></a></p><figure class="highlight verilog"><figcaption><span>例 27 重复参数的声明</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">tq = d<span class="variable">.find_first</span> <span class="keyword">with</span> (item==<span class="number">4</span>);        <span class="comment">// 本例的四个语句都是等价的</span></span><br><span class="line">tq = d<span class="variable">.find_first</span>() <span class="keyword">with</span> (item==<span class="number">4</span>);</span><br><span class="line">tq = d<span class="variable">.find_first</span>(item) <span class="keyword">with</span> (item==<span class="number">4</span>);</span><br><span class="line">tq = d<span class="variable">.find_first</span>(x) <span class="keyword">with</span> (x==<span class="number">4</span>);</span><br></pre></td></tr></tbody></table></figure><p><a href="#例28">例 28</a> 示范了几种对数组子集进行求和的方式。第一次求和 (<code>total</code>) 是先把元素值与 7 进行比较，比较表达式返回 1 (为真) 或 0 (为假)，然后再把返回结果与对应元素相乘，所以 <code>{9, 0, 8, 0, 0, 0}</code> 的元素和是 17。第二次求和 (<code>total</code>) 则使用条件操作符 <code>? :</code> 进行计算。</p><p><a id="例28"></a></p><figure class="highlight verilog"><figcaption><span>例 28 数组定位方法</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> count, total, d[] = '{<span class="number">9</span>,<span class="number">1</span>,<span class="number">8</span>,<span class="number">3</span>,<span class="number">4</span>,<span class="number">4</span>};</span><br><span class="line"></span><br><span class="line">count = d<span class="variable">.sum</span> <span class="keyword">with</span> (item &gt;  <span class="number">7</span>);           <span class="comment">// 2: {9, 8}</span></span><br><span class="line">total = d<span class="variable">.sum</span> <span class="keyword">with</span> ((item &gt; <span class="number">7</span>) * item);   <span class="comment">// 17= 9+8</span></span><br><span class="line">count = d<span class="variable">.sum</span> <span class="keyword">with</span> (item &lt;  <span class="number">8</span>);           <span class="comment">// 4: {1, 3, 4, 4}</span></span><br><span class="line">total = d<span class="variable">.sum</span> <span class="keyword">with</span> (item &lt; <span class="number">8</span> ? item : <span class="number">0</span>); <span class="comment">// 12=1+3+4+4</span></span><br><span class="line">count = d<span class="variable">.sum</span> <span class="keyword">with</span> (item == <span class="number">4</span>);           <span class="comment">// 2: {4, 4}</span></span><br></pre></td></tr></tbody></table></figure><p>当把数组缩减方法与条件语句 <code>with</code> 结合使用时，会产生令人惊讶的结果，例如 <code>sum</code> 方法。在<a href="#例28">例 28</a> 中，<code>sum</code> 操作符的结果是条件表达式为真的次数。对于<a href="#例28">例 28</a> 的第一个运算语句来说，总共有两个数组元素大于 7 (9 和 8)，所以 <code>count</code> 最后得 2。</p><blockquote><p>返回值为索引的数组定位方法，其返回的队列类型是 <code>int</code> 而非 <code>integer</code>，例如 <code>find_index</code> 方法。如果在这些语句中不小心用错了数据类型，那么代码有可能通不过编译。</p></blockquote><h2 id="数组的排序">7.3. 数组的排序</h2><p>SystemVerilog 有几个可以改变数组中元素顺序的方法。可以对元素进行正排序、逆排序，或是打乱它们的顺序，如<a href="#例29">例 29</a> 所示。注意，与前述数组定位方法不同的是，<strong>排序方法改变了原始数组</strong>，而<strong>数组定位方法新建了一个队列来保存结果</strong>。</p><p><a id="例29"></a></p><figure class="highlight verilog"><figcaption><span>例 29 对数组排序</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> d[] =        '{<span class="number">9</span>,<span class="number">1</span>,<span class="number">8</span>,<span class="number">3</span>,<span class="number">4</span>,<span class="number">4</span>};</span><br><span class="line">d<span class="variable">.reverse</span>();  <span class="comment">// '{4,4,3,8,1,9}</span></span><br><span class="line">d<span class="variable">.sort</span>();     <span class="comment">// '{1,3,4,4,8,9}</span></span><br><span class="line">d<span class="variable">.rsort</span>();    <span class="comment">// '{9,8,4,4,3,1}</span></span><br><span class="line">d<span class="variable">.shuffle</span>();  <span class="comment">// '{9,4,3,8,1,4}</span></span><br></pre></td></tr></tbody></table></figure><p><code>reverse</code> 和 <code>shuffle</code> 方法不能带 <code>with</code> 条件语句，<strong>它们的作用范围是整个数组</strong>。<a href="#例30">例 30</a> 示范了如何使用子域对一个结构进行排序。结构和合并结构后面会有解释。</p><p><a id="例30"></a></p><figure class="highlight verilog"><figcaption><span>例 30 对结构数组进行排序</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">struct</span> <span class="keyword">packed</span> { <span class="keyword">byte</span> red, green, blue; } c[];</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    c = <span class="keyword">new</span>[<span class="number">100</span>];           <span class="comment">// 分配 100 个像素</span></span><br><span class="line">    <span class="keyword">foreach</span>(c[i])</span><br><span class="line">        c[i] = $urandom;    <span class="comment">// 填上随机数</span></span><br><span class="line"></span><br><span class="line">    c<span class="variable">.sort</span> <span class="keyword">with</span> (item<span class="variable">.red</span>); <span class="comment">// 只对红色 (red) 像素进行排序</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 先对绿色 (green) 像素后对蓝色 (blue) 像素进行排序</span></span><br><span class="line">    c<span class="variable">.sort</span>(x) <span class="keyword">with</span> ({x<span class="variable">.green</span>, x<span class="variable">.blue</span>});</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><h2 id="使用数组定位方法建立记分板">7.4. 使用数组定位方法建立记分板</h2><p>数组定位方法可以用来建立记分板。<a href="#例31">例 31</a> 定义了包结构 (<code>Packet</code>)，然后建立了一个由包结构队列组成的记分板。后面会解释如何使用 <code>typedef</code> 创建结构。</p><p><a id="例31"></a></p><figure class="highlight verilog"><figcaption><span>例 31 带数组方法的记分板</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">struct</span> <span class="keyword">packed</span></span><br><span class="line">    {<span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] addr;</span><br><span class="line">     <span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] pr;</span><br><span class="line">     <span class="keyword">bit</span> [<span class="number">15</span>:<span class="number">0</span>] data; } Packet;</span><br><span class="line"></span><br><span class="line">Packet scb[$];</span><br><span class="line"></span><br><span class="line"><span class="keyword">function</span> <span class="keyword">void</span> check_addr(<span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] addr);</span><br><span class="line">    <span class="keyword">int</span> intq[$];</span><br><span class="line"></span><br><span class="line">    intq = scb<span class="variable">.find_index</span>() <span class="keyword">with</span> (item<span class="variable">.addr</span> == addr);</span><br><span class="line">    <span class="keyword">case</span> (intq<span class="variable">.size</span>())</span><br><span class="line">    <span class="number">0</span>: <span class="built_in">$display</span>(<span class="string">"Addr %h not found in scoreboard"</span>, addr);</span><br><span class="line">    <span class="number">1</span>: scb<span class="variable">.delete</span>(intq[<span class="number">0</span>]);</span><br><span class="line">    <span class="keyword">default</span>:</span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">"ERROR: Multiple hits for addr %h"</span>, addr);</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">endfunction</span> : check_addr</span><br></pre></td></tr></tbody></table></figure><p><a href="#例31">例 31</a> 中的 <code>check_addr()</code> 函数在记分板里寻找和参数匹配的地址。<code>find_index()</code> 方法返回一个 <code>int</code> 队列。如果该队列为空 (<code>size==0</code>)，则说明没有匹配值。如果该队列有一个成员 (<code>size==1</code>)，则说明有一个匹配，该匹配元素随后被 <code>check_addr()</code> 函数删除掉。如果该队列有多个成员 (<code>size&gt;1</code>)，则说明记分板里有多个包地址和目标值匹配。</p><p>对于包信息的存储，更好的方式是采用类 (class)，后续会有相关介绍。</p><h1 id="选择存储类型">8. 选择存储类型</h1><p>下面介绍基于灵活性、存储器用量、速度和排序要求正确选择存储类型的一些准则。这些准则只是一些经验法则，其结果可能会随着仿真器的不同而不同。</p><h2 id="灵活性">8.1. 灵活性</h2><ul><li><p>如果<strong>数组的索引是连续的非负整数</strong> 0、1、2、3 等，则应该使用定宽或动态数组。当数组的宽度在编译时已经确定时选择定宽数组，如果要等到程序运行时才知道数组宽度的话则选择动态数组。例如，长度可变的数据包使用动态数组存储会很方便。当编写处理数组的子程序时，最好使用动态数组，因为只要在元素类型 (如 <code>int</code>、<code>string</code> 等) 匹配的情况下，同一个子程序可以处理不同宽度的数组。同样地，只要元素类型匹配，任意长度的队列都可以传递给子程序。关联数组也可以作为参数传递，而不用考虑数组宽度的问题。相比之下，带定宽数组参数的子程序则只能接受指定宽度的数组。</p></li><li><p>当<strong>数组索引不规则时</strong>，例如对于由随机数值或地址产生的稀疏分布索引，则应选择关联数组。关联数组也可以用来对基于内容寻址 (content-addressable) 的存储器建模。</p></li><li><p>对于那些<strong>在仿真过程中元素数目变化很大的数组</strong>，例如保存预期值的记分板，队列是一个很好的选择。</p></li></ul><h2 id="存储器用量">8.2. 存储器用量</h2><p><strong>使用双状态类型可以减少仿真时的存储器用量</strong>。为了避免浪费空间，应尽量选择 32 比特的整数倍作为数据位宽。仿真器通常会把位宽小于 32 比特的数据存放到 32 比特的字里。例如，对于一个大小为 1024 的字节数组，如果仿真器把每个元素都存成一个 32 比特字，则会浪费 3/4 的存储空间。使用合并数组就有助于节省存储空间。</p><ul><li>对于具有一千个元素的数组，数组类型的选择对存储器用量的影响不大（除非这种数组的量非常大）</li><li>对于具有一千到一百万个活动元素的数组，定宽和动态数组具有最高的存储器使用效率。</li><li>如果需要用到大于一百万个活动元素的数组，那就有必要重新检查一下算法是否有问题。</li></ul><p>因为需要额外的指针，队列的存取效率比定宽或动态数组稍差。但是，如果把长度经常变化的数据集存放到动态存储空间里，那么需要手动调用 <code>new[]</code> 来分配和复制内存。这个操作的代价会很高，可能会抵消使用动态存储空间所带来的全部好处。</p><p>对兆字节量级的存储器建模应该使用关联数组。注意，因为指针带来的额外开销，关联数组里每个元素所占用的空间可能会比定宽或动态数组占用的空间大好几倍。</p><h2 id="速度">8.3. 速度</h2><p>还应根据<strong>每个时钟周期内的存取次数</strong>来选择数组类型。对于少量的读写，任何类型都可以使用，因为即使有额外开销，相比整个 DUT 也会显得很小。但是如果数组的操作很频繁，则数组的宽度和类型就会变得很关键。</p><ul><li><p>因为定宽和动态数组都是被存放在连续的存储器空间里，所以访问其中的任何元素耗时都相同，而与数组的大小无关。</p></li><li><p>队列的读写速度与定宽或动态数组基本相当。队列首尾元素的存取几乎没有任何额外开销，而在队列中间插入或删除元素则需要对很多其他元素进行搬移以便腾出空间。当需要在一个很长的队列里插入新元素时，测试程序可能会变得很慢，这时最好考虑改变新元素的存储方式。</p></li><li><p>对关联数组进行读写时，仿真器必须在存储器里进行搜索。SystemVerilog 的语言参考手册里并没有阐明这个过程是如何完成的，但最常用的方法是使用哈希表和树型结构。相比其他类型的数组，这要求更多的运算量，所以关联数组的存取速度是最慢的。</p></li></ul><h2 id="排序">8.4. 排序</h2><p>由于 SystemVerilog 能够对任何类型的一维数组 (定宽、动态、关联数组以及队列) 进行排序，因此应该<strong>根据数组中元素增加的频繁程度来选择数组的类型</strong>。</p><ul><li>如果元素是一次性全部加入的话，则选择定宽或动态数组，这样只需对数组进行一次分配。</li><li>如果元素是逐个加入的话，则选择队列，因为在队列首尾加入元素的效率很高。</li><li>如果数组的值不连续且彼此互异，例如 {1, 10, 11, 50}，那么可以使用关联数组并把元素值本身作为索引。</li></ul><p>使用子程序 <code>first</code>、 <code>next</code> 和 <code>prev</code> 可以从数组中查找某个特定值并进而找到它的相邻值。因为链表的是双重链接的，所以可以很容易地同时找到比当前值大的值和小的值。关联数组和链表也都支持对元素的删除操作。相比之下，关联数组通过给定索引的方式来存取元素还是比链表要快得多。</p><p>例如，可以使用一个关联数组来存放预期的 32 比特数值。数值生成后便直接写入索引的位优。如果想知道某个数值是否已被写入，可以使用 <code>exists</code> 函数来检查。如果不需要某个元素时，可以使用 <code>delete</code> 把它从关联数组删除。</p><h2 id="选择最优的数据结构">8.5. 选择最优的数据结构</h2><p>以下是针对数据结构选择的一些建议：</p><ol type="1"><li><p><strong>网络数据包</strong> (<em>Network packets</em>)。特点：长度固定，顺序存取。针对长度固定或可变的数据包可分别采用定宽或动态数组。</p></li><li><p><strong>保存期望值的记分板</strong> (<em>Scoreboard of expected values</em>)。特点：仿真前长度未知，按值存取，长度经常变化。一般情况下可使用队列，这样方便在仿真期间连续增加和删除元素。如果能够为每个事件给出一个固定的编号，例如 1、2、3……，那么可以把这个编号作为队列的索引。如果事件涉及的全都是随机数值，那么只能把它们压入队列中并从中搜索特定的值。如果记分板有数百个元素，而且需要经常在元素之间进行增删操作，则使用关联数组在速度上可能会快一些。</p></li><li><p><strong>有序结构</strong> (<em>Sorted structures</em>)。如果数据按照可预见的顺序输出，那么可以使用队列；如果输出顺序不确定，则使用关联数组。如果不用对记分板进行搜索，那么只需要把预期的数值存入信箱 (mailbox)。</p></li><li><p><strong>对超过百万个条目的特大容量存储器进行建模</strong> (<em>Modeling very large memories, greater than a million entries</em>)。如果不需要用到所有的存储空间，可以使用关联数组实现稀疏存储。如果确实需要用到所有的存储空间，试试有没有其他办法可以减少数据的使用量。如果还有问题，请确保使用的是双状态的 32 比特合并数据。</p></li><li><p><strong>文件中的命令名或操作码</strong> (<em>Command names or opcodes from a file</em>)。特点：把字符串转换成固定值。从文件中读出字符串，然后使用命令名作为字符串索引在关联数组中查找命令名或操作码。</p></li></ol><h1 id="使用-typedef-创建新的类型">9. 使用 <code>typedef</code> 创建新的类型</h1><p>typedef 语句可以用来创建新的类型。例如，要求一个算术逻辑单元 (ALU) 在编译时可配置，以适应 8 比特、 16 比特、 24 比特或 32 比特等不同位宽的操作数。在 Verilog 中，可以为操作数的位宽和类型分别定义一个宏 (macro)，如<a href="#例32">例 32</a> 所示。</p><p><a id="例32"></a></p><figure class="highlight verilog"><figcaption><span>例 32 Verilog 中用户自定义的类型宏</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 旧的 Verilog 风格</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> OPSIZE 8</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> OPREG reg [`OPSIZE-1:0]</span></span><br><span class="line"></span><br><span class="line">`OPREG op_a, op_b;</span><br></pre></td></tr></tbody></table></figure><p>这种情况并没有创建新的类型，而只是在进行文本替换。在 SystemVerilog 中，采用下面的代码可以创建新的类型。本文约定，所有用户自定义类型都带后缀 “<code>_t</code>”。</p><p><a id="例33"></a></p><figure class="highlight verilog"><figcaption><span>例 33 SystemVerilog 中用户自定义类型</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 新的 SystemVerilog 风格</span></span><br><span class="line"><span class="keyword">parameter</span> OPSIZE = <span class="number">8</span>;</span><br><span class="line"><span class="keyword">typedef</span> <span class="keyword">reg</span> [OPSIZE-<span class="number">1</span>:<span class="number">0</span>] opreg_t;</span><br><span class="line"></span><br><span class="line">opreg_t op_a, op_b;</span><br></pre></td></tr></tbody></table></figure><p>一般来说，即使数据位宽不匹配，例如值被扩展或截断，SystemVerilog 都允许在这些基本类型之间进行复制而不会给出警告。</p><p>注意，可以把 <code>parameter</code> 和 <code>typedef</code> 语句放到一个程序包 (package) 里以使它们能被整个设计和 testbench 所共用。</p><blockquote><p>用户自定义的最有用的类型是双状态的 32 比特的无符号整数。在 testbench 中，很多数值都是正整数，例如字段长度或事件次数，这种情况下如果定义有符号整数就会出问题。把对 <code>uint</code> 的定义放到通用定义程序包中，这样就可以在仿真程序的任何地方使用它。</p></blockquote><p><a id="例34"></a></p><figure class="highlight verilog"><figcaption><span>例 34 <code>uint</code> 的定义</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">bit</span> [<span class="number">31</span>:<span class="number">0</span>] uint;    <span class="comment">// 32 比特双状态无符号数</span></span><br><span class="line"><span class="keyword">typedef</span> <span class="keyword">int</span> <span class="keyword">unsigned</span> uint;  <span class="comment">// 等效定义</span></span><br></pre></td></tr></tbody></table></figure><p>对新的数组类型的定义并不是很明显，需要把数组的下标放在新的数组名称中。<a href="#例35">例 35</a> 创建了一种新的类型，<code>fixed_array5</code>，它是一个有着 5 个元素的定宽数组。<a href="#例35">例 35</a> 接着声明了一个这种类型的数组并进行了初始化。</p><p><a id="例35"></a></p><figure class="highlight verilog"><figcaption><span>例 35 用户自定义数组类型</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">int</span> fixed_array5[<span class="number">5</span>];</span><br><span class="line">fixed_array5 f5;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">foreach</span> (f5[i])</span><br><span class="line">        f5[i] = i;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><h1 id="创建用户自定义结构">10. 创建用户自定义结构</h1><p>Verilog 的最大缺陷之一是没有数据结构。在 SystemVerilog 中可以使用 <code>struct</code> 语句创建结构，跟 C 语言类似。但 <code>struct</code> 的功能比类少，所以还不如直接在 testbench 中使用类。就像 Verilog 的模块 (module) 中同时包括数据 (信号) 和代码 (always/initial 代码块及子程序) 一样，类里面也包含数据和程序，以便于调试和重用。<code>struct</code> 只是把数据组织到一起。如果缺少可以操作数据的程序，那么也只是解决了一半的问题。</p><p>由于 <code>struct</code> 只是一个数据的集合，所以它是可综合的。如果想在设计代码中对一个复杂的数据类型进行建模，例如像素，可以把它放到 <code>struct</code> 里。结构可以通过模块端口进行传递。而如果想生成带约束的随机数据，那就应该使用类了。</p><h2 id="使用-struct-创建新类型">10.1. 使用 <code>struct</code> 创建新类型</h2><p>可以把若干变量组合到一个结构中。<a href="#例36">例 36</a> 创建了一个名为 <code>pixel</code> 的结构，它有三个无符号的字节变量，分别代表红、绿和蓝。</p><p><a id="例36"></a></p><figure class="highlight verilog"><figcaption><span>例 36 创建一个 <code>pixel</code> 类型</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">struct</span> {<span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] r, g, b;} pixel;</span><br></pre></td></tr></tbody></table></figure><p><a href="#例36">例 36</a> 中的声明只是创建了一个 <code>pixel</code> 变量。要想在端口和程序中共享它，则必须创建一个新的类型，如<a href="#例37">例 37</a> 所示。</p><p><a id="例37"></a></p><figure class="highlight verilog"><figcaption><span>例 37 <code>pixel</code> 结构</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">struct</span> {<span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] r, g, b;} pixel_s;</span><br><span class="line">pixel_s my_pixel;</span><br></pre></td></tr></tbody></table></figure><p>在 <code>struct</code> 的声明中使用后缀 “<code>_s</code>” 可以方便用户识别自定义类型，简化代码的共享和重用过程。</p><h2 id="对结构进行初始化">10.2. 对结构进行初始化</h2><p>可以在声明或者过程赋值语句中把多个值赋给一个结构体，就像数组那样。如<a href="#例38">例 38</a> 所示，赋值时要把数值放到带单引号的大括号中。</p><p><a id="例38"></a></p><figure class="highlight verilog"><figcaption><span>例 38 对 <code>struct</code> 类型进行初始化</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">typedef</span> <span class="keyword">struct</span> {<span class="keyword">int</span> a;</span><br><span class="line">                    <span class="keyword">byte</span> b;</span><br><span class="line">                    <span class="keyword">shortint</span> c;</span><br><span class="line">                    <span class="keyword">int</span> d;} my_struct_s;</span><br><span class="line">    my_struct_s st = '{<span class="number">32'haaaa_aaaad</span>,</span><br><span class="line">                      <span class="number">8'hbb</span>,</span><br><span class="line">                      <span class="number">16'hcccc</span>,</span><br><span class="line">                      <span class="number">32'hdddd_dddd</span>};</span><br><span class="line"></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"str = %x %x %x %x "</span>, st<span class="variable">.a</span>, st<span class="variable">.b</span>, st<span class="variable">.c</span>, st<span class="variable">.d</span>);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><h2 id="创建可容纳不同类型的联合">10.3. 创建可容纳不同类型的联合</h2><p>在硬件中，寄存器里的某些位的含义可能与其他位的值有关。例如，不同的操作码对应的处理器指令格式也不同。带立即操作数的指令，它在操作数位置上存放的是一个常量。整数指令对这个立即数的译码结果会与浮点指令大不相同。<a href="#例39">例 39</a> 把整数 <code>i</code> 和实数 <code>f</code> 存放在同一位置上。</p><p><a id="例39"></a></p><figure class="highlight verilog"><figcaption><span>例 39 使用一个下标 <code>typedef</code> 创建联合</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">union</span> { <span class="keyword">int</span> i; <span class="keyword">real</span> f; } num_u;</span><br><span class="line">num_u un;</span><br><span class="line">un<span class="variable">.f</span> = <span class="number">0</span><span class="variable">.0</span>; <span class="comment">// 把数值设为浮点形式</span></span><br></pre></td></tr></tbody></table></figure><p>这里使用后缀 “<code>_u</code>” 来表示联合类型。</p><blockquote><p>如果需要以若干不同的格式对同一寄存器进行频繁读写时，联合体相当有用。但是，不要滥用，尤其不要仅仅因为想节约存储空间就使用联合。与结构相比，联合可能可以节省几个字节，但是付出的代价却是必须创建并维护一个更加复杂的数据结构，使用一个带判别变量的简单类可以达到同样的效果。这个判别变量的好处在于它标明了需要处理的数据类型，据此可以对相应字段实施读、写和随机化等操作。假如只需要一个数组，并想使用所有的比特来提高存储效率，那使用合并数组是很合适的。</p></blockquote><h2 id="合并结构">10.4. 合并结构</h2><p>SystemVerilog 提供的合并结构允许对数据在存储器中的排布方式有更多的控制。合并结构是以连续比特集的方式存放的，中间没有闲置的空间。<a href="#例37">例 37</a> 中的 <code>pixel</code> 结构使用了三个数值，所以它占用了三个长字的存储空间，即使它实际只需要三个字节。可以指定把它合并到尽可能小的空间里。</p><p><a id="例40"></a></p><figure class="highlight verilog"><figcaption><span>例 40 合并结构</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">struct</span> <span class="keyword">packed</span> {<span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] r, g, b;} pixel_p_s;</span><br><span class="line">pixel_p_s my_pixel;</span><br></pre></td></tr></tbody></table></figure><p>当希望减少存储器的使用量或存储器的部分位代表了数值时，可以使用合并结构。例如，可以把若干个比特域合并成一个寄存器，也可以把操作码和操作数合并在一起来包含整个处理器指令。</p><h2 id="在合井结构和非合并结构之间进行选择">10.5. 在合井结构和非合并结构之间进行选择</h2><p>当在合并和非合并结构体间选择时，必须考虑结构通常的使用方式和元素的对齐方式。如果对结构的操作很频繁，例如需要经常对整个结构体进行复制，那么使用合并结构的效率会比较高。但是，如果操作经常是针对结构内的个体成员而非整体，那就应该使用非合并结构。当结构的元素不按字节对齐，或者元素位宽与字节不匹配，又或者元素是处理器的指令字时，使用合并和非合并结构在性能上的差别会更大。对合并结构中尺寸不规则的元素进行读写，需要移位和屏蔽操作，代价很高。</p><h1 id="类型转换">11. 类型转换</h1><p>SystemVerilog 数据类型的多样性意味着可能需要在它们之间进行转换。如果源变量和目标变量的比特位分布完全相同，例如整数和枚举类型，那它们之间可以直接相互赋值。如果比特位分布不同，例如字节数组和字数组，则需要使用流操作符对比特分布重新安排。</p><h2 id="静态转换">11.1. 静态转换</h2><p>静态转换操作不对转换值进行检查。如<a href="#例41">例 41</a> 所示，转换时指定目标类型，并在需要转换的表达式前加上单引号即可。注意，Verilog 对整数和实数类型，或者不同位宽的向量之间进行隐式转换。</p><p><a id="例41"></a></p><figure class="highlight verilog"><figcaption><span>例 41 在整型和实划之间进行静态转换</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> i;</span><br><span class="line"><span class="keyword">real</span> r;</span><br><span class="line"></span><br><span class="line">i = <span class="keyword">int</span> '(<span class="number">10</span><span class="variable">.0</span> - <span class="number">0</span><span class="variable">.1</span>); <span class="comment">// 转换是非强制的</span></span><br><span class="line">r = <span class="keyword">real</span>'(<span class="number">42</span>);         <span class="comment">// 转换是非强制的</span></span><br></pre></td></tr></tbody></table></figure><h2 id="动态转换">11.2. 动态转换</h2><p>动态转换函数 <code>$cast</code> 允许对越界的数值进行检查。相关内容后续对于枚举类型的解释和示例。</p><h2 id="流操作符">11.3. 流操作符</h2><p>流操作符 <code>&lt;&lt;</code> 和 <code>&gt;&gt;</code> 用在赋值表达式的右边，后面带表达式、结构或数组。流操作符用于把其后的数据打包成一个比特流。操作符 <code>&gt;&gt;</code> 把数据从左至右变成流，而 <code>&lt;&lt;</code> 则把数据从右至左变成流，如<a href="#例42">例 42</a> 所示。也可以指定一个片段宽度，把源数据按照这个宽度分段以后再转变成流。不能将比特流结果直接赋给非合并数组，而应该在赋值表达式的左边使用流操作符把比特流拆分到非合并数组中。</p><p><a id="例42"></a></p><figure class="highlight verilog"><figcaption><span>例 42 基本的流操作</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">int</span> h;</span><br><span class="line">    <span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] b, g[<span class="number">4</span>], j[<span class="number">4</span>] = '{<span class="number">8'ha</span>, <span class="number">8'hb</span>, <span class="number">8'hc</span>, <span class="number">8'hd</span>};</span><br><span class="line">    <span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] q, r, s, t;</span><br><span class="line"></span><br><span class="line">    h = { &gt;&gt; {j}};              <span class="comment">// 0a0b0c0d - 把数组打包成整型</span></span><br><span class="line">    h = { &lt;&lt; {j}};              <span class="comment">// b030d050 位倒序</span></span><br><span class="line">    h = { &lt;&lt; <span class="keyword">byte</span> {j}};         <span class="comment">// 0d0c0b0a 字节倒序</span></span><br><span class="line">    g = { &lt;&lt; <span class="keyword">byte</span> {j}};         <span class="comment">// 0d, 0c, 0b, 0a 拆分成数组</span></span><br><span class="line">    b = { &lt;&lt; {<span class="number">8'b0011_0101</span>}};   <span class="comment">// 1010_1100 位倒序</span></span><br><span class="line">    b = { &lt;&lt; <span class="number">4</span> {<span class="number">8'b0011_0101</span>}}; <span class="comment">// 0101_0011 半字节倒序</span></span><br><span class="line">    {&gt;&gt; {q, r, s, t}} = j;      <span class="comment">// 把 j 分散到四个字节变最里</span></span><br><span class="line">    h = {&gt;&gt;{t, s, r, q}};       <span class="comment">// 把字节集中到 h 里</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>也可以使用很多连接符 <code>{}</code> 来完成同样的操作，但是流操作符用起来会更简洁并且易于阅读。</p><p>如果需要打包或拆分数组，可以使用流操作符来完成具有不同尺寸元素的数组间的转换。例如，可以将字节数组转换成字数组。对于定宽数组、动态数组和队列都可以这样。<a href="#例43">例 43</a> 示范了队列之间的转换，这种转换同时也适用于动态数组。数组元素会根据需要自动分配。</p><p><a id="例43"></a></p><figure class="highlight verilog"><figcaption><span>例 43 使用流操作符进行队列间的转换</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">bit</span> [<span class="number">15</span>:<span class="number">0</span>] wq[$] = {<span class="number">16'h1234</span>, <span class="number">16'h5678</span>};</span><br><span class="line">    <span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>]  bq[$];</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 把字数组转换成字节数组</span></span><br><span class="line">    bq = { &gt;&gt; {wq}};  <span class="comment">// 12 34 56 78</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 把字节数组转换成字数组</span></span><br><span class="line">    bq = {<span class="number">8'h98</span>, <span class="number">8'h76</span>, <span class="number">8'h54</span>, <span class="number">8'h32</span>};</span><br><span class="line">    wq = { &gt;&gt; {bq}};  <span class="comment">// 9876 5432</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><blockquote><p>数组下标失配是在数组间进行流操作时常见的错误。数组声明中的下标 <code>[256]</code> 等同于 <code>[0:255]</code> 而非 <code>[255:0]</code>。由于很多数组使用 <code>[high:low]</code> (由高到低) 的下标形式进行声明，使用流操作把它们的值赋给带 <code>[size]</code> 下标形式的数组，会造成元素倒序。同样，如果把声明形式为 <code>bit [7:0] src [255:0]</code> 的非合并数组使用流操作赋值给声明形式为 <code>bit [7:0] [255:0] dst</code> 的合并数组，则数值的顺序会被打乱。对于合并的字节数组，正确的声明形式应该是 <code>bit [255:0] [7:0] dst</code>。</p></blockquote><p>流操作符也可用来将结构 (例如，ATM 信元) 打包或拆分到字节数组中。在<a href="#例44">例 44</a> 中使用流操作把结构转换成动态的字节数组，然后字节数组又被反过来转换成结构。</p><p><a id="例44"></a></p><figure class="highlight verilog"><figcaption><span>例 44 使用流操作符在结构和数组间进行转换</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">typedef</span> <span class="keyword">struct</span> {<span class="keyword">int</span> a;</span><br><span class="line">                    <span class="keyword">byte</span> b;</span><br><span class="line">                    <span class="keyword">shortint</span> c;</span><br><span class="line">                    <span class="keyword">int</span> d;} my_struct_s;</span><br><span class="line">    my_struct_s st = '{<span class="number">32'haaaa_aaaa</span>,</span><br><span class="line">                      <span class="number">8'hbb</span>,</span><br><span class="line">                      <span class="number">16'hcccc</span>,</span><br><span class="line">                      <span class="number">32'hdddd_dddd</span>};</span><br><span class="line">    <span class="keyword">byte</span> b[];</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 将结构转换成字节数组</span></span><br><span class="line">    b = { &gt;&gt; {st}};      <span class="comment">// {aa aa aa aa bb cc cc dd dd dd dd}</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 将字节数组转换成结构</span></span><br><span class="line">    b = '{<span class="number">8'h11</span>, <span class="number">8'h22</span>, <span class="number">8'h33</span>, <span class="number">8'h44</span>, <span class="number">8'h55</span>, <span class="number">8'h66</span>, <span class="number">8'h77</span>,</span><br><span class="line">          <span class="number">8'h88</span>, <span class="number">8'h99</span>, <span class="number">8'haa</span>, <span class="number">8'hbb</span>};</span><br><span class="line">    st = { &gt;&gt; {b}};      <span class="comment">// st = 11223344, 55, 6677, 8899aabb</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><h1 id="枚举类型">12. 枚举类型</h1><p>在学会使用枚举类型之前，只能使用文本宏。宏的作用范围太大，而且大多数情况下对于调试者是可见的。枚举创建了一种强大的变量类型，它仅限于一些特定名称的集合，例如指令中的操作码或者状态机中的状态名。例如，使用 ADD、MOVE 或 ROTW 这些名称有利于编写和维护代码，它比直接使用 <code>8'h01</code> 这样的常量或者宏要好得多。定义常量的另一种方法是使用参数。但参数需要对每个数值进行单独的定义，而枚举类型却能够自动为列表中的每个名称分配不同的数值。</p><p>最简单的枚举类型声明包含了一个常量名称列表以及一个或多个变量，如<a href="#例45">例 45</a> 所示。通过这种方式创建的是一个匿名的枚举类型，它只能用于这个例子中声明的变量。</p><p><a id="例45"></a></p><figure class="highlight verilog"><figcaption><span>例 45 一个简单的枚举类型</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">enum</span> {RED, BLUE, GREEN} color;</span><br></pre></td></tr></tbody></table></figure><p>创建一个署名的枚举类型有利于声明更多新变量，尤其是当这些变量被用作子程序参数或模块端口时。首先需要创建枚举类型，然后再创建相应的变量。使用内建的 <code>name()</code> 函数，可以得到枚举变量值对应的字符串，如<a href="#例46">例 46</a> 所示。</p><p><a id="例46"></a></p><figure class="highlight verilog"><figcaption><span>例 46 枚举类型</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 创建代表 0,1,2 的数据类型</span></span><br><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> {INIT, DECODE, IDLE} fsmstate_e;</span><br><span class="line">fsmstate_e pstate, nstate;          <span class="comment">// 声明自定义类型变量</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (pstate)</span><br><span class="line">        IDLE:    nstate = INIT;     <span class="comment">// 数据赋值</span></span><br><span class="line">        INIT:    nstate = DECODE;</span><br><span class="line">        <span class="keyword">default</span>: nstate = IDLE;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"Next state is %s"</span>,</span><br><span class="line">            nstate<span class="variable">.name</span>());         <span class="comment">// 显示状态的符号名</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>这里，使用后缀 “<code>_e</code>” 来表示枚举类型。</p><h2 id="定义枚举值">12.1. 定义枚举值</h2><p>枚举值默认为从 0 开始递增的整数。可以定义自己的枚举值。<a href="#例47">例 47</a> 中使用 <code>INIT</code> 代表默认值 0，<code>DECODE</code> 代表 2，<code>IDLE</code> 代表 3。</p><p><a id="例47"></a></p><figure class="highlight verilog"><figcaption><span>例 47 指定枚举值</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> {INIT, DECODE=<span class="number">2</span>, IDLE} fsmtype_e;</span><br></pre></td></tr></tbody></table></figure><p>枚举常量，如<a href="#例47">例 47</a> 中的 <code>INIT</code>，它们的作用范围规则和变量是一样的。因此，如果在不同的枚举类型中用到了同一个枚举常量名，例如把 <code>INIT</code> 用于不同的状态机中，那么必须在不同的作用域里声明它们，例如模块、程序块、函数和类。</p><blockquote><p>如果没有特别指出，枚举类型会被当成 <code>int</code> 类型存储。由于 <code>int</code> 类型的默认值是 0，所以在给枚举常量赋值时务必小心。在<a href="#例48">例 48</a> 中 <code>position</code> 会被初始化为 0，这并不是一个合法的 <code>ordinal_e</code> 变量。这种情况是语言本身所规定的，而非工具上的缺陷。因此把 0 指定给一个枚举常量可以避免这个错误，如<a href="#例49">例 49</a> 所示。</p></blockquote><p><a id="例48"></a></p><figure class="highlight verilog"><figcaption><span>例 48 指定枚举值：不正确</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> {FIRST=<span class="number">1</span>, SECOND, THIRD} ordinal_e;</span><br><span class="line">ordinal_e position;</span><br></pre></td></tr></tbody></table></figure><p><a id="例49"></a></p><figure class="highlight verilog"><figcaption><span>例 49 指定枚举值：正确</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> {BAD_O=<span class="number">0</span>, FIRST=<span class="number">1</span>, SECOND, THIRD} ordinal_e;</span><br><span class="line">ordinal_e position;</span><br></pre></td></tr></tbody></table></figure><h2 id="枚举类型的子程序">12.2. 枚举类型的子程序</h2><p>SystemVerilog 提供了一些可以遍历枚举类型的函数：</p><ol type="1"><li><code>first()</code> 返回第一个枚举常赋。</li><li><code>last()</code> 返回最后一个枚举常量。</li><li><code>next()</code> 返回下一个枚举常量。</li><li><code>next(N)</code> 返回以后第 N 个枚举常量。</li><li><code>prev()</code> 返回前一个枚举变量。</li><li><code>prev(N)</code> 返回以前第 N 个枚举变量。</li></ol><p>当到达枚举常量列表的头或尾时，函数 <code>next</code> 和 <code>prev</code> 会自动以环形方式绕回。</p><p>注意，要在 <code>for</code> 循环中使用变量来遍历枚举类型中的所有成员并非易事。可以使用 <code>first</code> 访问第一个成员，使用 <code>next</code> 访问后面的成员。间题在于如何为循环设置终止条 件。如果使用 <code>current! =current.last</code>，则循环会在到达最后一个成员之前终止。如果 使用 <code>current&lt;=current.last</code>，则会造成死循环，因为 <code>next</code> 给出的值永远也不会大于最后一个值。这类似于 <code>for</code> 循环的步长为 0.3，而循环变量定义为 <code>bit [1:0]</code>，所以循环永远不会退出。</p><p>实际上，可以使用 <code>do ... while</code> 循环来遍历所有值，如<a href="#例50">例 50</a> 所示。</p><p><a id="例50"></a></p><figure class="highlight verilog"><figcaption><span>例 50 遍历所有枚举成员</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> {RED, BLUE, GREEN} color_e;</span><br><span class="line">color_e color;</span><br><span class="line">color = color<span class="variable">.first</span>;</span><br><span class="line"><span class="keyword">do</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"Color = %0d/%s"</span>, color, color<span class="variable">.name</span>);</span><br><span class="line">    color = color<span class="variable">.next</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">while</span> (color != color<span class="variable">.first</span>);  <span class="comment">// 环形绕回时即完成</span></span><br></pre></td></tr></tbody></table></figure><h2 id="枚举类型的转换">12.3. 枚举类型的转换</h2><p>枚举类型的默认类型为双状态 <code>int</code>。可以使用简单的赋值表达式把枚举变量的值直接赋给非枚举变量如 <code>int</code>。但 SystemVerilog 不允许在没有进行显式类型转换的情况下把整型变量赋给枚举变量。SystemVerilog 要求显式类型转换的原因是<strong>可能存在的数值越界情况</strong>。</p><p><a id="例51"></a></p><figure class="highlight verilog"><figcaption><span>例 51 整型和枚举类型之间的相互赋值</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> {RED, BLUE, GREEN} COLOR_E;</span><br><span class="line">COLOR_E color, c2;</span><br><span class="line"><span class="keyword">int</span> c;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    color = BLUE;         <span class="comment">// 赋一个已知的合法值</span></span><br><span class="line">    c = color;            <span class="comment">// 将枚举类型转换成整型 (1)</span></span><br><span class="line">    c++;                  <span class="comment">// 整型递增 (2)</span></span><br><span class="line">    <span class="keyword">if</span> (!<span class="built_in">$cast</span>(color, c)) <span class="comment">// 将整型显式转换回枚举类型</span></span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">"Cast failed for c=%0d"</span>, c);</span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"Color is %0d / %s"</span>, color, color<span class="variable">.name</span>);</span><br><span class="line">    c++;                  <span class="comment">// 3 对于枚举类型已经越界</span></span><br><span class="line">    c2 = COLOR_E'(c);     <span class="comment">// 不做类型检查</span></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"Color is %0d / %s"</span>, color, color<span class="variable">.name</span>);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>在<a href="#例51">例 51</a> 中，<code>$cast</code> 被当成函数进行调用，目的在于把右边的值赋给左边的量。如果赋值成功，<code>$cast()</code> 返回 1。如果因为数值越界而导致赋值失败，则不进行任何赋值，函数返回 0。如果把 <code>cast</code> 当成任务使用并且操作失败，则 SystemVerilog 会打印错误信息。</p><p>也可以像<a href="#例51">例 51</a> 所示的那样使用 <code>type'(val)</code> 进行类型转换，但这种方式并不进行任何类型检查，所以转换结果可能会越界。例如，在<a href="#例51">例 51</a> 中进行静态类型转换以后，赋给 <code>c2</code> 的值实际上已经越界，所以应该尽量避免使用这种方式。</p><h1 id="常量">13. 常量</h1><p>SystemVerilog 中有好几种类型的常量。Verilog 中创建常量的最典型的方法是使用文本宏 (text macro)。它的好处是：宏具有全局作用范围并且可以用于位段和类型定义。它的缺点同样是因为宏具有全局作用范围，在只需要一个局部常量时可能会引发冲突。此外，宏定义需要使用“<code>`</code>”符号，这样它才能被编译器识别和扩展。</p><p>在 SystemVerilog 中，参数可以在程序包里声明，因此可以在多个模块中共同使用。这种方式可以替换掉 Verilog 中很多用来表示常量的宏。可以用 <code>typedef</code> 来替换掉那些单调乏味的宏。其次还可以选择 <code>parameter</code>。Verilog 中的 <code>parameter</code> 并没有严格的类型界定，而且其作用范围仅限于单个模块里。Verilog-2001 增加了带类型的 <code>parameter</code>，但其有限的作用范围仍然使得它无法获得广泛应用。</p><p>SystemVerilog 也支持 <code>const</code> 修饰符，允许在变量声明时对其进行初始化，但不能在过程代码中改变其值。</p><p><a id="例52"></a></p><figure class="highlight verilog"><figcaption><span>例 52 <code>const</code> 变量的声明</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">const</span> <span class="keyword">byte</span> colon = <span class="string">":"</span>;</span><br><span class="line">    ...</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>在<a href="#例52">例 52</a> 中，<code>colon</code> 的值在 <code>initial</code> 块开头就被初始化。<code>const</code> 还可以作为子程序参数。</p><h1 id="字符串">14. 字符串</h1><p>Verilog 中使用 <code>reg</code> 变量来保存字符串，这一表达很不方便。SystemVerilog 中的 <code>string</code> 类型可以用来保存长度可变的字符串。单个字符是 <code>byte</code> 类型。长度为 <span class="math inline">\(N\)</span> 的字符串中，元素编号从 0 到 <span class="math inline">\(N — 1\)</span>。注意，跟 C 语言 不一样的是，字符串的结尾并不带标识符 null，所有尝试使用字符 “\0” 的操作都会被忽略。字符串使用动态的存储方式，所以不用担心存储空间会全部用完。</p><p><a href="#例53">例 53</a> 示范了与字符串相关的几种操作。函数 <code>getc(N)</code> 返回位置 <code>N</code> 上的字节，<code>toup­per</code> 返回一个所有字符大写的字符串，<code>tolower</code> 返回一个小写的字符串。大括号 <code>{}</code> 用于串接字符串。任务 <code>putc(M,C)</code> 把字节 <code>c</code> 写到字符串的 <code>M</code> 位上。<code>M</code> 必须介于 0 和 <code>len</code> 所给出的长度之间。函数 <code>substr(start,end)</code> 提取出从位置 <code>start</code> 到 <code>end</code> 之间的所有字符。</p><p><a id="例53"></a></p><figure class="highlight verilog"><figcaption><span>例 53 字符串方法</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">string</span> s;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    s = <span class="string">"IEEE "</span>;</span><br><span class="line">    <span class="built_in">$display</span>(s<span class="variable">.getc</span>(<span class="number">0</span>));      <span class="comment">// 显示: 73 ('I')</span></span><br><span class="line">    <span class="built_in">$display</span>(s<span class="variable">.tolower</span>());    <span class="comment">// 显示: ieee</span></span><br><span class="line"></span><br><span class="line">    s<span class="variable">.putc</span>(s<span class="variable">.len</span>()-<span class="number">1</span>, <span class="string">"-"</span>);   <span class="comment">// 将空格变为 '-'</span></span><br><span class="line">    s = {s, <span class="string">"P1800"</span>};         <span class="comment">// "IEEE-P1800"</span></span><br><span class="line"></span><br><span class="line">    <span class="built_in">$display</span>(s<span class="variable">.substr</span>(<span class="number">2</span>, <span class="number">5</span>)); <span class="comment">// 显示: EE-P</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 创建临时字符串，注意格式</span></span><br><span class="line">    my_log_rtn(<span class="built_in">$psprintf</span>(<span class="string">"%s %5d"</span>, s, <span class="number">42</span>));</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">task</span> my_log(<span class="keyword">string</span> message);</span><br><span class="line">    <span class="comment">// 把信息打印到日志里</span></span><br><span class="line">    <span class="built_in">$display</span>(<span class="string">"@%0t: %s"</span>, <span class="built_in">$time</span>, message);</span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></tbody></table></figure><p>稍加留意便可发现动态字符串的用处有多大。在别的语言如 C 里，必须不停地创建临时字符串来接收函数返回的结果。在<a href="#例53">例 53</a> 中，函数 <code>psprintf()</code> 替代了 Verilog-2001 中的函数 <code>sformat()</code>。这个新函数返回一个格式化的临时字符串，并且可以直接传递给其他子程序。这样就可以不用定义新的临时字符串并在格式化语句与函数调用过程中传递这个字符串。</p><h1 id="表达式的位宽">15. 表达式的位宽</h1><p>在 Verilog 中，表达式的位宽是造成行为不可预知的主要原因之一。<a href="#例54">例 54</a> 使用四种不同方式实现 <code>1+1</code>：</p><ul><li>方式 A 使用两个单比特变量，在这种精度下得到 <code>1+1=0</code>。</li><li>方式 B 由于赋值表达式的左边有一个 8 比特的变量，所以其精度是 8 比特，得到的结果是 <code>1+1=2</code>。</li><li>方式 C 采用一个哑元常数强迫 SystemVerilog 使用 2 比特精度。</li><li>方式 D 中，第一个值在转换符的作用下被指定为 2 比特的值，所以结果是 <code>1+1=2</code>。</li></ul><p><a id="例54"></a></p><figure class="highlight verilog"><figcaption><span>例 54 表达式位宽依赖于上下文</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">bit</span> [<span class="number">7</span>:<span class="number">0</span>] b8;</span><br><span class="line"><span class="keyword">bit</span> one = <span class="number">1'b1</span>;               <span class="comment">// 单比特</span></span><br><span class="line"><span class="built_in">$displayb</span>(one + one);         <span class="comment">// A: 1+1 = 0</span></span><br><span class="line"></span><br><span class="line">b8 = one + one;               <span class="comment">// B: 1+1 = 2</span></span><br><span class="line"><span class="built_in">$displayb</span>(b8);</span><br><span class="line"></span><br><span class="line"><span class="built_in">$displayb</span>(one + one + <span class="number">2'b0</span>);  <span class="comment">// C: 1+1 = 2, 使用了常量</span></span><br><span class="line"></span><br><span class="line"><span class="built_in">$displayb</span>(<span class="number">2</span>'(one) + one);     <span class="comment">// D: 1+1 = 2, 采用强制类型转换</span></span><br></pre></td></tr></tbody></table></figure><p>有一些技巧可以避免这个问题。首先，避免像上例中方式 A 那样由于溢出造成精度受损的情况。也可以使用临时变量，像上例中的 <code>b8</code> 那样，以得到期望的位宽。或者，可以另外加入其他的值去强制获取最小精度，就像上例中的 <code>2'b0</code>。最后，在 SystemVerilog 中，还可以通过对变量进行强制转换以达到期望的精度。</p><h1 id="结束语">16. 结束语</h1><p>SystemVerilog 提供了很多新的数据类型和结构，让我们可以在较高的抽象层次上编写testbench，而不用担心比特层次的表示问题。队列很适合用于创建记分板，可以在上面频繁地增加或删除数据。动态数组允许在程序运行时再指定数组宽度，为 testbench 提供了极大的灵活性。关联数组可用于稀疏存储和一些只有单一索引的记分板。枚举类型通过创建具名常量列表，增强代码的可读写性。</p><p>但不应该满足于使用这些数据结构来写测试程序。后续讲述的 SystemVerilog 的 OOP 特性将帮我们在更高抽象层次上设计代码，进而提高代码的稳健性和可重用性。</p><h1 id="参考文献">参考文献</h1><ol type="1"><li>克里斯·斯皮尔, 斯皮尔, 张春,等. SystemVerilog验证:测试平台编写指南[M]. 科学出版社, 2009.</li><li>Spear C. SystemVerilog for verification: a guide to learning the testbench language features[M]. Springer Science &amp; Business Media, 2008.</li></ol><section id="footnotes" class="footnotes footnotes-end-of-document" role="doc-endnotes"><hr><ol><li id="fn1"><p>也可以采用通配符作为下标进行关联数组的声明，例如 <code>wild[*]</code>。但是不推荐使用这种风格，因为不明确指明数据类型会导致很多问题。一个典型的问题是在 <code>foreach</code> 循环中——在 <code>foreach(wild[j])</code> 中的变量 <code>j</code> 究竟是什么类型？<a href="#fnref1" class="footnote-back" role="doc-backlink">↩︎</a></p></li></ol></section><link rel="stylesheet" href="https://fastly.jsdelivr.net/npm/markmap-toolbar@0.18.10/dist/style.css"><script src="https://fastly.jsdelivr.net/npm/d3@7"></script><script src="https://fastly.jsdelivr.net/npm/markmap-view@0.18.10"></script><script src="https://fastly.jsdelivr.net/npm/markmap-toolbar@0.18.10"></script><link rel="stylesheet" href="/css/markmap.css"><script src="/js/markmap.js"></script></div><footer class="post-footer"><div class="post-copyright"><ul><li class="post-copyright-author"><strong>本文作者： </strong>Josh Gao</li><li class="post-copyright-link"><strong>本文链接：</strong> <a href="https://josh-gao.top/posts/2a5db13d.html" title="Josh&#39;s Note — SystemVerilog 验证&lt;br&gt;Part 2 数据类型">https://josh-gao.top/posts/2a5db13d.html</a></li><li class="post-copyright-license"><strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh" rel="noopener" target="_blank"><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！</li></ul></div><div class="post-tags"><a href="/tags/SystemVerilog/" rel="tag"><i class="fa fa-tag"></i> SystemVerilog</a> <a href="/tags/%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B/" rel="tag"><i class="fa fa-tag"></i> 数据类型</a> <a href="/tags/%E5%8F%8C%E7%8A%B6%E6%80%81/" rel="tag"><i class="fa fa-tag"></i> 双状态</a> <a href="/tags/%E9%98%9F%E5%88%97/" rel="tag"><i class="fa fa-tag"></i> 队列</a> <a href="/tags/%E5%8A%A8%E6%80%81%E6%95%B0%E7%BB%84/" rel="tag"><i class="fa fa-tag"></i> 动态数组</a> <a href="/tags/%E5%85%B3%E8%81%94%E6%95%B0%E7%BB%84/" rel="tag"><i class="fa fa-tag"></i> 关联数组</a> <a href="/tags/%E7%B1%BB%E5%9E%8B%E8%BD%AC%E6%8D%A2/" rel="tag"><i class="fa fa-tag"></i> 类型转换</a></div><div class="post-nav"><div class="post-nav-item"><a href="/posts/8e17a993.html" rel="prev" title="Josh&#39;s Note — SystemVerilog 验证&lt;br&gt;Part 1 验证导论"><i class="fa fa-angle-left"></i> Josh's Note — SystemVerilog 验证<br>Part 1 验证导论</a></div><div class="post-nav-item"><a href="/posts/43879201.html" rel="next" title="Josh&#39;s Note — SystemVerilog 验证&lt;br&gt;Part 3 过程语句和子程序">Josh's Note — SystemVerilog 验证<br>Part 3 过程语句和子程序 <i class="fa fa-angle-right"></i></a></div></div></footer></article></div><div class="comments gitalk-container"></div></div></main><footer class="footer"><div class="footer-inner"><div class="beian"><a href="https://beian.miit.gov.cn/" rel="noopener" target="_blank">京ICP备2022006859号-1 </a><img src="/images/misc/%E5%A4%87%E6%A1%88%E5%9B%BE%E6%A0%87.png" alt=""><a href="https://beian.mps.gov.cn/#/query/webSearch?code=11010802039063" rel="noopener" target="_blank">京公网安备11010802039063号</a></div><div class="copyright">&copy; 2020 – <span itemprop="copyrightYear">2025</span> <span class="with-love"><i class="fa fa-heart"></i> </span><span class="author" itemprop="copyrightHolder">Josh Gao</span></div><div class="wordcount"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-chart-line"></i> </span><span>站点总字数：</span> <span title="站点总字数">266k</span> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-coffee"></i> </span><span>站点阅读时长 &asymp;</span> <span title="站点阅读时长">16:07</span></span></div><div class="busuanzi-count"><span class="post-meta-item" id="busuanzi_container_site_uv"><span class="post-meta-item-icon"><i class="fa fa-user"></i> </span><span class="site-uv" title="总访客量"><span id="busuanzi_value_site_uv"></span> </span></span><span class="post-meta-item" id="busuanzi_container_site_pv"><span class="post-meta-item-icon"><i class="fa fa-eye"></i> </span><span class="site-pv" title="总访问量"><span id="busuanzi_value_site_pv"></span></span></span></div><div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动</div></div></footer><div class="toggle sidebar-toggle" role="button"><span class="toggle-line"></span> <span class="toggle-line"></span> <span class="toggle-line"></span></div><div class="sidebar-dimmer"></div><div class="reading-progress-bar"></div><a role="button" class="book-mark-link book-mark-link-fixed"></a><noscript><div class="noscript-warning">Theme NexT works best with JavaScript enabled</div></noscript><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.css" integrity="sha256-AJnUHL7dBv6PGaeyPQJcgQPDjt/Hn/PvYZde1iqfp8U=" crossorigin="anonymous"><script class="next-config" data-name="gitalk" type="application/json">{"enable":true,"github_id":"joshgao22","repo":"Josh-Blog-Comment","client_id":"eb4dc2ea750519598663","client_secret":"4fe0fb49aeb8fac49c609796b214a99a6df044cf","admin_user":"joshgao22","distraction_free_mode":true,"proxy":"https://cors-anywhere.azm.workers.dev/https://github.com/login/oauth/access_token","language":"en | es-ES | fr | ru | zh-CN | zh-TW","js":{"url":"https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.min.js","integrity":"sha256-MVK9MGD/XJaGyIghSVrONSnoXoGh3IFxLw0zfvzpxR4="},"path_md5":"d5e194fa3c66595d1f7159d8105689e1"}</script><script src="/js/third-party/comments/gitalk.js" defer></script><script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({pluginRootPath:"live2dw/",pluginJsPath:"lib/",pluginModelPath:"assets/",tagMode:!1,log:!1,model:{jsonPath:"/live2dw/assets/assets/wanko.model.json"},display:{position:"right",width:200,height:250},mobile:{show:!0},react:{opacity:1}})</script></body></html>