// Seed: 3091719359
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  output id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  assign id_2 = id_5 * id_3 - id_7;
  logic id_7;
  logic id_8;
  assign id_6 = id_7;
  logic id_9;
  defparam id_10.id_11 = id_9;
  assign id_6 = 1;
  function id_12;
    input id_13;
    logic id_14;
    begin
      id_7 = id_13;
    end
  endfunction
  logic id_15;
  assign #1 id_7 = 1;
  always @(posedge ~1 or posedge id_12) id_10 = ~id_5;
endmodule
