
---------- Begin Simulation Statistics ----------
final_tick                                83844784500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 348808                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684740                       # Number of bytes of host memory used
host_op_rate                                   349493                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   286.69                       # Real time elapsed on the host
host_tick_rate                              292457411                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083845                       # Number of seconds simulated
sim_ticks                                 83844784500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.676896                       # CPI: cycles per instruction
system.cpu.discardedOps                        189369                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        35107106                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.596340                       # IPC: instructions per cycle
system.cpu.numCycles                        167689569                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132582463                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       213333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        443475                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       525067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2285                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052618                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2293                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              82803                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       143195                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70130                       # Transaction distribution
system.membus.trans_dist::ReadExReq            147347                       # Transaction distribution
system.membus.trans_dist::ReadExResp           147347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82803                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       673625                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 673625                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23894080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23894080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            230150                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  230150    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              230150                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1059528500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1243514000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            284057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       584978                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243496                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578292                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1580171                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     61988032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62058816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          214237                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9164480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           741790                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003190                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056577                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 739432     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2350      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             741790                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          968425000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         790172994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               297297                       # number of demand (read+write) hits
system.l2.demand_hits::total                   297397                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data              297297                       # number of overall hits
system.l2.overall_hits::total                  297397                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             229483                       # number of demand (read+write) misses
system.l2.demand_misses::total                 230156                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            229483                       # number of overall misses
system.l2.overall_misses::total                230156                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52288000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19682344000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19734632000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52288000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19682344000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19734632000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526780                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527553                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526780                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527553                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.870634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.435633                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.436271                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.870634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.435633                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.436271                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77693.907875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85768.200695                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85744.590625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77693.907875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85768.200695                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85744.590625                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              143195                       # number of writebacks
system.l2.writebacks::total                    143195                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        229477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            230150                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       229477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           230150                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45558000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17387196500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17432754500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45558000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17387196500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17432754500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.870634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.435622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.436259                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.870634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.435622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.436259                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67693.907875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75768.798180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75745.185748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67693.907875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75768.798180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75745.185748                       # average overall mshr miss latency
system.l2.replacements                         214237                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441783                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441783                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1381                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1381                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             96149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96149                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          147347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              147347                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12968602000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12968602000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.605131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.605131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88014.021324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88014.021324                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       147347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         147347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11495132000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11495132000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.605131                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.605131                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78014.021324                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78014.021324                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52288000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52288000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.870634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.870634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77693.907875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77693.907875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45558000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45558000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.870634                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.870634                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67693.907875                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67693.907875                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        201148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            201148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        82136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           82136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6713742000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6713742000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.289942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.289942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81739.334762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81739.334762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        82130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        82130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5892064500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5892064500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.289921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.289921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71740.709850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71740.709850                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16023.520050                       # Cycle average of tags in use
system.l2.tags.total_refs                     1051168                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    230621                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.557989                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.531212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.326667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15919.662170                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2327                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4440841                       # Number of tag accesses
system.l2.tags.data_accesses                  4440841                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    143195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    229296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005154170500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              612554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             134844                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230150                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143195                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230150                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143195                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    181                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230150                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143195                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.955457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.054315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.920264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8443     98.97%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23      0.27%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           61      0.72%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8531                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.782206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.751479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.028511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5321     62.37%     62.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               54      0.63%     63.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2862     33.55%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              283      3.32%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8531                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14729600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9164480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    175.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83837031000                       # Total gap between requests
system.mem_ctrls.avgGap                     224556.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14674944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9162816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 513711.142044857843                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 175025126.339253693819                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 109283076.516226232052                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          673                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       229477                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       143195                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17980250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7928285000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2000115936000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26716.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34549.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13967777.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14686528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14729600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9164480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9164480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          673                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       229477                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         230150                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       143195                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        143195                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       513711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    175163286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        175676998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       513711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       513711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    109302923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       109302923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    109302923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       513711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    175163286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       284979920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               229969                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              143169                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14537                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9071                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3634346500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1149845000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7946265250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15803.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34553.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145323                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              86197                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.19                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       141618                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   168.628508                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.077586                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.984828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        99013     69.92%     69.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19612     13.85%     83.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3333      2.35%     86.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1502      1.06%     87.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9385      6.63%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1159      0.82%     94.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          622      0.44%     95.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          522      0.37%     95.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6470      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       141618                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14718016                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9162816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              175.538837                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              109.283077                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       506911440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       269429820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      820664460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     372702780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6618443520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23058071490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12779074080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44425297590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.851652                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32978217250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2799680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48066887250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       504241080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       268010490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      821314200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     374639400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6618443520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23407191930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12485077920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44478918540                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.491178                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32214085000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2799680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48831019500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.thread-8087.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread-8087.numOps               100196356                       # Number of Ops committed
system.cpu.thread-8087.numMemRefs                   0                       # Number of Memory References
system.cpu.icache.demand_hits::.cpu.inst     10277706                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277706                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277706                       # number of overall hits
system.cpu.icache.overall_hits::total        10277706                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55289000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55289000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55289000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55289000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278479                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71525.226391                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71525.226391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71525.226391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71525.226391                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54516000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54516000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70525.226391                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70525.226391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70525.226391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70525.226391                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277706                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277706                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71525.226391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71525.226391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54516000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54516000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70525.226391                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70525.226391                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.093646                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278479                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13296.868047                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.093646                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.695495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.695495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20557731                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20557731                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51484898                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51484898                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51485408                       # number of overall hits
system.cpu.dcache.overall_hits::total        51485408                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       581147                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         581147                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       589056                       # number of overall misses
system.cpu.dcache.overall_misses::total        589056                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25067587500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25067587500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25067587500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25067587500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52066045                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52066045                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52074464                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52074464                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43134.675908                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43134.675908                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42555.525281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42555.525281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       226520                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.566978                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       441783                       # number of writebacks
system.cpu.dcache.writebacks::total            441783                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62272                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62272                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526780                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22918012500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22918012500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23596580499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23596580499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009966                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010116                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010116                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44168.658155                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44168.658155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44793.994645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44793.994645                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524732                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40841372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40841372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8856560500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8856560500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41116963                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41116963                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006703                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006703                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32136.610049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32136.610049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275379                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275379                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8573257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8573257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31132.573653                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31132.573653                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10643526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10643526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       305556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16211027000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16211027000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027907                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027907                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53054.193012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53054.193012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14344755500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14344755500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58911.667953                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58911.667953                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    678567999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    678567999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85840.354080                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85840.354080                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2012.215780                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52012264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526780                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.736216                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2012.215780                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104675860                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104675860                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83844784500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485886                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735582                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103800                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101796                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904744                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685714                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474864                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024779                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83844784500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
