VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {voting_machine}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {PVT_1P1V_0C}
  {PVT Mode} {min}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.100}
  {Temperature} {0.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v21.15-s110_1 ((64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {July 22, 2024}
END_BANNER
PATH 1
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[0]} {CK}
  ENDPT {vote_1_reg[0]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.002} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.004} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.002} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[1]} {CK}
  ENDPT {vote_1_reg[1]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.002} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.004} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.002} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {state_reg[0]} {CK}
  ENDPT {state_reg[0]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.002} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.004} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.002} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {next_state_reg[0]} {CK}
  ENDPT {next_state_reg[0]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.002} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.004} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.002} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[3]} {CK}
  ENDPT {vote_1_reg[3]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.002} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.004} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.002} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {state_reg[1]} {CK}
  ENDPT {state_reg[1]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.002} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.004} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.002} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[1]} {CK}
  ENDPT {vote_3_reg[1]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.002} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.004} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.002} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {next_state_reg[1]} {CK}
  ENDPT {next_state_reg[1]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.002} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.004} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.002} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[2]} {CK}
  ENDPT {vote_3_reg[2]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.002} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.004} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.002} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[4]} {CK}
  ENDPT {vote_1_reg[4]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.002}
  END_SLK_CLC
  SLK 0.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.002} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.005} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.002} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[0]} {CK}
  ENDPT {vote_3_reg[0]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.004} {0.024} { 0.001} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[3]} {CK}
  ENDPT {vote_3_reg[3]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.004} {0.024} { 0.001} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[2]} {CK}
  ENDPT {vote_1_reg[2]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.005} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[5]} {CK}
  ENDPT {vote_1_reg[5]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.005} {0.024} { 0.001} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[6]} {CK}
  ENDPT {vote_1_reg[6]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.001}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.001} { 0.000} {0.005} {0.024} { 0.001} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[7]} {CK}
  ENDPT {vote_3_reg[7]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[6]} {CK}
  ENDPT {vote_2_reg[6]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[7]} {CK}
  ENDPT {vote_2_reg[7]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[6]} {CK}
  ENDPT {vote_3_reg[6]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[7]} {CK}
  ENDPT {vote_1_reg[7]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[5]} {CK}
  ENDPT {vote_2_reg[5]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[5]} {CK}
  ENDPT {vote_3_reg[5]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[3]} {CK}
  ENDPT {vote_2_reg[3]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[4]} {CK}
  ENDPT {vote_2_reg[4]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[1]} {CK}
  ENDPT {vote_2_reg[1]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[4]} {CK}
  ENDPT {vote_3_reg[4]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.003} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.003} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[2]} {CK}
  ENDPT {vote_2_reg[2]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.004} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.004} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[0]} {CK}
  ENDPT {vote_2_reg[0]} {SE} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {SE} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.013}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.002}
    {} {Slack Time} {0.004}
  END_SLK_CLC
  SLK 0.004
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SE} {F} {} {} {SE} {} {} {} {0.004} {0.024} { 0.000} {-0.004} {} {28} {(22.70,0.00) } 
    NET {} {} {} {} {} {SE} {} { 0.002} { 0.000} {0.005} {0.024} { 0.002} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.004} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[1]} {CK}
  ENDPT {vote_1_reg[1]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {scan_in} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.018}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.006}
  END_SLK_CLC
  SLK 0.006
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_in} {F} {} {} {scan_in} {} {} {} {0.004} {0.001} { 0.000} {-0.006} {} {1} {(24.90,0.00) } 
    NET {} {} {} {} {} {scan_in} {} { 0.000} { 0.000} {0.004} {0.001} { 0.000} {-0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.006} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[7]} {CK}
  ENDPT {vote_3_reg[7]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.018}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.010}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.017} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.015} {} {} {} 
    INST {g970__6260} {B} {R} {Y} {F} {} {NOR2BX1} { 0.008} { 0.000} {0.006} {} { 0.010} {-0.007} {} {1} {(15.17,17.32) (15.12,17.53)} 
    NET {} {} {} {} {} {n_97} {} { 0.000} { 0.000} {0.006} {0.000} { 0.010} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.017} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {state_reg[1]} {CK}
  ENDPT {state_reg[1]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.010}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.017} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.001} { 0.000} {0.005} {0.013} { 0.001} {-0.016} {} {} {} 
    INST {g1036__2802} {B} {R} {Y} {F} {} {NOR2BX1} { 0.009} { 0.000} {0.007} {} { 0.010} {-0.007} {} {1} {(20.16,18.79) (20.12,18.57)} 
    NET {} {} {} {} {} {n_83} {} { 0.000} { 0.000} {0.007} {0.001} { 0.010} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.017} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[7]} {CK}
  ENDPT {vote_1_reg[7]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.010}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.018} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.016} {} {} {} 
    INST {g971__2398} {B} {R} {Y} {F} {} {NOR2BX1} { 0.009} { 0.000} {0.007} {} { 0.010} {-0.007} {} {1} {(12.56,17.32) (12.52,17.53)} 
    NET {} {} {} {} {} {n_99} {} { 0.000} { 0.000} {0.007} {0.001} { 0.010} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.018} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {state_reg[0]} {CK}
  ENDPT {state_reg[0]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.011}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.019} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.001} {-0.017} {} {} {} 
    INST {g1080__6161} {B} {R} {Y} {F} {} {NOR2BX1} { 0.010} { 0.000} {0.008} {} { 0.011} {-0.007} {} {1} {(18.57,13.89) (18.52,14.11)} 
    NET {} {} {} {} {} {n_0} {} { 0.000} { 0.000} {0.008} {0.001} { 0.011} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.019} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[7]} {CK}
  ENDPT {vote_2_reg[7]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.011}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.019} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.017} {} {} {} 
    INST {g969__5107} {B} {R} {Y} {F} {} {NOR2BX1} { 0.010} { 0.000} {0.008} {} { 0.012} {-0.008} {} {1} {(4.96,7.05) (4.92,7.27)} 
    NET {} {} {} {} {} {n_98} {} { 0.000} { 0.000} {0.008} {0.001} { 0.011} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.019} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {next_state_reg[1]} {CK}
  ENDPT {next_state_reg[1]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {mode[0]} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.013}
    {} {Slack Time} {0.021}
  END_SLK_CLC
  SLK 0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {mode[0]} {R} {} {} {mode[0]} {} {} {} {0.004} {0.002} { 0.000} {-0.021} {} {2} {(36.00,19.20) } 
    NET {} {} {} {} {} {mode[0]} {} { 0.000} { 0.000} {0.004} {0.002} { 0.000} {-0.021} {} {} {} 
    INST {g1065__7410} {B} {R} {Y} {F} {} {NOR4BX1} { 0.013} { 0.000} {0.010} {} { 0.013} {-0.008} {} {1} {(24.90,17.39) (25.03,17.50)} 
    NET {} {} {} {} {} {n_25} {} { 0.000} { 0.000} {0.010} {0.000} { 0.013} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.021} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[3]} {CK}
  ENDPT {vote_3_reg[3]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.013}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.022} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.001} { 0.000} {0.004} {0.013} { 0.001} {-0.021} {} {} {} 
    INST {g1011__2883} {B0} {R} {Y} {F} {} {AOI211XL} { 0.012} { 0.000} {0.014} {} { 0.013} {-0.009} {} {1} {(17.76,27.62) (18.14,27.02)} 
    NET {} {} {} {} {} {n_64} {} { 0.000} { 0.000} {0.014} {0.001} { 0.013} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.022} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[5]} {CK}
  ENDPT {vote_1_reg[5]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.013}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.022} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.001} {-0.020} {} {} {} 
    INST {g992__8246} {B0} {R} {Y} {F} {} {AOI211XL} { 0.012} { 0.000} {0.014} {} { 0.013} {-0.008} {} {1} {(13.16,8.48) (13.54,9.09)} 
    NET {} {} {} {} {} {n_78} {} { 0.000} { 0.000} {0.014} {0.000} { 0.013} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.022} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[5]} {CK}
  ENDPT {vote_3_reg[5]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.013}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.022} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.001} { 0.000} {0.004} {0.013} { 0.001} {-0.021} {} {} {} 
    INST {g991__5122} {B0} {R} {Y} {F} {} {AOI211XL} { 0.012} { 0.000} {0.015} {} { 0.013} {-0.009} {} {1} {(16.76,24.20) (17.14,23.59)} 
    NET {} {} {} {} {} {n_80} {} { 0.000} { 0.000} {0.015} {0.001} { 0.013} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.022} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {next_state_reg[0]} {CK}
  ENDPT {next_state_reg[0]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {mode[1]} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.014}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {mode[1]} {R} {} {} {mode[1]} {} {} {} {0.004} {0.002} { 0.000} {-0.022} {} {2} {(36.00,17.00) } 
    NET {} {} {} {} {} {mode[1]} {} { 0.000} { 0.000} {0.004} {0.002} { 0.000} {-0.022} {} {} {} 
    INST {g1061__1666} {B} {R} {Y} {F} {} {NOR4BX1} { 0.014} { 0.000} {0.011} {} { 0.014} {-0.008} {} {1} {(25.50,15.29) (25.62,15.18)} 
    NET {} {} {} {} {} {n_26} {} { 0.000} { 0.000} {0.011} {0.001} { 0.014} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.022} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[1]} {CK}
  ENDPT {vote_2_reg[1]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.013}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.022} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.020} {} {} {} 
    INST {g1034__3680} {B0} {R} {Y} {F} {} {AOI211XL} { 0.012} { 0.000} {0.014} {} { 0.013} {-0.009} {} {1} {(8.16,22.16) (8.54,22.77)} 
    NET {} {} {} {} {} {n_12} {} { 0.000} { 0.000} {0.014} {0.000} { 0.013} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.022} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[3]} {CK}
  ENDPT {vote_1_reg[3]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.014}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.023} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.001} {-0.021} {} {} {} 
    INST {g1012__6260} {B0} {R} {Y} {F} {} {AOI211XL} { 0.013} { 0.000} {0.015} {} { 0.014} {-0.009} {} {1} {(15.76,7.10) (16.14,6.50)} 
    NET {} {} {} {} {} {n_51} {} { 0.000} { 0.000} {0.015} {0.001} { 0.014} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.023} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[1]} {CK}
  ENDPT {vote_1_reg[1]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.014}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.023} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.001} {-0.022} {} {} {} 
    INST {g1033__6783} {B0} {R} {Y} {F} {} {AOI211XL} { 0.013} { 0.000} {0.016} {} { 0.014} {-0.009} {} {1} {(20.16,7.10) (20.54,6.50)} 
    NET {} {} {} {} {} {n_15} {} { 0.000} { 0.000} {0.016} {0.001} { 0.014} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.023} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[3]} {CK}
  ENDPT {vote_2_reg[3]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.014}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.023} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.022} {} {} {} 
    INST {g1013__5107} {B0} {R} {Y} {F} {} {AOI211XL} { 0.013} { 0.000} {0.015} {} { 0.014} {-0.009} {} {1} {(5.16,18.74) (5.54,19.34)} 
    NET {} {} {} {} {} {n_54} {} { 0.000} { 0.000} {0.015} {0.001} { 0.014} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.023} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[5]} {CK}
  ENDPT {vote_2_reg[5]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.015}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.024} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.022} {} {} {} 
    INST {g990__1705} {B0} {R} {Y} {F} {} {AOI211XL} { 0.013} { 0.000} {0.016} {} { 0.015} {-0.009} {} {1} {(5.76,13.94) (6.14,13.34)} 
    NET {} {} {} {} {} {n_82} {} { 0.000} { 0.000} {0.016} {0.001} { 0.015} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.024} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[1]} {CK}
  ENDPT {vote_3_reg[1]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.021}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.015}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.025} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.001} { 0.000} {0.005} {0.013} { 0.001} {-0.024} {} {} {} 
    INST {g1032__5526} {B0} {R} {Y} {F} {} {AOI211XL} { 0.014} { 0.000} {0.018} {} { 0.015} {-0.009} {} {1} {(20.36,24.20) (20.74,23.59)} 
    NET {} {} {} {} {} {n_18} {} { 0.000} { 0.000} {0.018} {0.001} { 0.015} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.025} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[0]} {CK}
  ENDPT {vote_3_reg[0]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {in_candidate_3} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.032}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {in_candidate_3} {F} {} {} {candidate_3} {} {} {} {0.004} {0.004} { 0.000} {-0.040} {} {3} {(36.00,21.40) } 
    NET {} {} {} {} {} {candidate_3} {} { 0.000} { 0.000} {0.004} {0.004} { 0.000} {-0.040} {} {} {} 
    INST {g1072__8246} {A0} {F} {Y} {R} {} {OAI211X1} { 0.021} { 0.000} {0.016} {} { 0.021} {-0.019} {} {1} {(17.90,20.43) (18.75,20.02)} 
    NET {} {} {} {} {} {n_4} {} { 0.000} { 0.000} {0.016} {0.000} { 0.021} {-0.019} {} {} {} 
    INST {g1059} {A} {R} {Y} {F} {} {INVXL} { 0.011} { 0.000} {0.008} {} { 0.032} {-0.008} {} {1} {(18.90,20.80) (19.10,21.00)} 
    NET {} {} {} {} {} {n_7} {} { 0.000} { 0.000} {0.008} {0.000} { 0.032} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.040} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[0]} {CK}
  ENDPT {vote_1_reg[0]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {in_candidate_1} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.033}
    {} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {in_candidate_1} {F} {} {} {candidate_1} {} {} {} {0.004} {0.004} { 0.000} {-0.041} {} {3} {(36.00,25.80) } 
    NET {} {} {} {} {} {candidate_1} {} { 0.000} { 0.000} {0.004} {0.004} { 0.000} {-0.041} {} {} {} 
    INST {g1073__7098} {A0} {F} {Y} {R} {} {OAI211X1} { 0.022} { 0.000} {0.016} {} { 0.022} {-0.019} {} {1} {(20.70,10.17) (21.55,9.76)} 
    NET {} {} {} {} {} {n_2} {} { 0.000} { 0.000} {0.016} {0.000} { 0.022} {-0.019} {} {} {} 
    INST {g1060} {A} {R} {Y} {F} {} {INVXL} { 0.011} { 0.000} {0.008} {} { 0.033} {-0.008} {} {1} {(22.90,10.54) (23.10,10.73)} 
    NET {} {} {} {} {} {n_8} {} { 0.000} { 0.000} {0.008} {0.000} { 0.033} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.041} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.042} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[0]} {CK}
  ENDPT {vote_2_reg[0]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {in_candidate_2} {} {F} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.036}
    {} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {in_candidate_2} {F} {} {} {candidate_2} {} {} {} {0.004} {0.005} { 0.000} {-0.045} {} {3} {(36.00,23.60) } 
    NET {} {} {} {} {} {candidate_2} {} { 0.000} { 0.000} {0.004} {0.005} { 0.000} {-0.045} {} {} {} 
    INST {g1070__5122} {A0} {F} {Y} {R} {} {OAI211X1} { 0.023} { 0.000} {0.017} {} { 0.023} {-0.022} {} {1} {(10.50,22.52) (11.35,22.92)} 
    NET {} {} {} {} {} {n_6} {} { 0.000} { 0.000} {0.017} {0.001} { 0.023} {-0.022} {} {} {} 
    INST {g1058} {A} {R} {Y} {F} {} {INVXL} { 0.013} { 0.000} {0.011} {} { 0.036} {-0.009} {} {1} {(10.30,24.23) (10.50,24.41)} 
    NET {} {} {} {} {} {n_9} {} { 0.000} { 0.000} {0.011} {0.001} { 0.036} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.045} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.046} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[2]} {CK}
  ENDPT {vote_1_reg[2]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {next_state_reg[0]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.050}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.059} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {next_state_reg[0]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.050} { 0.000} {0.010} {} { 0.050} {-0.007} {} {2} {(19.30,15.63) (18.94,15.97)} 
    NET {} {} {} {} {} {next_state[0]} {} { 0.000} { 0.000} {0.010} {0.001} { 0.050} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.058} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[4]} {CK}
  ENDPT {vote_1_reg[4]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_1_reg[3]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.051}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.059} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_1_reg[3]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.051} { 0.000} {0.010} {} { 0.051} {-0.007} {} {2} {(14.71,5.37) (14.34,5.71)} 
    NET {} {} {} {} {} {vote_1[3]} {} { 0.000} { 0.000} {0.010} {0.001} { 0.051} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.058} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.059} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[6]} {CK}
  ENDPT {vote_3_reg[6]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_3_reg[5]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.051}
    {} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.061} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_3_reg[5]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.052} { 0.000} {0.012} {} { 0.051} {-0.008} {} {2} {(11.90,23.89) (11.54,23.55)} 
    NET {} {} {} {} {} {vote_3[5]} {} { 0.000} { 0.000} {0.012} {0.001} { 0.051} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.059} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[1]} {CK}
  ENDPT {vote_3_reg[1]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {next_state_reg[1]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.061} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {next_state_reg[1]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.052} { 0.000} {0.012} {} { 0.052} {-0.008} {} {2} {(21.91,19.05) (21.54,19.39)} 
    NET {} {} {} {} {} {next_state[1]} {} { 0.000} { 0.000} {0.012} {0.001} { 0.052} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.060} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[2]} {CK}
  ENDPT {vote_2_reg[2]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_2_reg[1]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.061} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_2_reg[1]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.052} { 0.000} {0.013} {} { 0.052} {-0.008} {} {2} {(5.91,20.47) (5.54,20.13)} 
    NET {} {} {} {} {} {vote_2[1]} {} { 0.000} { 0.000} {0.013} {0.001} { 0.052} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.060} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[0]} {CK}
  ENDPT {vote_1_reg[0]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_1_reg[1]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.062} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_1_reg[1]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.052} { 0.000} {0.013} {} { 0.052} {-0.008} {} {2} {(20.50,5.37) (20.14,5.71)} 
    NET {} {} {} {} {} {vote_1[1]} {} { 0.000} { 0.000} {0.013} {0.002} { 0.052} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.060} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[6]} {CK}
  ENDPT {vote_1_reg[6]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_1_reg[5]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.062} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.061} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_1_reg[5]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.052} { 0.000} {0.014} {} { 0.052} {-0.008} {} {2} {(11.11,10.21) (10.74,9.87)} 
    NET {} {} {} {} {} {vote_1[5]} {} { 0.000} { 0.000} {0.014} {0.002} { 0.052} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.061} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[1]} {CK}
  ENDPT {vote_2_reg[1]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_2_reg[3]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.062} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.061} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_2_reg[3]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.052} { 0.000} {0.014} {} { 0.052} {-0.008} {} {2} {(5.50,17.05) (5.14,16.71)} 
    NET {} {} {} {} {} {vote_2[3]} {} { 0.000} { 0.000} {0.014} {0.002} { 0.052} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.061} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[2]} {CK}
  ENDPT {vote_3_reg[2]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_3_reg[1]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.062} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.061} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_3_reg[1]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.053} { 0.000} {0.014} {} { 0.052} {-0.008} {} {2} {(21.71,22.47) (21.34,22.81)} 
    NET {} {} {} {} {} {vote_3[1]} {} { 0.000} { 0.000} {0.014} {0.002} { 0.052} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.061} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[0]} {CK}
  ENDPT {vote_3_reg[0]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_3_reg[3]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.062} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.061} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_3_reg[3]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.053} { 0.000} {0.014} {} { 0.052} {-0.008} {} {2} {(16.11,25.89) (15.74,26.23)} 
    NET {} {} {} {} {} {vote_3[3]} {} { 0.000} { 0.000} {0.014} {0.002} { 0.052} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.061} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[4]} {CK}
  ENDPT {vote_2_reg[4]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_2_reg[5]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.053}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.063} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.061} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_2_reg[5]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.053} { 0.000} {0.015} {} { 0.053} {-0.008} {} {2} {(5.50,12.21) (5.14,12.55)} 
    NET {} {} {} {} {} {vote_2[5]} {} { 0.000} { 0.000} {0.015} {0.002} { 0.053} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.061} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[3]} {CK}
  ENDPT {vote_3_reg[3]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_3_reg[2]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.054}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.064} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_3_reg[2]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.054} { 0.000} {0.016} {} { 0.054} {-0.009} {} {4} {(21.91,25.89) (21.54,26.23)} 
    NET {} {} {} {} {} {vote_3[2]} {} { 0.000} { 0.000} {0.016} {0.002} { 0.054} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.063} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[6]} {CK}
  ENDPT {vote_2_reg[6]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_2_reg[7]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.054}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.064} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_2_reg[7]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.054} { 0.000} {0.017} {} { 0.054} {-0.009} {} {3} {(6.11,6.79) (5.74,6.45)} 
    NET {} {} {} {} {} {vote_2[7]} {} { 0.000} { 0.000} {0.017} {0.002} { 0.054} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.063} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[7]} {CK}
  ENDPT {vote_2_reg[7]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_1_reg[4]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.065} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_1_reg[4]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.055} { 0.000} {0.018} {} { 0.055} {-0.009} {} {4} {(9.51,5.37) (9.14,5.71)} 
    NET {} {} {} {} {} {vote_1[4]} {} { 0.000} { 0.000} {0.018} {0.002} { 0.055} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.063} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[3]} {CK}
  ENDPT {vote_1_reg[3]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_1_reg[2]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.065} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_1_reg[2]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.055} { 0.000} {0.018} {} { 0.055} {-0.009} {} {4} {(15.91,10.21) (15.54,9.87)} 
    NET {} {} {} {} {} {vote_1[2]} {} { 0.000} { 0.000} {0.018} {0.002} { 0.055} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.063} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[3]} {CK}
  ENDPT {vote_2_reg[3]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_2_reg[4]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.065} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_2_reg[4]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.055} { 0.000} {0.018} {} { 0.055} {-0.009} {} {4} {(7.11,15.63) (6.74,15.97)} 
    NET {} {} {} {} {} {vote_2[4]} {} { 0.000} { 0.000} {0.018} {0.002} { 0.055} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.064} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {next_state_reg[0]} {CK}
  ENDPT {next_state_reg[0]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {state_reg[1]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.066} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {state_reg[1]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.056} { 0.000} {0.020} {} { 0.056} {-0.009} {} {4} {(18.71,17.05) (18.34,16.71)} 
    NET {} {} {} {} {} {state[1]} {} { 0.000} { 0.000} {0.020} {0.003} { 0.056} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.065} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[5]} {CK}
  ENDPT {vote_2_reg[5]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_2_reg[6]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.066} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_2_reg[6]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.056} { 0.000} {0.020} {} { 0.056} {-0.009} {} {4} {(5.50,8.79) (5.14,9.13)} 
    NET {} {} {} {} {} {vote_2[6]} {} { 0.000} { 0.000} {0.020} {0.003} { 0.056} {-0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.065} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[0]} {CK}
  ENDPT {vote_2_reg[0]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_2_reg[2]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.020}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.066} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_2_reg[2]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.056} { 0.000} {0.019} {} { 0.055} {-0.010} {} {4} {(5.71,23.89) (5.34,23.55)} 
    NET {} {} {} {} {} {vote_2[2]} {} { 0.000} { 0.000} {0.019} {0.003} { 0.055} {-0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.065} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[5]} {CK}
  ENDPT {vote_3_reg[5]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_3_reg[4]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.021}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.067} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.001} {-0.066} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_3_reg[4]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.056} { 0.000} {0.021} {} { 0.056} {-0.010} {} {4} {(10.90,25.89) (10.54,26.23)} 
    NET {} {} {} {} {} {vote_3[4]} {} { 0.000} { 0.000} {0.021} {0.003} { 0.056} {-0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.065} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {next_state_reg[1]} {CK}
  ENDPT {next_state_reg[1]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {state_reg[0]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.021}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.066}
  END_SLK_CLC
  SLK 0.066
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.068} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.066} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {state_reg[0]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.057} { 0.000} {0.022} {} { 0.057} {-0.010} {} {4} {(20.30,13.63) (19.94,13.29)} 
    NET {} {} {} {} {} {state[0]} {} { 0.000} { 0.000} {0.022} {0.003} { 0.057} {-0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.066} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[5]} {CK}
  ENDPT {vote_1_reg[5]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_1_reg[7]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.021}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.058}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.069} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_1_reg[7]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.058} { 0.000} {0.024} {} { 0.058} {-0.010} {} {3} {(10.90,19.05) (10.54,19.39)} 
    NET {} {} {} {} {} {vote_1[7]} {} { 0.000} { 0.000} {0.024} {0.003} { 0.058} {-0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.068} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {state_reg[0]} {CK}
  ENDPT {state_reg[0]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_1_reg[0]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.021}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.058}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.069} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_1_reg[0]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.058} { 0.000} {0.023} {} { 0.058} {-0.010} {} {4} {(20.50,8.79) (20.14,9.13)} 
    NET {} {} {} {} {} {vote_1[0]} {} { 0.000} { 0.000} {0.023} {0.003} { 0.058} {-0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.068} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {state_reg[1]} {CK}
  ENDPT {state_reg[1]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_3_reg[0]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.021}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.058}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.069} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_3_reg[0]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.058} { 0.000} {0.024} {} { 0.058} {-0.010} {} {4} {(16.50,22.47) (16.14,22.81)} 
    NET {} {} {} {} {} {vote_3[0]} {} { 0.000} { 0.000} {0.024} {0.003} { 0.058} {-0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.068} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[7]} {CK}
  ENDPT {vote_1_reg[7]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_3_reg[6]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.021}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.058}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.069} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_3_reg[6]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.058} { 0.000} {0.024} {} { 0.058} {-0.010} {} {4} {(10.90,20.47) (10.54,20.13)} 
    NET {} {} {} {} {} {vote_3[6]} {} { 0.000} { 0.000} {0.024} {0.003} { 0.058} {-0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.068} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[4]} {CK}
  ENDPT {vote_3_reg[4]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_2_reg[0]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.021}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.011}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.058}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.070} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.001} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_2_reg[0]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.059} { 0.000} {0.025} {} { 0.058} {-0.011} {} {4} {(5.71,25.89) (5.34,26.23)} 
    NET {} {} {} {} {} {vote_2[0]} {} { 0.000} { 0.000} {0.025} {0.003} { 0.058} {-0.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.069} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[7]} {CK}
  ENDPT {vote_3_reg[7]} {SI} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {vote_1_reg[6]} {CK} {SDFFQX1} {R} {leading} {clk} {clk(D)(P)(bc)}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.022}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.010}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.059}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.001}
    {=} {Beginpoint Arrival Time} {-0.001}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.020} {-0.001} {-0.071} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.020} {-0.000} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {vote_1_reg[6]} {CK} {R} {Q} {F} {} {SDFFQX1} { 0.059} { 0.000} {0.025} {} { 0.059} {-0.010} {} {4} {(11.30,13.63) (10.94,13.29)} 
    NET {} {} {} {} {} {vote_1[6]} {} { 0.000} { 0.000} {0.025} {0.003} { 0.059} {-0.010} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.069} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[2]} {CK}
  ENDPT {vote_1_reg[2]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.065}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.072} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.071} {} {} {} 
    INST {g1093} {A} {R} {Y} {F} {} {INVX2} { 0.030} { 0.000} {0.046} {} { 0.032} {-0.041} {} {12} {(13.90,17.39) (14.33,17.25)} 
    NET {} {} {} {} {} {n_87} {} { 0.000} { 0.000} {0.046} {0.013} { 0.032} {-0.040} {} {} {} 
    INST {g1023__6417} {B0} {F} {Y} {R} {} {OAI211X1} { 0.022} { 0.000} {0.015} {} { 0.054} {-0.019} {} {1} {(16.90,8.46) (17.34,9.24)} 
    NET {} {} {} {} {} {n_24} {} { 0.000} { 0.000} {0.015} {0.000} { 0.054} {-0.019} {} {} {} 
    INST {g1020} {A} {R} {Y} {F} {} {INVXL} { 0.011} { 0.000} {0.008} {} { 0.065} {-0.007} {} {1} {(17.70,8.46) (17.90,8.27)} 
    NET {} {} {} {} {} {n_38} {} { 0.000} { 0.000} {0.008} {0.000} { 0.065} {-0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.072} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[6]} {CK}
  ENDPT {vote_1_reg[6]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.073} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.072} {} {} {} 
    INST {g1093} {A} {R} {Y} {F} {} {INVX2} { 0.030} { 0.000} {0.046} {} { 0.032} {-0.042} {} {12} {(13.90,17.39) (14.33,17.25)} 
    NET {} {} {} {} {} {n_87} {} { 0.000} { 0.000} {0.046} {0.013} { 0.032} {-0.042} {} {} {} 
    INST {g983__8428} {B0} {F} {Y} {R} {} {OAI211X1} { 0.022} { 0.000} {0.015} {} { 0.054} {-0.019} {} {1} {(11.70,11.88) (12.14,12.66)} 
    NET {} {} {} {} {} {n_92} {} { 0.000} { 0.000} {0.015} {0.000} { 0.054} {-0.019} {} {} {} 
    INST {g981} {A} {R} {Y} {F} {} {INVXL} { 0.012} { 0.000} {0.009} {} { 0.066} {-0.008} {} {1} {(13.50,11.88) (13.70,11.69)} 
    NET {} {} {} {} {} {n_94} {} { 0.000} { 0.000} {0.009} {0.001} { 0.066} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.073} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[6]} {CK}
  ENDPT {vote_2_reg[6]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.074} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.072} {} {} {} 
    INST {g1093} {A} {R} {Y} {F} {} {INVX2} { 0.030} { 0.000} {0.046} {} { 0.032} {-0.042} {} {12} {(13.90,17.39) (14.33,17.25)} 
    NET {} {} {} {} {} {n_87} {} { 0.001} { 0.000} {0.046} {0.013} { 0.032} {-0.041} {} {} {} 
    INST {g979__3680} {B0} {F} {Y} {R} {} {OAI211X1} { 0.022} { 0.000} {0.015} {} { 0.054} {-0.019} {} {1} {(5.50,10.54) (5.95,9.76)} 
    NET {} {} {} {} {} {n_88} {} { 0.000} { 0.000} {0.015} {0.000} { 0.054} {-0.019} {} {} {} 
    INST {g978} {A} {R} {Y} {F} {} {INVXL} { 0.012} { 0.000} {0.009} {} { 0.066} {-0.008} {} {1} {(7.10,10.54) (7.30,10.73)} 
    NET {} {} {} {} {} {n_96} {} { 0.000} { 0.000} {0.009} {0.001} { 0.066} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.074} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[2]} {CK}
  ENDPT {vote_3_reg[2]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.074} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.072} {} {} {} 
    INST {g1093} {A} {R} {Y} {F} {} {INVX2} { 0.030} { 0.000} {0.046} {} { 0.032} {-0.042} {} {12} {(13.90,17.39) (14.33,17.25)} 
    NET {} {} {} {} {} {n_87} {} { 0.001} { 0.000} {0.046} {0.013} { 0.032} {-0.042} {} {} {} 
    INST {g1024__5477} {B0} {F} {Y} {R} {} {OAI211X1} { 0.022} { 0.000} {0.016} {} { 0.054} {-0.020} {} {1} {(21.50,27.64) (21.95,26.86)} 
    NET {} {} {} {} {} {n_22} {} { 0.000} { 0.000} {0.016} {0.000} { 0.054} {-0.020} {} {} {} 
    INST {g1021} {A} {R} {Y} {F} {} {INVXL} { 0.012} { 0.000} {0.009} {} { 0.066} {-0.008} {} {1} {(23.10,27.64) (23.30,27.84)} 
    NET {} {} {} {} {} {n_37} {} { 0.000} { 0.000} {0.009} {0.000} { 0.066} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.074} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_1_reg[4]} {CK}
  ENDPT {vote_1_reg[4]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.066}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.074} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.073} {} {} {} 
    INST {g1093} {A} {R} {Y} {F} {} {INVX2} { 0.030} { 0.000} {0.046} {} { 0.032} {-0.042} {} {12} {(13.90,17.39) (14.33,17.25)} 
    NET {} {} {} {} {} {n_87} {} { 0.000} { 0.000} {0.046} {0.013} { 0.032} {-0.042} {} {} {} 
    INST {g1004__4733} {B0} {F} {Y} {R} {} {OAI211X1} { 0.022} { 0.000} {0.015} {} { 0.054} {-0.020} {} {1} {(12.10,7.12) (12.54,6.34)} 
    NET {} {} {} {} {} {n_69} {} { 0.000} { 0.000} {0.015} {0.000} { 0.054} {-0.020} {} {} {} 
    INST {g1001} {A} {R} {Y} {F} {} {INVXL} { 0.012} { 0.000} {0.010} {} { 0.066} {-0.008} {} {1} {(13.10,7.12) (13.30,7.32)} 
    NET {} {} {} {} {} {n_76} {} { 0.000} { 0.000} {0.010} {0.001} { 0.066} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.074} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[6]} {CK}
  ENDPT {vote_3_reg[6]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.067}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.074} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.073} {} {} {} 
    INST {g1093} {A} {R} {Y} {F} {} {INVX2} { 0.030} { 0.000} {0.046} {} { 0.032} {-0.043} {} {12} {(13.90,17.39) (14.33,17.25)} 
    NET {} {} {} {} {} {n_87} {} { 0.000} { 0.000} {0.046} {0.013} { 0.032} {-0.042} {} {} {} 
    INST {g982__1617} {B0} {F} {Y} {R} {} {OAI211X1} { 0.023} { 0.000} {0.016} {} { 0.055} {-0.019} {} {1} {(16.70,20.80) (17.14,20.02)} 
    NET {} {} {} {} {} {n_85} {} { 0.000} { 0.000} {0.016} {0.001} { 0.055} {-0.019} {} {} {} 
    INST {g980} {A} {R} {Y} {F} {} {INVXL} { 0.012} { 0.000} {0.009} {} { 0.067} {-0.008} {} {1} {(14.90,20.80) (15.10,21.00)} 
    NET {} {} {} {} {} {n_95} {} { 0.000} { 0.000} {0.009} {0.000} { 0.067} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.074} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_3_reg[4]} {CK}
  ENDPT {vote_3_reg[4]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.067}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.075} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.073} {} {} {} 
    INST {g1093} {A} {R} {Y} {F} {} {INVX2} { 0.030} { 0.000} {0.046} {} { 0.032} {-0.043} {} {12} {(13.90,17.39) (14.33,17.25)} 
    NET {} {} {} {} {} {n_87} {} { 0.001} { 0.000} {0.046} {0.013} { 0.032} {-0.043} {} {} {} 
    INST {g1003__7482} {B0} {F} {Y} {R} {} {OAI211X1} { 0.023} { 0.000} {0.018} {} { 0.055} {-0.020} {} {1} {(14.70,27.64) (15.14,26.86)} 
    NET {} {} {} {} {} {n_71} {} { 0.000} { 0.000} {0.018} {0.001} { 0.055} {-0.020} {} {} {} 
    INST {g1000} {A} {R} {Y} {F} {} {INVXL} { 0.012} { 0.000} {0.008} {} { 0.067} {-0.008} {} {1} {(13.30,27.64) (13.50,27.84)} 
    NET {} {} {} {} {} {n_75} {} { 0.000} { 0.000} {0.008} {0.000} { 0.067} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.075} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[2]} {CK}
  ENDPT {vote_2_reg[2]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.067}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.075} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.074} {} {} {} 
    INST {g1093} {A} {R} {Y} {F} {} {INVX2} { 0.030} { 0.000} {0.046} {} { 0.032} {-0.044} {} {12} {(13.90,17.39) (14.33,17.25)} 
    NET {} {} {} {} {} {n_87} {} { 0.001} { 0.000} {0.046} {0.013} { 0.032} {-0.043} {} {} {} 
    INST {g1025__2398} {B0} {F} {Y} {R} {} {OAI211X1} { 0.022} { 0.000} {0.016} {} { 0.054} {-0.021} {} {1} {(4.90,22.14) (5.34,22.92)} 
    NET {} {} {} {} {} {n_20} {} { 0.000} { 0.000} {0.016} {0.000} { 0.054} {-0.021} {} {} {} 
    INST {g1022} {A} {R} {Y} {F} {} {INVXL} { 0.013} { 0.000} {0.011} {} { 0.067} {-0.008} {} {1} {(6.10,22.14) (6.30,21.95)} 
    NET {} {} {} {} {} {n_35} {} { 0.000} { 0.000} {0.011} {0.001} { 0.067} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.075} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  bc
  CHECK_TYPE {Hold Check}
  REF {vote_2_reg[4]} {CK}
  ENDPT {vote_2_reg[4]} {D} {SDFFQX1} {F} {leading} {clk} {clk(C)(P)(bc)*}
  BEGINPT {} {reset} {} {R} {leading} {@} {@(D)(P)(bc)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {-0.019}
    {+} {Uncertainty} {0.010}
    {=} {Required Time} {-0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.067}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {reset} {R} {} {} {reset} {} {} {} {0.004} {0.013} { 0.000} {-0.076} {} {15} {(9.50,32.68) } 
    NET {} {} {} {} {} {reset} {} { 0.002} { 0.000} {0.005} {0.013} { 0.002} {-0.074} {} {} {} 
    INST {g1093} {A} {R} {Y} {F} {} {INVX2} { 0.030} { 0.000} {0.046} {} { 0.032} {-0.044} {} {12} {(13.90,17.39) (14.33,17.25)} 
    NET {} {} {} {} {} {n_87} {} { 0.001} { 0.000} {0.046} {0.013} { 0.032} {-0.043} {} {} {} 
    INST {g1002__5115} {B0} {F} {Y} {R} {} {OAI211X1} { 0.022} { 0.000} {0.015} {} { 0.054} {-0.021} {} {1} {(4.70,15.29) (5.15,16.08)} 
    NET {} {} {} {} {} {n_73} {} { 0.000} { 0.000} {0.015} {0.000} { 0.054} {-0.021} {} {} {} 
    INST {g999} {A} {R} {Y} {F} {} {INVXL} { 0.013} { 0.000} {0.011} {} { 0.067} {-0.008} {} {1} {(6.30,15.29) (6.50,15.11)} 
    NET {} {} {} {} {} {n_74} {} { 0.000} { 0.000} {0.011} {0.001} { 0.067} {-0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.004} {0.021} { 0.000} { 0.076} {} {28} {(7.30,32.68) } 
    NET {} {} {} {} {} {clk} {} { 0.001} { 0.000} {0.004} {0.021} { 0.001} { 0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84

