
*** Running vivado
    with args -log four_bit_adder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source four_bit_adder.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source four_bit_adder.tcl -notrace
Command: link_design -top four_bit_adder -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.059 ; gain = 0.000 ; free physical = 52561 ; free virtual = 57452
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.840 ; gain = 0.000 ; free physical = 52465 ; free virtual = 57355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.840 ; gain = 0.000 ; free physical = 52465 ; free virtual = 57355
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1898.465 ; gain = 87.777 ; free physical = 52445 ; free virtual = 57336

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ec31ce7a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2359.324 ; gain = 460.859 ; free physical = 52018 ; free virtual = 56908

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: ec31ce7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.129 ; gain = 0.000 ; free physical = 51718 ; free virtual = 56609

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: ec31ce7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.129 ; gain = 0.000 ; free physical = 51718 ; free virtual = 56609
Phase 1 Initialization | Checksum: ec31ce7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.129 ; gain = 0.000 ; free physical = 51718 ; free virtual = 56609

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.129 ; gain = 0.000 ; free physical = 51718 ; free virtual = 56609

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2665.129 ; gain = 0.000 ; free physical = 51718 ; free virtual = 56609
Phase 2 Timer Update And Timing Data Collection | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2665.129 ; gain = 0.000 ; free physical = 51718 ; free virtual = 56609

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2665.129 ; gain = 0.000 ; free physical = 51717 ; free virtual = 56607
Retarget | Checksum: ec31ce7a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2665.129 ; gain = 0.000 ; free physical = 51717 ; free virtual = 56607
Constant propagation | Checksum: ec31ce7a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2665.129 ; gain = 0.000 ; free physical = 51717 ; free virtual = 56607
Sweep | Checksum: ec31ce7a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2697.145 ; gain = 32.016 ; free physical = 51717 ; free virtual = 56607
BUFG optimization | Checksum: ec31ce7a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2697.145 ; gain = 32.016 ; free physical = 51717 ; free virtual = 56607
Shift Register Optimization | Checksum: ec31ce7a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2697.145 ; gain = 32.016 ; free physical = 51717 ; free virtual = 56607
Post Processing Netlist | Checksum: ec31ce7a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2697.145 ; gain = 32.016 ; free physical = 51717 ; free virtual = 56607

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.145 ; gain = 0.000 ; free physical = 51717 ; free virtual = 56607
Phase 9.2 Verifying Netlist Connectivity | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2697.145 ; gain = 32.016 ; free physical = 51717 ; free virtual = 56607
Phase 9 Finalization | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2697.145 ; gain = 32.016 ; free physical = 51717 ; free virtual = 56607
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ec31ce7a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2697.145 ; gain = 32.016 ; free physical = 51717 ; free virtual = 56607
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.145 ; gain = 0.000 ; free physical = 51717 ; free virtual = 56607

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ec31ce7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.145 ; gain = 0.000 ; free physical = 51717 ; free virtual = 56607

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ec31ce7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.145 ; gain = 0.000 ; free physical = 51717 ; free virtual = 56607

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.145 ; gain = 0.000 ; free physical = 51717 ; free virtual = 56607
Ending Netlist Obfuscation Task | Checksum: ec31ce7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.145 ; gain = 0.000 ; free physical = 51717 ; free virtual = 56607
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file four_bit_adder_drc_opted.rpt -pb four_bit_adder_drc_opted.pb -rpx four_bit_adder_drc_opted.rpx
Command: report_drc -file four_bit_adder_drc_opted.rpt -pb four_bit_adder_drc_opted.pb -rpx four_bit_adder_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/4bit_adder/4bit_adder.runs/impl_1/four_bit_adder_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.191 ; gain = 0.000 ; free physical = 51675 ; free virtual = 56565
INFO: [Common 17-1381] The checkpoint '/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/4bit_adder/4bit_adder.runs/impl_1/four_bit_adder_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51677 ; free virtual = 56567
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9e0bdb38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51677 ; free virtual = 56567
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51677 ; free virtual = 56567

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1124edb55

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51668 ; free virtual = 56558

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c6a7904a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51668 ; free virtual = 56558

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c6a7904a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51668 ; free virtual = 56558
Phase 1 Placer Initialization | Checksum: 1c6a7904a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51668 ; free virtual = 56558

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c6a7904a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51668 ; free virtual = 56558

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c6a7904a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51668 ; free virtual = 56558

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c6a7904a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51668 ; free virtual = 56558

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 200b4fc9d

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51657 ; free virtual = 56547
Phase 2 Global Placement | Checksum: 200b4fc9d

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51657 ; free virtual = 56547

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 200b4fc9d

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51667 ; free virtual = 56557

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d5db4d73

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51667 ; free virtual = 56557

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19ebbab32

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51667 ; free virtual = 56557

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19ebbab32

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51667 ; free virtual = 56557

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a2abfcc3

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a2abfcc3

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a2abfcc3

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535
Phase 3 Detail Placement | Checksum: 1a2abfcc3

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1a2abfcc3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a2abfcc3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a2abfcc3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535
Phase 4.3 Placer Reporting | Checksum: 1a2abfcc3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a2abfcc3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535
Ending Placer Task | Checksum: c7ce6751

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51645 ; free virtual = 56535
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file four_bit_adder_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51625 ; free virtual = 56516
INFO: [runtcl-4] Executing : report_utilization -file four_bit_adder_utilization_placed.rpt -pb four_bit_adder_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file four_bit_adder_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51605 ; free virtual = 56496
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51605 ; free virtual = 56496
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51605 ; free virtual = 56496
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51605 ; free virtual = 56496
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51621 ; free virtual = 56511
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51621 ; free virtual = 56511
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51621 ; free virtual = 56512
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51621 ; free virtual = 56512
INFO: [Common 17-1381] The checkpoint '/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/4bit_adder/4bit_adder.runs/impl_1/four_bit_adder_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51602 ; free virtual = 56492
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51602 ; free virtual = 56492
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51602 ; free virtual = 56492
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51602 ; free virtual = 56492
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51601 ; free virtual = 56492
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51601 ; free virtual = 56492
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51601 ; free virtual = 56492
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2849.219 ; gain = 0.000 ; free physical = 51601 ; free virtual = 56492
INFO: [Common 17-1381] The checkpoint '/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/4bit_adder/4bit_adder.runs/impl_1/four_bit_adder_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 29c28c19 ConstDB: 0 ShapeSum: 9e0bdb38 RouteDB: 0
Post Restoration Checksum: NetGraph: fb4891d7 | NumContArr: c9d20435 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 34a6c8b46

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2947.410 ; gain = 42.656 ; free physical = 51478 ; free virtual = 56369

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 34a6c8b46

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2979.410 ; gain = 74.656 ; free physical = 51440 ; free virtual = 56331

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 34a6c8b46

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2979.410 ; gain = 74.656 ; free physical = 51440 ; free virtual = 56331
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26ec2d3b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51408 ; free virtual = 56299

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 26ec2d3b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51408 ; free virtual = 56299

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1e2a0532a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51408 ; free virtual = 56299
Phase 3 Initial Routing | Checksum: 1e2a0532a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51408 ; free virtual = 56299

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 26c97e2bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51408 ; free virtual = 56299
Phase 4 Rip-up And Reroute | Checksum: 26c97e2bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51408 ; free virtual = 56299

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 26c97e2bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51408 ; free virtual = 56299

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 26c97e2bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51408 ; free virtual = 56299
Phase 6 Post Hold Fix | Checksum: 26c97e2bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51408 ; free virtual = 56299

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00289945 %
  Global Horizontal Routing Utilization  = 0.00287356 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 26c97e2bf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51408 ; free virtual = 56299

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26c97e2bf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51407 ; free virtual = 56298

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21d75e305

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51407 ; free virtual = 56298
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 164beda2d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51407 ; free virtual = 56298
Ending Routing Task | Checksum: 164beda2d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 105.242 ; free physical = 51407 ; free virtual = 56298

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3009.996 ; gain = 160.777 ; free physical = 51407 ; free virtual = 56298
INFO: [runtcl-4] Executing : report_drc -file four_bit_adder_drc_routed.rpt -pb four_bit_adder_drc_routed.pb -rpx four_bit_adder_drc_routed.rpx
Command: report_drc -file four_bit_adder_drc_routed.rpt -pb four_bit_adder_drc_routed.pb -rpx four_bit_adder_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/4bit_adder/4bit_adder.runs/impl_1/four_bit_adder_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file four_bit_adder_methodology_drc_routed.rpt -pb four_bit_adder_methodology_drc_routed.pb -rpx four_bit_adder_methodology_drc_routed.rpx
Command: report_methodology -file four_bit_adder_methodology_drc_routed.rpt -pb four_bit_adder_methodology_drc_routed.pb -rpx four_bit_adder_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/4bit_adder/4bit_adder.runs/impl_1/four_bit_adder_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file four_bit_adder_power_routed.rpt -pb four_bit_adder_power_summary_routed.pb -rpx four_bit_adder_power_routed.rpx
Command: report_power -file four_bit_adder_power_routed.rpt -pb four_bit_adder_power_summary_routed.pb -rpx four_bit_adder_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file four_bit_adder_route_status.rpt -pb four_bit_adder_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file four_bit_adder_timing_summary_routed.rpt -pb four_bit_adder_timing_summary_routed.pb -rpx four_bit_adder_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file four_bit_adder_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file four_bit_adder_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file four_bit_adder_bus_skew_routed.rpt -pb four_bit_adder_bus_skew_routed.pb -rpx four_bit_adder_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.941 ; gain = 0.000 ; free physical = 51360 ; free virtual = 56251
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.941 ; gain = 0.000 ; free physical = 51360 ; free virtual = 56251
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.941 ; gain = 0.000 ; free physical = 51360 ; free virtual = 56251
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3098.941 ; gain = 0.000 ; free physical = 51360 ; free virtual = 56251
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.941 ; gain = 0.000 ; free physical = 51360 ; free virtual = 56251
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.941 ; gain = 0.000 ; free physical = 51360 ; free virtual = 56252
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3098.941 ; gain = 0.000 ; free physical = 51360 ; free virtual = 56252
INFO: [Common 17-1381] The checkpoint '/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/4bit_adder/4bit_adder.runs/impl_1/four_bit_adder_routed.dcp' has been generated.
Command: write_bitstream -force four_bit_adder.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 14 out of 14 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: A[3:0], B[3:0], sum[3:0], cin, and cout.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 14 out of 14 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: A[3:0], B[3:0], sum[3:0], cin, and cout.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:10 . Memory (MB): peak = 3138.605 ; gain = 39.664 ; free physical = 51393 ; free virtual = 56285
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 21:32:35 2024...
