
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.953703                       # Number of seconds simulated
sim_ticks                                953703382500                       # Number of ticks simulated
final_tick                               953703382500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 333856                       # Simulator instruction rate (inst/s)
host_op_rate                                   430604                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              636798299                       # Simulator tick rate (ticks/s)
host_mem_usage                                 832324                       # Number of bytes of host memory used
host_seconds                                  1497.65                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     644895739                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           84544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          365696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             450240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        84544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84544                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7035                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              88648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             383448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                472096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         88648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            88648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             88648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            383448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               472096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7035                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7035                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 450240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  450240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  339478149500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7035                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.173312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.001577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.693781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1790     72.82%     72.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          243      9.89%     82.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           86      3.50%     86.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      2.73%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      1.34%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      0.94%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      0.77%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      0.90%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          175      7.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2458                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    167672500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               299578750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35175000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23834.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42584.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4577                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   48255600.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8260980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4390815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21741300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         446843280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            122682240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             14057760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1439426130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       704990880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     227645408340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           230407871985                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.592802                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         339187900000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     17141500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     189344000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 948405025250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1836044250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      99253000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3156574500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  9289140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4937295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                28488600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         449301840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            131875770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13888800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1726558500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       489916320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     227619556620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           230473812885                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.661943                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         339159067250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     15985000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     190336000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 948315878250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1275892000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     118898750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3786392500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                27605108                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27605108                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3642995                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             22745171                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20219077                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.763094                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct            0.236906                       # BTB Miss Percentage
system.cpu.branchPred.usedRAS                  762530                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              23681                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        22745171                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           19404933                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          3340238                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      1599333                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   219204624                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    35690229                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           114                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           136                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   695978064                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            95                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1907406765                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     644895739                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             625873239                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               27676254                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1531165                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     25302281                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    625873239                       # number of integer instructions
system.cpu.num_fp_insts                      27676254                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1467548664                       # number of times the integer registers were read
system.cpu.num_int_register_writes          569494360                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             21879879                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            23672685                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            187332014                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           260734384                       # number of times the CC registers were written
system.cpu.num_mem_refs                     254894308                       # number of memory refs
system.cpu.num_load_insts                   219204125                       # Number of load instructions
system.cpu.num_store_insts                   35690183                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1907406765                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          27605108                       # Number of branches fetched
system.cpu.predictedBranches                 20167463                       # Number of branches predicted as taken
system.cpu.BranchMispred                      3642995                       # Number of branch mispredictions
system.cpu.BranchMispredPercent             13.196815                       # Percent of branch mispredictions
system.cpu.op_class::No_OpClass               1502715      0.23%      0.23% # Class of executed instruction
system.cpu.op_class::IntAlu                 363720572     56.40%     56.63% # Class of executed instruction
system.cpu.op_class::IntMult                   618823      0.10%     56.73% # Class of executed instruction
system.cpu.op_class::IntDiv                   6323450      0.98%     57.71% # Class of executed instruction
system.cpu.op_class::FloatAdd                17835871      2.77%     60.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::MemRead                211961737     32.87%     93.34% # Class of executed instruction
system.cpu.op_class::MemWrite                33839629      5.25%     98.59% # Class of executed instruction
system.cpu.op_class::FloatMemRead             7242388      1.12%     99.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            1850554      0.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  644895739                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            195664                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.943467                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254697141                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            197712                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1288.222976                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.943467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1340                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         509987418                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        509987418                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    219139268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       219139268                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     35555738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35555738                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         2135                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2135                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     254695006                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254695006                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254697141                       # number of overall hits
system.cpu.dcache.overall_hits::total       254697141                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        59238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         59238                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       134491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       134491                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         3983                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3983                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data       193729                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         193729                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       197712                       # number of overall misses
system.cpu.dcache.overall_misses::total        197712                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    831591000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    831591000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2065265000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2065265000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2896856000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2896856000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2896856000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2896856000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    219198506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    219198506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     35690229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35690229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         6118                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6118                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    254888735                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    254888735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    254894853                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    254894853                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000270                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000270                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003768                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003768                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.651030                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.651030                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000760                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000760                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000776                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000776                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14038.134306                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14038.134306                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15356.157661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15356.157661                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14953.135566                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14953.135566                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14651.897710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14651.897710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15913                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               444                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.840090                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       192379                       # number of writebacks
system.cpu.dcache.writebacks::total            192379                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        59238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        59238                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       134491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       134491                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         3983                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3983                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       193729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       193729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       197712                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       197712                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    772353000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    772353000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1930774000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1930774000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    149463990                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    149463990                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2703127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2703127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2852590990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2852590990                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003768                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003768                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.651030                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.651030                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000760                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000760                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000776                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000776                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13038.134306                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13038.134306                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14356.157661                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14356.157661                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 37525.480793                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 37525.480793                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13953.135566                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13953.135566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14428.011400                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14428.011400                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               161                       # number of replacements
system.cpu.icache.tags.tagsinuse          1166.901624                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           695976734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1330                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          523290.777444                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1166.901624                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.569776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.569776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1169                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.570801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1391957458                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1391957458                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    695976734                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       695976734                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     695976734                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        695976734                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    695976734                       # number of overall hits
system.cpu.icache.overall_hits::total       695976734                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1330                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1330                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1330                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1330                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1330                       # number of overall misses
system.cpu.icache.overall_misses::total          1330                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    121662000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    121662000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    121662000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    121662000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    121662000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    121662000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    695978064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    695978064                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    695978064                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    695978064                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    695978064                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    695978064                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 91475.187970                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91475.187970                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 91475.187970                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91475.187970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 91475.187970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91475.187970                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          161                       # number of writebacks
system.cpu.icache.writebacks::total               161                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1330                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1330                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1330                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1330                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1330                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    120332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    120332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    120332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    120332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    120332000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    120332000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 90475.187970                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90475.187970                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 90475.187970                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90475.187970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 90475.187970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90475.187970                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                        47                       # number of replacements
system.l2.tags.tagsinuse                  6566.879138                       # Cycle average of tags in use
system.l2.tags.total_refs                      387820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7042                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     55.072423                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        6.373481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1285.453946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5275.051711                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.078458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.321964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.400810                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6995                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6995                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.426941                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1586506                       # Number of tag accesses
system.l2.tags.data_accesses                  1586506                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       192379                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           192379                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          161                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              161                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             130713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                130713                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          61285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61285                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                191998                       # number of demand (read+write) hits
system.l2.demand_hits::total                   192007                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    9                       # number of overall hits
system.l2.overall_hits::cpu.data               191998                       # number of overall hits
system.l2.overall_hits::total                  192007                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             3778                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3778                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1321                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1936                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1936                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1321                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                5714                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7035                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1321                       # number of overall misses
system.l2.overall_misses::cpu.data               5714                       # number of overall misses
system.l2.overall_misses::total                  7035                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    356211500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     356211500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    118240000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118240000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    183475000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    183475000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     118240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     539686500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        657926500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    118240000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    539686500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       657926500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       192379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       192379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          161                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          161                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         134491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            134491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        63221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         63221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1330                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            197712                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199042                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1330                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           197712                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199042                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.028091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.028091                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.993233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993233                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.030623                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.030623                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.993233                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.028901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035344                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.993233                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.028901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035344                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 94285.733192                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94285.733192                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 89507.948524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89507.948524                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 94770.144628                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94770.144628                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 89507.948524                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 94449.859993                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93521.890547                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 89507.948524                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 94449.859993                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93521.890547                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3778                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1321                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1321                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1936                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1936                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7035                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7035                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    318431500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    318431500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    105030000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105030000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    164115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    164115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    105030000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    482546500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    587576500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    105030000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    482546500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    587576500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.028091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.993233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.030623                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030623                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.993233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.028901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035344                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.993233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.028901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035344                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 84285.733192                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84285.733192                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 79507.948524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79507.948524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 84770.144628                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84770.144628                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 79507.948524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84449.859993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83521.890547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 79507.948524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84449.859993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83521.890547                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          7040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3257                       # Transaction distribution
system.membus.trans_dist::CleanEvict                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3778                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3778                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3257                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        14075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       450240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       450240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  450240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7035                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7708000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37394750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       394867                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       195825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             46                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 953703382500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             64551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       192379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          161                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           134491                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          134491                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1330                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        63221                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       591088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                593909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        95424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24965824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25061248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              47                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           199089                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000236                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015363                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 199042     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     47      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             199089                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          389973500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1995000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         296568000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
