#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Mar 29 15:41:43 2024
# Process ID: 24036
# Current directory: D:/Desktop/TurboStrike-FPGA-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent992 D:\Desktop\TurboStrike-FPGA-Project\TurboStrike.xpr
# Log file: D:/Desktop/TurboStrike-FPGA-Project/vivado.log
# Journal file: D:/Desktop/TurboStrike-FPGA-Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/TurboStrike-FPGA-Project/TurboStrike.xpr
update_compile_order -fileset sources_1
add_files -scan_for_includes {D:/Desktop/EE2026/Team_Project/Team_Project.srcs/sources_1/imports/uart/uart_rx.v D:/Desktop/EE2026/Team_Project/Team_Project.srcs/sources_1/imports/uart/uart_tx.v}
import_files {D:/Desktop/EE2026/Team_Project/Team_Project.srcs/sources_1/imports/uart/uart_rx.v D:/Desktop/EE2026/Team_Project/Team_Project.srcs/sources_1/imports/uart/uart_tx.v}
update_compile_order -fileset sources_1
file mkdir D:/Desktop/TurboStrike-FPGA-Project/TurboStrike.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Desktop/TurboStrike-FPGA-Project/TurboStrike.srcs/sim_1/new/test_uart.v w ]
add_files -fileset sim_1 D:/Desktop/TurboStrike-FPGA-Project/TurboStrike.srcs/sim_1/new/test_uart.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
