/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [24:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(in_data[190] | celloutsig_1_1z);
  assign celloutsig_1_1z = ~in_data[151];
  assign celloutsig_0_7z = in_data[66] | ~(celloutsig_0_1z);
  assign celloutsig_1_4z = celloutsig_1_2z[2] | ~(celloutsig_1_3z);
  assign celloutsig_1_11z = celloutsig_1_8z | celloutsig_1_10z[9];
  assign celloutsig_1_18z = celloutsig_1_5z | celloutsig_1_11z;
  assign celloutsig_1_3z = celloutsig_1_0z ^ celloutsig_1_2z[1];
  assign celloutsig_1_14z = { in_data[156:152], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z } / { 1'h1, celloutsig_1_10z[13:7] };
  assign celloutsig_0_1z = in_data[82:71] > in_data[44:33];
  assign celloutsig_1_8z = { in_data[130:127], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } && celloutsig_1_7z[7:1];
  assign celloutsig_1_10z = { celloutsig_1_9z[1:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z } % { 1'h1, celloutsig_1_9z[2:1], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } * { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } * { in_data[105:103], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_0z = ^ in_data[163:156];
  assign celloutsig_1_6z = ^ { in_data[113:109], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_2z = in_data[185:182] >>> in_data[150:147];
  assign celloutsig_1_19z = celloutsig_1_14z[7:1] ~^ { celloutsig_1_14z[4:1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_6z = in_data[63:61];
  assign { out_data[128], out_data[102:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
