$date
	Sat Oct 22 19:07:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#285096
b11101 !
1"
#285098
b11101 &
b11101 %
1$
#285099
0"
#285102
b1011000 &
b1011000 %
#285106
b101100 &
b101100 %
#285110
b10110 &
b10110 %
#285114
b1011 &
b1011 %
#285118
b100010 &
b100010 %
#285122
b10001 &
b10001 %
#285126
b110100 &
b110100 %
#285130
b11010 &
b11010 %
#285134
b1101 &
b1101 %
#285138
b101000 &
b101000 %
#285142
b10100 &
b10100 %
#285146
b1010 &
b1010 %
#285150
b101 &
b101 %
#285154
b10000 &
b10000 %
#285158
b1000 &
b1000 %
#285162
b100 &
b100 %
#285166
b10 &
b10 %
#285170
b1 &
b1 %
1#
#285174
b0 &
0#
b0 %
0$
#1310482
b1000 &
b1000 %
1$
b1000 !
1"
#1310483
0"
#1310486
b100 &
b100 %
#1310490
b10 &
b10 %
#1310494
b1 &
1#
b1 %
#1310498
b0 &
b0 %
0#
0$
#2279935
b10 !
1"
#2279938
b10 &
b10 %
1$
#2279939
0"
#2279942
b1 &
1#
b1 %
#2279946
b0 &
b0 %
0#
0$
#4500012
