
*** Running vivado
    with args -log fpga_eth.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga_eth.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_eth.tcl -notrace
Command: link_design -top fpga_eth -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1689.379 ; gain = 0.000 ; free physical = 20894 ; free virtual = 28724
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc]
Finished Parsing XDC File [/home/casager/dldfall2024/Lab4/SV_custom/ArtyA7custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.836 ; gain = 0.000 ; free physical = 20788 ; free virtual = 28617
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2004.617 ; gain = 84.809 ; free physical = 20761 ; free virtual = 28591

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 179f4796a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2505.469 ; gain = 500.852 ; free physical = 20351 ; free virtual = 28181

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 68bf25f9f6b00050.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.023 ; gain = 0.000 ; free physical = 20024 ; free virtual = 27856
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.023 ; gain = 0.000 ; free physical = 20009 ; free virtual = 27841
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2848.961 ; gain = 0.000 ; free physical = 20006 ; free virtual = 27838
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1e3c53859

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2848.961 ; gain = 36.688 ; free physical = 20006 ; free virtual = 27838
Phase 1.1 Core Generation And Design Setup | Checksum: 1e3c53859

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2848.961 ; gain = 36.688 ; free physical = 20006 ; free virtual = 27838

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e3c53859

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2848.961 ; gain = 36.688 ; free physical = 20006 ; free virtual = 27838
Phase 1 Initialization | Checksum: 1e3c53859

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2848.961 ; gain = 36.688 ; free physical = 20006 ; free virtual = 27838

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e3c53859

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2848.961 ; gain = 36.688 ; free physical = 20005 ; free virtual = 27838

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e3c53859

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2848.961 ; gain = 36.688 ; free physical = 20004 ; free virtual = 27836
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e3c53859

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2848.961 ; gain = 36.688 ; free physical = 20004 ; free virtual = 27836

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1dc37cd87

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2848.961 ; gain = 36.688 ; free physical = 20004 ; free virtual = 27836
Retarget | Checksum: 1dc37cd87
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 17bf97ac4

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2848.961 ; gain = 36.688 ; free physical = 20004 ; free virtual = 27836
Constant propagation | Checksum: 17bf97ac4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 107 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 205b44e18

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2848.961 ; gain = 36.688 ; free physical = 20003 ; free virtual = 27836
Sweep | Checksum: 205b44e18
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Sweep, 926 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 205b44e18

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2880.977 ; gain = 68.703 ; free physical = 20003 ; free virtual = 27836
BUFG optimization | Checksum: 205b44e18
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 205b44e18

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2880.977 ; gain = 68.703 ; free physical = 20003 ; free virtual = 27836
Shift Register Optimization | Checksum: 205b44e18
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 205b44e18

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2880.977 ; gain = 68.703 ; free physical = 20003 ; free virtual = 27836
Post Processing Netlist | Checksum: 205b44e18
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 86 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 21e37ffa7

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2880.977 ; gain = 68.703 ; free physical = 20003 ; free virtual = 27836

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.977 ; gain = 0.000 ; free physical = 20003 ; free virtual = 27836
Phase 9.2 Verifying Netlist Connectivity | Checksum: 21e37ffa7

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2880.977 ; gain = 68.703 ; free physical = 20003 ; free virtual = 27836
Phase 9 Finalization | Checksum: 21e37ffa7

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2880.977 ; gain = 68.703 ; free physical = 20003 ; free virtual = 27836
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              12  |                                             99  |
|  Constant propagation         |               0  |              16  |                                            107  |
|  Sweep                        |               0  |              47  |                                            926  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             86  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21e37ffa7

Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 2880.977 ; gain = 68.703 ; free physical = 20003 ; free virtual = 27836
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.977 ; gain = 0.000 ; free physical = 20003 ; free virtual = 27836

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 254656633

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19901 ; free virtual = 27734
Ending Power Optimization Task | Checksum: 254656633

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.820 ; gain = 259.844 ; free physical = 19901 ; free virtual = 27734

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 254656633

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19901 ; free virtual = 27734

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19901 ; free virtual = 27734
Ending Netlist Obfuscation Task | Checksum: 24a2b81c4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19901 ; free virtual = 27734
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:24 . Memory (MB): peak = 3140.820 ; gain = 1221.012 ; free physical = 19901 ; free virtual = 27734
INFO: [runtcl-4] Executing : report_drc -file fpga_eth_drc_opted.rpt -pb fpga_eth_drc_opted.pb -rpx fpga_eth_drc_opted.rpx
Command: report_drc -file fpga_eth_drc_opted.rpt -pb fpga_eth_drc_opted.pb -rpx fpga_eth_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19897 ; free virtual = 27730
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19897 ; free virtual = 27730
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19897 ; free virtual = 27730
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19893 ; free virtual = 27725
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19893 ; free virtual = 27725
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19892 ; free virtual = 27725
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19892 ; free virtual = 27725
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19881 ; free virtual = 27715
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b2b1f0ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19881 ; free virtual = 27715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19881 ; free virtual = 27715

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17668cfc5

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19873 ; free virtual = 27708

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 230093a00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19872 ; free virtual = 27706

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 230093a00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19872 ; free virtual = 27706
Phase 1 Placer Initialization | Checksum: 230093a00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19872 ; free virtual = 27706

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 25bfee6e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19818 ; free virtual = 27652

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 193feb942

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19863 ; free virtual = 27697

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 193feb942

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19863 ; free virtual = 27697

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18f57ca32

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19850 ; free virtual = 27685

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 168 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 72 nets or LUTs. Breaked 0 LUT, combined 72 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19850 ; free virtual = 27684

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             72  |                    72  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             72  |                    72  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11e43dd98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19849 ; free virtual = 27683
Phase 2.4 Global Placement Core | Checksum: 166b65221

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19849 ; free virtual = 27683
Phase 2 Global Placement | Checksum: 166b65221

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19849 ; free virtual = 27683

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 163b03a2e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19848 ; free virtual = 27683

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c16c7157

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19848 ; free virtual = 27683

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cdcfc194

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19848 ; free virtual = 27683

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 105f37d17

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19848 ; free virtual = 27683

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ba186db2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19848 ; free virtual = 27682

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c857f790

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19848 ; free virtual = 27682

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 774be4fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19848 ; free virtual = 27682
Phase 3 Detail Placement | Checksum: 774be4fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19848 ; free virtual = 27682

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 144efaf3f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.188 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 199430117

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 199430117

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692
Phase 4.1.1.1 BUFG Insertion | Checksum: 144efaf3f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.188. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d8070199

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692
Phase 4.1 Post Commit Optimization | Checksum: 1d8070199

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d8070199

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d8070199

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692
Phase 4.3 Placer Reporting | Checksum: 1d8070199

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 152c6f949

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692
Ending Placer Task | Checksum: 7c8967f1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19858 ; free virtual = 27692
87 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file fpga_eth_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19857 ; free virtual = 27692
INFO: [runtcl-4] Executing : report_utilization -file fpga_eth_utilization_placed.rpt -pb fpga_eth_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_eth_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19859 ; free virtual = 27693
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19860 ; free virtual = 27694
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19853 ; free virtual = 27691
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19853 ; free virtual = 27691
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19853 ; free virtual = 27691
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19853 ; free virtual = 27691
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19852 ; free virtual = 27691
Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19852 ; free virtual = 27691
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19849 ; free virtual = 27685
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19848 ; free virtual = 27684
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19833 ; free virtual = 27672
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19833 ; free virtual = 27672
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19833 ; free virtual = 27673
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19833 ; free virtual = 27673
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19832 ; free virtual = 27673
Write Physdb Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19832 ; free virtual = 27673
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 59eee5d6 ConstDB: 0 ShapeSum: 229a821b RouteDB: 0
Post Restoration Checksum: NetGraph: 9b248c01 | NumContArr: 2ab0f50a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24b277645

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19692 ; free virtual = 27530

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24b277645

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19692 ; free virtual = 27530

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24b277645

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3140.820 ; gain = 0.000 ; free physical = 19692 ; free virtual = 27530
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2074dba83

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3151.762 ; gain = 10.941 ; free physical = 19663 ; free virtual = 27502
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.350  | TNS=0.000  | WHS=-0.222 | THS=-171.361|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 16d9b1a1a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3151.762 ; gain = 10.941 ; free physical = 19648 ; free virtual = 27497
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.350  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1652420c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19648 ; free virtual = 27497

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3163
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3163
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1859c3430

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19641 ; free virtual = 27489

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1859c3430

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19641 ; free virtual = 27489

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 222dd4e6a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19639 ; free virtual = 27488
Phase 3 Initial Routing | Checksum: 222dd4e6a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19639 ; free virtual = 27488

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.065  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2373ede7d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19637 ; free virtual = 27485
Phase 4 Rip-up And Reroute | Checksum: 2373ede7d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19637 ; free virtual = 27485

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2373ede7d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19637 ; free virtual = 27485

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2373ede7d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19637 ; free virtual = 27485
Phase 5 Delay and Skew Optimization | Checksum: 2373ede7d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19637 ; free virtual = 27485

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dd233528

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19638 ; free virtual = 27487
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.123  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 247869997

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19638 ; free virtual = 27487
Phase 6 Post Hold Fix | Checksum: 247869997

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19638 ; free virtual = 27487

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.379989 %
  Global Horizontal Routing Utilization  = 0.377948 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 247869997

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19638 ; free virtual = 27487

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 247869997

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19638 ; free virtual = 27487

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28312267c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19640 ; free virtual = 27488

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.123  | TNS=0.000  | WHS=0.058  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 28312267c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19641 ; free virtual = 27490
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 16abda140

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19641 ; free virtual = 27489
Ending Routing Task | Checksum: 16abda140

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19641 ; free virtual = 27489

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3167.762 ; gain = 26.941 ; free physical = 19595 ; free virtual = 27443
INFO: [runtcl-4] Executing : report_drc -file fpga_eth_drc_routed.rpt -pb fpga_eth_drc_routed.pb -rpx fpga_eth_drc_routed.rpx
Command: report_drc -file fpga_eth_drc_routed.rpt -pb fpga_eth_drc_routed.pb -rpx fpga_eth_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_eth_methodology_drc_routed.rpt -pb fpga_eth_methodology_drc_routed.pb -rpx fpga_eth_methodology_drc_routed.rpx
Command: report_methodology -file fpga_eth_methodology_drc_routed.rpt -pb fpga_eth_methodology_drc_routed.pb -rpx fpga_eth_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_eth_power_routed.rpt -pb fpga_eth_power_summary_routed.pb -rpx fpga_eth_power_routed.rpx
Command: report_power -file fpga_eth_power_routed.rpt -pb fpga_eth_power_summary_routed.pb -rpx fpga_eth_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_eth_route_status.rpt -pb fpga_eth_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_eth_timing_summary_routed.rpt -pb fpga_eth_timing_summary_routed.pb -rpx fpga_eth_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_eth_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_eth_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_eth_bus_skew_routed.rpt -pb fpga_eth_bus_skew_routed.pb -rpx fpga_eth_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3255.805 ; gain = 0.000 ; free physical = 19577 ; free virtual = 27430
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3255.805 ; gain = 0.000 ; free physical = 19577 ; free virtual = 27434
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3255.805 ; gain = 0.000 ; free physical = 19577 ; free virtual = 27434
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3255.805 ; gain = 0.000 ; free physical = 19577 ; free virtual = 27434
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3255.805 ; gain = 0.000 ; free physical = 19576 ; free virtual = 27433
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3255.805 ; gain = 0.000 ; free physical = 19576 ; free virtual = 27433
Write Physdb Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3255.805 ; gain = 0.000 ; free physical = 19576 ; free virtual = 27433
INFO: [Common 17-1381] The checkpoint '/home/casager/dldfall2024/Lab4/Vivado/custom_test/custom_test.runs/impl_1/fpga_eth_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 14:06:07 2024...

*** Running vivado
    with args -log fpga_eth.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga_eth.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_eth.tcl -notrace
Command: open_checkpoint fpga_eth_routed.dcp
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1702.727 ; gain = 0.000 ; free physical = 20117 ; free virtual = 27966
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.383 ; gain = 0.000 ; free physical = 20032 ; free virtual = 27882
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2409.984 ; gain = 0.000 ; free physical = 19511 ; free virtual = 27360
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.984 ; gain = 0.000 ; free physical = 19511 ; free virtual = 27360
Read PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2409.984 ; gain = 0.000 ; free physical = 19509 ; free virtual = 27358
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.984 ; gain = 0.000 ; free physical = 19509 ; free virtual = 27358
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2409.984 ; gain = 0.000 ; free physical = 19508 ; free virtual = 27358
Read Physdb Files: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2409.984 ; gain = 0.000 ; free physical = 19508 ; free virtual = 27358
Restored from archive | CPU: 0.140000 secs | Memory: 4.940079 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2409.984 ; gain = 6.938 ; free physical = 19508 ; free virtual = 27358
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.984 ; gain = 0.000 ; free physical = 19508 ; free virtual = 27358
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 68 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2410.020 ; gain = 1106.160 ; free physical = 19508 ; free virtual = 27358
Command: write_bitstream -force fpga_eth.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fpga_eth.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2959.871 ; gain = 549.852 ; free physical = 19067 ; free virtual = 26917
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 14:07:00 2024...
