#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May 15 12:38:01 2018
# Process ID: 14056
# Current directory: C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5784 C:\Users\Sylvan\Desktop\FPGA Implementation of Polyphase Filtering\Vivado Code\polyphase_filtering\polyphase_filtering.xpr
# Log file: C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/vivado.log
# Journal file: C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering'
INFO: [Project 1-313] Project file moved from 'C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/polyphase_filtering' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 809.543 ; gain = 112.773
update_compile_order -fileset sources_1
close_project
open_project -read_only C:/Users/Sylvan/Downloads/pmod_da2_demo/Pmod_DA2_Demo/Pmod_DA2_Demo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jpeyron/Pmod_DA2_Demo' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Sylvan/Downloads/pmod_da2_demo/Desktop/PmodDA2 RefComp/SourceFiles/DA2RefComp.vhd', nor could it be found using path 'C:/Users/jpeyron/Desktop/PmodDA2 RefComp/SourceFiles/DA2RefComp.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Sylvan/Downloads/pmod_da2_demo/Desktop/Nexys4_Master.xdc', nor could it be found using path 'C:/Users/jpeyron/Desktop/Nexys4_Master.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-229] Project 'Pmod_DA2_Demo.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 850.227 ; gain = 16.305
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Sylvan/Downloads/pmod_da2_demo/Pmod_DA2_Demo/Pmod_DA2_Demo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jpeyron/Pmod_DA2_Demo' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Sylvan/Downloads/pmod_da2_demo/Desktop/PmodDA2 RefComp/SourceFiles/DA2RefComp.vhd', nor could it be found using path 'C:/Users/jpeyron/Desktop/PmodDA2 RefComp/SourceFiles/DA2RefComp.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Sylvan/Downloads/pmod_da2_demo/Desktop/Nexys4_Master.xdc', nor could it be found using path 'C:/Users/jpeyron/Desktop/Nexys4_Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Pmod_DA2_Demo.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 886.508 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/Sylvan/Downloads/pmod_da2_demo/Pmod_DA2_Demo/Pmod_DA2_Demo.srcs/sources_1/new/DA2RefComp.vhd w ]
add_files C:/Users/Sylvan/Downloads/pmod_da2_demo/Pmod_DA2_Demo/Pmod_DA2_Demo.srcs/sources_1/new/DA2RefComp.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/Sylvan/Downloads/pmod_da2_demo/Desktop
add_files -fileset constrs_1 -norecurse {{C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 15 15:34:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sylvan/Downloads/pmod_da2_demo/Pmod_DA2_Demo/Pmod_DA2_Demo.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Sylvan/Downloads/pmod_da2_demo/Desktop/Nexys4_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Sylvan/Downloads/pmod_da2_demo/Desktop/Nexys4_Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 15 15:36:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sylvan/Downloads/pmod_da2_demo/Pmod_DA2_Demo/Pmod_DA2_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue May 15 15:45:15 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sylvan/Downloads/pmod_da2_demo/Pmod_DA2_Demo/Pmod_DA2_Demo.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 15 15:48:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sylvan/Downloads/pmod_da2_demo/Pmod_DA2_Demo/Pmod_DA2_Demo.runs/synth_1/runme.log
close_project
open_project {C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering'
INFO: [Project 1-313] Project file moved from 'C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/polyphase_filtering' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 901.277 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/DA2RefComp.vhd} w ]
add_files {{C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/DA2RefComp.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/up_down_counter.v} w ]
add_files {{C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/up_down_counter.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/clock_divider.v} w ]
add_files {{C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/clock_divider.v}}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Tue May 15 16:04:53 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 15 20:15:14 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 15 20:15:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 15 20:22:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 15 20:32:49 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/DA2RefComp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DA2RefComp
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 907.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '35' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c65987f65a3749f182e307ecc33cfe68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_behav xil_defaultlib.Main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.clock_divider(max_count=300000)
Compiling module xil_defaultlib.clock_divider(max_count=1)
Compiling module xil_defaultlib.clock_divider(max_count=100)
Compiling module xil_defaultlib.up_down_counter
Compiling architecture da2 of entity xil_defaultlib.DA2RefComp [da2refcomp_default]
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sylvan/Desktop/FPGA -notrace
couldn't read file "C:/Users/Sylvan/Desktop/FPGA": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue May 15 20:37:57 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 907.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
