[Files List]
C:\Aldec\Active-HDL 9.3\vlib\std/src/standard.vhd=S
C:\Users\blueb\OneDrive\STUDY\DSF_HOME\LAB08/src/HDL_Source/Verilog/DATA_PATH.v=S
C:\Users\blueb\OneDrive\STUDY\DSF_HOME\LAB08/src/HDL_Source/Verilog/FSM.v=S
C:\Users\blueb\OneDrive\STUDY\DSF_HOME\LAB08/src/HDL_Source/Verilog/TOP_HP.v=S
C:\Users\blueb\OneDrive\STUDY\DSF_HOME\LAB08/src/TestBench/TOP_HP_TB.v=S
