

================================================================
== Vivado HLS Report for 'max_pool2'
================================================================
* Date:           Thu Apr 13 22:44:00 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  233|  233|  233|  233|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |  232|  232|        58|          -|          -|     4|    no    |
        | + Loop 1.1          |   56|   56|        14|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1      |   12|   12|         6|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |    4|    4|         2|          -|          -|     2|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %b_V)"   --->   Operation 7 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%feature_V_offset_rea = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %feature_V_offset)"   --->   Operation 8 'read' 'feature_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_V_cast = sext i9 %b_V_read to i14"   --->   Operation 9 'sext' 'b_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i9 %b_V_read to i13" [lib/pool.cpp:26]   --->   Operation 10 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.17ns)   --->   "br label %1" [lib/pool.cpp:13]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %2 ]"   --->   Operation 12 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_0, i32 3)" [lib/pool.cpp:13]   --->   Operation 13 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %3, label %.preheader73.preheader" [lib/pool.cpp:13]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_0, i32 1, i32 2)" [lib/pool.cpp:26]   --->   Operation 16 'partselect' 'trunc_ln26_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.17ns)   --->   "br label %.preheader73" [lib/pool.cpp:15]   --->   Operation 17 'br' <Predicate = (!tmp_8)> <Delay = 1.17>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [lib/pool.cpp:29]   --->   Operation 18 'ret' <Predicate = (tmp_8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ %c, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader73.preheader ]"   --->   Operation 19 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %c_0, i32 3)" [lib/pool.cpp:15]   --->   Operation 20 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 21 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %2, label %ap_fixed_base.1.exit.preheader" [lib/pool.cpp:15]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.17ns)   --->   "br label %ap_fixed_base.1.exit" [lib/pool.cpp:19]   --->   Operation 23 'br' <Predicate = (!tmp_9)> <Delay = 1.17>
ST_3 : Operation 24 [1/1] (1.40ns)   --->   "%r = add i4 %r_0, 2" [lib/pool.cpp:13]   --->   Operation 24 'add' 'r' <Predicate = (tmp_9)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %1" [lib/pool.cpp:13]   --->   Operation 25 'br' <Predicate = (tmp_9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.03>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ %pool_1, %ap_fixed_base.1.exit.loopexit ], [ 0, %ap_fixed_base.1.exit.preheader ]" [lib/pool.cpp:22]   --->   Operation 26 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%pr_0 = phi i2 [ %pr, %ap_fixed_base.1.exit.loopexit ], [ 0, %ap_fixed_base.1.exit.preheader ]"   --->   Operation 27 'phi' 'pr_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %pr_0 to i4" [lib/pool.cpp:19]   --->   Operation 28 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.70ns)   --->   "%icmp_ln19 = icmp eq i2 %pr_0, -2" [lib/pool.cpp:19]   --->   Operation 29 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 30 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.14ns)   --->   "%pr = add i2 %pr_0, 1" [lib/pool.cpp:19]   --->   Operation 31 'add' 'pr' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %.preheader.preheader" [lib/pool.cpp:19]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.40ns)   --->   "%add_ln22 = add i4 %r_0, %zext_ln19" [lib/pool.cpp:22]   --->   Operation 33 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln22, i3 0)" [lib/pool.cpp:22]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i7 %tmp_2 to i8" [lib/pool.cpp:20]   --->   Operation 35 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.17ns)   --->   "br label %.preheader" [lib/pool.cpp:20]   --->   Operation 36 'br' <Predicate = (!icmp_ln19)> <Delay = 1.17>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %c_0, i32 1, i32 2)" [lib/pool.cpp:26]   --->   Operation 37 'partselect' 'trunc_ln26_3' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i4.i2.i2(i4 %feature_V_offset_rea, i2 %trunc_ln26_1, i2 %trunc_ln26_3)" [lib/pool.cpp:26]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp to i64" [lib/pool.cpp:26]   --->   Operation 39 'zext' 'zext_ln203' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%pool_feature_V_addr = getelementptr [160 x i13]* %pool_feature_V, i64 0, i64 %zext_ln203" [lib/pool.cpp:26]   --->   Operation 40 'getelementptr' 'pool_feature_V_addr' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i14 %p_Val2_s to i13" [lib/pool.cpp:26]   --->   Operation 41 'trunc' 'trunc_ln703' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.63ns)   --->   "%add_ln703 = add i14 %p_Val2_s, %b_V_cast" [lib/pool.cpp:26]   --->   Operation 42 'add' 'add_ln703' <Predicate = (icmp_ln19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.63ns)   --->   "%add_ln1494 = add i13 %sext_ln703, %trunc_ln703" [lib/activ_fun.cpp:5->lib/pool.cpp:26]   --->   Operation 43 'add' 'add_ln1494' <Predicate = (icmp_ln19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.66ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %add_ln703, 0" [lib/activ_fun.cpp:5->lib/pool.cpp:26]   --->   Operation 44 'icmp' 'icmp_ln1494_1' <Predicate = (icmp_ln19)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.53ns)   --->   "%select_ln6 = select i1 %icmp_ln1494_1, i13 %add_ln1494, i13 0" [lib/activ_fun.cpp:6->lib/pool.cpp:26]   --->   Operation 45 'select' 'select_ln6' <Predicate = (icmp_ln19)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.20ns)   --->   "store i13 %select_ln6, i13* %pool_feature_V_addr, align 2" [lib/pool.cpp:26]   --->   Operation 46 'store' <Predicate = (icmp_ln19)> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_4 : Operation 47 [1/1] (1.40ns)   --->   "%c = add i4 2, %c_0" [lib/pool.cpp:15]   --->   Operation 47 'add' 'c' <Predicate = (icmp_ln19)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader73" [lib/pool.cpp:15]   --->   Operation 48 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.54>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%pool_1 = phi i14 [ %p_Val2_s, %.preheader.preheader ], [ %select_ln22, %._crit_edge ]"   --->   Operation 49 'phi' 'pool_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%pc_0 = phi i2 [ 0, %.preheader.preheader ], [ %pc, %._crit_edge ]"   --->   Operation 50 'phi' 'pc_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %pc_0 to i4" [lib/pool.cpp:20]   --->   Operation 51 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.70ns)   --->   "%icmp_ln20 = icmp eq i2 %pc_0, -2" [lib/pool.cpp:20]   --->   Operation 52 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 53 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.14ns)   --->   "%pc = add i2 %pc_0, 1" [lib/pool.cpp:20]   --->   Operation 54 'add' 'pc' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %ap_fixed_base.1.exit.loopexit, label %._crit_edge" [lib/pool.cpp:20]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.40ns)   --->   "%add_ln22_1 = add i4 %zext_ln20, %c_0" [lib/pool.cpp:22]   --->   Operation 56 'add' 'add_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i4 %add_ln22_1 to i8" [lib/pool.cpp:22]   --->   Operation 57 'zext' 'zext_ln1494' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.57ns)   --->   "%add_ln1494_1 = add i8 %zext_ln20_1, %zext_ln1494" [lib/pool.cpp:22]   --->   Operation 58 'add' 'add_ln1494_1' <Predicate = (!icmp_ln20)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i8 %add_ln1494_1 to i64" [lib/pool.cpp:22]   --->   Operation 59 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%feature_0_V_addr = getelementptr [64 x i14]* %feature_0_V, i64 0, i64 %zext_ln1494_1" [lib/pool.cpp:22]   --->   Operation 60 'getelementptr' 'feature_0_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%feature_1_V_addr = getelementptr [64 x i14]* %feature_1_V, i64 0, i64 %zext_ln1494_1" [lib/pool.cpp:22]   --->   Operation 61 'getelementptr' 'feature_1_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%feature_2_V_addr = getelementptr [64 x i14]* %feature_2_V, i64 0, i64 %zext_ln1494_1" [lib/pool.cpp:22]   --->   Operation 62 'getelementptr' 'feature_2_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%feature_3_V_addr = getelementptr [64 x i14]* %feature_3_V, i64 0, i64 %zext_ln1494_1" [lib/pool.cpp:22]   --->   Operation 63 'getelementptr' 'feature_3_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%feature_4_V_addr = getelementptr [64 x i14]* %feature_4_V, i64 0, i64 %zext_ln1494_1" [lib/pool.cpp:22]   --->   Operation 64 'getelementptr' 'feature_4_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%feature_5_V_addr = getelementptr [64 x i14]* %feature_5_V, i64 0, i64 %zext_ln1494_1" [lib/pool.cpp:22]   --->   Operation 65 'getelementptr' 'feature_5_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%feature_6_V_addr = getelementptr [64 x i14]* %feature_6_V, i64 0, i64 %zext_ln1494_1" [lib/pool.cpp:22]   --->   Operation 66 'getelementptr' 'feature_6_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%feature_7_V_addr = getelementptr [64 x i14]* %feature_7_V, i64 0, i64 %zext_ln1494_1" [lib/pool.cpp:22]   --->   Operation 67 'getelementptr' 'feature_7_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%feature_8_V_addr = getelementptr [64 x i14]* %feature_8_V, i64 0, i64 %zext_ln1494_1" [lib/pool.cpp:22]   --->   Operation 68 'getelementptr' 'feature_8_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%feature_9_V_addr = getelementptr [64 x i14]* %feature_9_V, i64 0, i64 %zext_ln1494_1" [lib/pool.cpp:22]   --->   Operation 69 'getelementptr' 'feature_9_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (1.56ns)   --->   "%feature_0_V_load = load i14* %feature_0_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 70 'load' 'feature_0_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_5 : Operation 71 [2/2] (1.56ns)   --->   "%feature_1_V_load = load i14* %feature_1_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 71 'load' 'feature_1_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_5 : Operation 72 [2/2] (1.56ns)   --->   "%feature_2_V_load = load i14* %feature_2_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 72 'load' 'feature_2_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_5 : Operation 73 [2/2] (1.56ns)   --->   "%feature_3_V_load = load i14* %feature_3_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 73 'load' 'feature_3_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_5 : Operation 74 [2/2] (1.56ns)   --->   "%feature_4_V_load = load i14* %feature_4_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 74 'load' 'feature_4_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_5 : Operation 75 [2/2] (1.56ns)   --->   "%feature_5_V_load = load i14* %feature_5_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 75 'load' 'feature_5_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_5 : Operation 76 [2/2] (1.56ns)   --->   "%feature_6_V_load = load i14* %feature_6_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 76 'load' 'feature_6_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_5 : Operation 77 [2/2] (1.56ns)   --->   "%feature_7_V_load = load i14* %feature_7_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 77 'load' 'feature_7_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_5 : Operation 78 [2/2] (1.56ns)   --->   "%feature_8_V_load = load i14* %feature_8_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 78 'load' 'feature_8_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_5 : Operation 79 [2/2] (1.56ns)   --->   "%feature_9_V_load = load i14* %feature_9_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 79 'load' 'feature_9_V_load' <Predicate = (!icmp_ln20)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.1.exit"   --->   Operation 80 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.37>
ST_6 : Operation 81 [1/2] (1.56ns)   --->   "%feature_0_V_load = load i14* %feature_0_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 81 'load' 'feature_0_V_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_6 : Operation 82 [1/2] (1.56ns)   --->   "%feature_1_V_load = load i14* %feature_1_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 82 'load' 'feature_1_V_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_6 : Operation 83 [1/2] (1.56ns)   --->   "%feature_2_V_load = load i14* %feature_2_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 83 'load' 'feature_2_V_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_6 : Operation 84 [1/2] (1.56ns)   --->   "%feature_3_V_load = load i14* %feature_3_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 84 'load' 'feature_3_V_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_6 : Operation 85 [1/2] (1.56ns)   --->   "%feature_4_V_load = load i14* %feature_4_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 85 'load' 'feature_4_V_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_6 : Operation 86 [1/2] (1.56ns)   --->   "%feature_5_V_load = load i14* %feature_5_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 86 'load' 'feature_5_V_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_6 : Operation 87 [1/2] (1.56ns)   --->   "%feature_6_V_load = load i14* %feature_6_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 87 'load' 'feature_6_V_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_6 : Operation 88 [1/2] (1.56ns)   --->   "%feature_7_V_load = load i14* %feature_7_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 88 'load' 'feature_7_V_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_6 : Operation 89 [1/2] (1.56ns)   --->   "%feature_8_V_load = load i14* %feature_8_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 89 'load' 'feature_8_V_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_6 : Operation 90 [1/2] (1.56ns)   --->   "%feature_9_V_load = load i14* %feature_9_V_addr, align 2" [lib/pool.cpp:22]   --->   Operation 90 'load' 'feature_9_V_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 160> <RAM>
ST_6 : Operation 91 [1/1] (1.59ns)   --->   "%pool_V = call i14 @_ssdm_op_Mux.ap_auto.10i14.i4(i14 %feature_0_V_load, i14 %feature_1_V_load, i14 %feature_2_V_load, i14 %feature_3_V_load, i14 %feature_4_V_load, i14 %feature_5_V_load, i14 %feature_6_V_load, i14 %feature_7_V_load, i14 %feature_8_V_load, i14 %feature_9_V_load, i4 %feature_V_offset_rea)" [lib/pool.cpp:22]   --->   Operation 91 'mux' 'pool_V' <Predicate = true> <Delay = 1.59> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.66ns)   --->   "%icmp_ln1494 = icmp sgt i14 %pool_V, %pool_1" [lib/pool.cpp:22]   --->   Operation 92 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.55ns)   --->   "%select_ln22 = select i1 %icmp_ln1494, i14 %pool_V, i14 %pool_1" [lib/pool.cpp:22]   --->   Operation 93 'select' 'select_ln22' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader" [lib/pool.cpp:20]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ feature_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool_feature_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_V_read             (read             ) [ 0000000]
feature_V_offset_rea (read             ) [ 0011111]
b_V_cast             (sext             ) [ 0011111]
sext_ln703           (sext             ) [ 0011111]
br_ln13              (br               ) [ 0111111]
r_0                  (phi              ) [ 0011111]
tmp_8                (bitselect        ) [ 0011111]
empty                (speclooptripcount) [ 0000000]
br_ln13              (br               ) [ 0000000]
trunc_ln26_1         (partselect       ) [ 0001111]
br_ln15              (br               ) [ 0011111]
ret_ln29             (ret              ) [ 0000000]
c_0                  (phi              ) [ 0001111]
tmp_9                (bitselect        ) [ 0011111]
empty_36             (speclooptripcount) [ 0000000]
br_ln15              (br               ) [ 0000000]
br_ln19              (br               ) [ 0011111]
r                    (add              ) [ 0111111]
br_ln13              (br               ) [ 0111111]
p_Val2_s             (phi              ) [ 0000111]
pr_0                 (phi              ) [ 0000100]
zext_ln19            (zext             ) [ 0000000]
icmp_ln19            (icmp             ) [ 0011111]
empty_37             (speclooptripcount) [ 0000000]
pr                   (add              ) [ 0011111]
br_ln19              (br               ) [ 0000000]
add_ln22             (add              ) [ 0000000]
tmp_2                (bitconcatenate   ) [ 0000000]
zext_ln20_1          (zext             ) [ 0000011]
br_ln20              (br               ) [ 0011111]
trunc_ln26_3         (partselect       ) [ 0000000]
tmp                  (bitconcatenate   ) [ 0000000]
zext_ln203           (zext             ) [ 0000000]
pool_feature_V_addr  (getelementptr    ) [ 0000000]
trunc_ln703          (trunc            ) [ 0000000]
add_ln703            (add              ) [ 0000000]
add_ln1494           (add              ) [ 0000000]
icmp_ln1494_1        (icmp             ) [ 0000000]
select_ln6           (select           ) [ 0000000]
store_ln26           (store            ) [ 0000000]
c                    (add              ) [ 0011111]
br_ln15              (br               ) [ 0011111]
pool_1               (phi              ) [ 0011111]
pc_0                 (phi              ) [ 0000010]
zext_ln20            (zext             ) [ 0000000]
icmp_ln20            (icmp             ) [ 0011111]
empty_38             (speclooptripcount) [ 0000000]
pc                   (add              ) [ 0011111]
br_ln20              (br               ) [ 0000000]
add_ln22_1           (add              ) [ 0000000]
zext_ln1494          (zext             ) [ 0000000]
add_ln1494_1         (add              ) [ 0000000]
zext_ln1494_1        (zext             ) [ 0000000]
feature_0_V_addr     (getelementptr    ) [ 0000001]
feature_1_V_addr     (getelementptr    ) [ 0000001]
feature_2_V_addr     (getelementptr    ) [ 0000001]
feature_3_V_addr     (getelementptr    ) [ 0000001]
feature_4_V_addr     (getelementptr    ) [ 0000001]
feature_5_V_addr     (getelementptr    ) [ 0000001]
feature_6_V_addr     (getelementptr    ) [ 0000001]
feature_7_V_addr     (getelementptr    ) [ 0000001]
feature_8_V_addr     (getelementptr    ) [ 0000001]
feature_9_V_addr     (getelementptr    ) [ 0000001]
br_ln0               (br               ) [ 0011111]
feature_0_V_load     (load             ) [ 0000000]
feature_1_V_load     (load             ) [ 0000000]
feature_2_V_load     (load             ) [ 0000000]
feature_3_V_load     (load             ) [ 0000000]
feature_4_V_load     (load             ) [ 0000000]
feature_5_V_load     (load             ) [ 0000000]
feature_6_V_load     (load             ) [ 0000000]
feature_7_V_load     (load             ) [ 0000000]
feature_8_V_load     (load             ) [ 0000000]
feature_9_V_load     (load             ) [ 0000000]
pool_V               (mux              ) [ 0000000]
icmp_ln1494          (icmp             ) [ 0000000]
select_ln22          (select           ) [ 0011111]
br_ln20              (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="feature_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="feature_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="feature_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="feature_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="feature_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="feature_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="feature_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="feature_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="feature_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_8_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="feature_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_9_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="feature_V_offset">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_V_offset"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pool_feature_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_feature_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i14.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="b_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="9" slack="0"/>
<pin id="73" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="feature_V_offset_rea_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_V_offset_rea/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pool_feature_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="13" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_feature_V_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln26_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="13" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="feature_0_V_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="14" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_0_V_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="feature_1_V_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_1_V_addr/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="feature_2_V_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_2_V_addr/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="feature_3_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_3_V_addr/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="feature_4_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="14" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_4_V_addr/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="feature_5_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_5_V_addr/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="feature_6_V_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_6_V_addr/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="feature_7_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_7_V_addr/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="feature_8_V_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_8_V_addr/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="feature_9_V_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_9_V_addr/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_0_V_load/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_1_V_load/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_2_V_load/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_3_V_load/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_4_V_load/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_5_V_load/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_6_V_load/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_7_V_load/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_8_V_load/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_9_V_load/5 "/>
</bind>
</comp>

<comp id="225" class="1005" name="r_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="r_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="4" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="c_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="c_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_Val2_s_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="14" slack="1"/>
<pin id="251" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_Val2_s_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="14" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="261" class="1005" name="pr_0_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pr_0 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="pr_0_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pr_0/4 "/>
</bind>
</comp>

<comp id="272" class="1005" name="pool_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="1"/>
<pin id="274" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="pool_1 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="pool_1_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="14" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pool_1/5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="pc_0_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pc_0 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="pc_0_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="2" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pc_0/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="b_V_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_V_cast/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln703_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln26_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="0" index="3" bw="3" slack="0"/>
<pin id="316" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_9_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="0" index="2" bw="3" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="r_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="1"/>
<pin id="331" dir="0" index="1" bw="3" slack="0"/>
<pin id="332" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln19_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln19_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="pr_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pr/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln22_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="2"/>
<pin id="353" dir="0" index="1" bw="2" slack="0"/>
<pin id="354" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln20_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln26_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="1"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="0" index="3" bw="3" slack="0"/>
<pin id="374" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_3/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="4" slack="3"/>
<pin id="382" dir="0" index="2" bw="2" slack="2"/>
<pin id="383" dir="0" index="3" bw="2" slack="0"/>
<pin id="384" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln203_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln703_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="14" slack="0"/>
<pin id="394" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln703_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="0"/>
<pin id="398" dir="0" index="1" bw="9" slack="3"/>
<pin id="399" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln1494_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="3"/>
<pin id="403" dir="0" index="1" bw="13" slack="0"/>
<pin id="404" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln1494_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="14" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="13" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="c_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="4" slack="1"/>
<pin id="424" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln20_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln20_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="2" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="pc_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pc/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln22_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="2"/>
<pin id="446" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln1494_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln1494_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="1"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_1/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln1494_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="pool_V_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="0"/>
<pin id="474" dir="0" index="1" bw="14" slack="0"/>
<pin id="475" dir="0" index="2" bw="14" slack="0"/>
<pin id="476" dir="0" index="3" bw="14" slack="0"/>
<pin id="477" dir="0" index="4" bw="14" slack="0"/>
<pin id="478" dir="0" index="5" bw="14" slack="0"/>
<pin id="479" dir="0" index="6" bw="14" slack="0"/>
<pin id="480" dir="0" index="7" bw="14" slack="0"/>
<pin id="481" dir="0" index="8" bw="14" slack="0"/>
<pin id="482" dir="0" index="9" bw="14" slack="0"/>
<pin id="483" dir="0" index="10" bw="14" slack="0"/>
<pin id="484" dir="0" index="11" bw="4" slack="5"/>
<pin id="485" dir="1" index="12" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="pool_V/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln1494_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="14" slack="0"/>
<pin id="499" dir="0" index="1" bw="14" slack="1"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln22_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="14" slack="0"/>
<pin id="506" dir="0" index="2" bw="14" slack="1"/>
<pin id="507" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/6 "/>
</bind>
</comp>

<comp id="511" class="1005" name="feature_V_offset_rea_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="3"/>
<pin id="513" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="feature_V_offset_rea "/>
</bind>
</comp>

<comp id="517" class="1005" name="b_V_cast_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="3"/>
<pin id="519" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="b_V_cast "/>
</bind>
</comp>

<comp id="522" class="1005" name="sext_ln703_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="13" slack="3"/>
<pin id="524" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln703 "/>
</bind>
</comp>

<comp id="530" class="1005" name="trunc_ln26_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="2"/>
<pin id="532" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln26_1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="r_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="1"/>
<pin id="540" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="546" class="1005" name="pr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="0"/>
<pin id="548" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="pr "/>
</bind>
</comp>

<comp id="551" class="1005" name="zext_ln20_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="1"/>
<pin id="553" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="c_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="564" class="1005" name="pc_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="pc "/>
</bind>
</comp>

<comp id="569" class="1005" name="feature_0_V_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="1"/>
<pin id="571" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_0_V_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="feature_1_V_addr_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="1"/>
<pin id="576" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_1_V_addr "/>
</bind>
</comp>

<comp id="579" class="1005" name="feature_2_V_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="1"/>
<pin id="581" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_2_V_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="feature_3_V_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="1"/>
<pin id="586" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_3_V_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="feature_4_V_addr_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="1"/>
<pin id="591" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_4_V_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="feature_5_V_addr_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="1"/>
<pin id="596" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_5_V_addr "/>
</bind>
</comp>

<comp id="599" class="1005" name="feature_6_V_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="1"/>
<pin id="601" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_6_V_addr "/>
</bind>
</comp>

<comp id="604" class="1005" name="feature_7_V_addr_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="1"/>
<pin id="606" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_7_V_addr "/>
</bind>
</comp>

<comp id="609" class="1005" name="feature_8_V_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="1"/>
<pin id="611" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_8_V_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="feature_9_V_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="1"/>
<pin id="616" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="feature_9_V_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="select_ln22_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="1"/>
<pin id="621" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="64" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="64" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="64" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="64" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="64" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="64" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="64" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="64" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="64" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="95" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="102" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="109" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="116" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="123" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="130" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="137" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="144" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="151" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="158" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="260"><net_src comp="253" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="264"><net_src comp="50" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="282"><net_src comp="249" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="70" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="70" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="229" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="229" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="241" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="225" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="265" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="265" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="265" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="225" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="335" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="58" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="40" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="237" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="385"><net_src comp="62" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="369" pin="4"/><net_sink comp="379" pin=3"/></net>

<net id="390"><net_src comp="379" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="395"><net_src comp="253" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="253" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="392" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="396" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="401" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="237" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="288" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="288" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="52" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="288" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="427" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="237" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="453" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="467"><net_src comp="458" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="469"><net_src comp="458" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="470"><net_src comp="458" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="471"><net_src comp="458" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="486"><net_src comp="68" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="487"><net_src comp="165" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="488"><net_src comp="171" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="489"><net_src comp="177" pin="3"/><net_sink comp="472" pin=3"/></net>

<net id="490"><net_src comp="183" pin="3"/><net_sink comp="472" pin=4"/></net>

<net id="491"><net_src comp="189" pin="3"/><net_sink comp="472" pin=5"/></net>

<net id="492"><net_src comp="195" pin="3"/><net_sink comp="472" pin=6"/></net>

<net id="493"><net_src comp="201" pin="3"/><net_sink comp="472" pin=7"/></net>

<net id="494"><net_src comp="207" pin="3"/><net_sink comp="472" pin=8"/></net>

<net id="495"><net_src comp="213" pin="3"/><net_sink comp="472" pin=9"/></net>

<net id="496"><net_src comp="219" pin="3"/><net_sink comp="472" pin=10"/></net>

<net id="501"><net_src comp="472" pin="12"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="272" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="472" pin="12"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="272" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="76" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="472" pin=11"/></net>

<net id="520"><net_src comp="295" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="525"><net_src comp="299" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="533"><net_src comp="311" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="541"><net_src comp="329" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="549"><net_src comp="345" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="554"><net_src comp="365" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="559"><net_src comp="421" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="567"><net_src comp="437" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="572"><net_src comp="95" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="577"><net_src comp="102" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="582"><net_src comp="109" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="587"><net_src comp="116" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="592"><net_src comp="123" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="597"><net_src comp="130" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="602"><net_src comp="137" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="607"><net_src comp="144" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="612"><net_src comp="151" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="617"><net_src comp="158" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="622"><net_src comp="503" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="276" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_feature_V | {4 }
 - Input state : 
	Port: max_pool2 : feature_0_V | {5 6 }
	Port: max_pool2 : feature_1_V | {5 6 }
	Port: max_pool2 : feature_2_V | {5 6 }
	Port: max_pool2 : feature_3_V | {5 6 }
	Port: max_pool2 : feature_4_V | {5 6 }
	Port: max_pool2 : feature_5_V | {5 6 }
	Port: max_pool2 : feature_6_V | {5 6 }
	Port: max_pool2 : feature_7_V | {5 6 }
	Port: max_pool2 : feature_8_V | {5 6 }
	Port: max_pool2 : feature_9_V | {5 6 }
	Port: max_pool2 : feature_V_offset | {1 }
	Port: max_pool2 : b_V | {1 }
  - Chain level:
	State 1
	State 2
		tmp_8 : 1
		br_ln13 : 2
		trunc_ln26_1 : 1
	State 3
		tmp_9 : 1
		br_ln15 : 2
	State 4
		zext_ln19 : 1
		icmp_ln19 : 1
		pr : 1
		br_ln19 : 2
		add_ln22 : 2
		tmp_2 : 3
		zext_ln20_1 : 4
		tmp : 1
		zext_ln203 : 2
		pool_feature_V_addr : 3
		trunc_ln703 : 1
		add_ln703 : 1
		add_ln1494 : 2
		icmp_ln1494_1 : 2
		select_ln6 : 3
		store_ln26 : 4
	State 5
		zext_ln20 : 1
		icmp_ln20 : 1
		pc : 1
		br_ln20 : 2
		add_ln22_1 : 2
		zext_ln1494 : 3
		add_ln1494_1 : 4
		zext_ln1494_1 : 5
		feature_0_V_addr : 6
		feature_1_V_addr : 6
		feature_2_V_addr : 6
		feature_3_V_addr : 6
		feature_4_V_addr : 6
		feature_5_V_addr : 6
		feature_6_V_addr : 6
		feature_7_V_addr : 6
		feature_8_V_addr : 6
		feature_9_V_addr : 6
		feature_0_V_load : 7
		feature_1_V_load : 7
		feature_2_V_load : 7
		feature_3_V_load : 7
		feature_4_V_load : 7
		feature_5_V_load : 7
		feature_6_V_load : 7
		feature_7_V_load : 7
		feature_8_V_load : 7
		feature_9_V_load : 7
	State 6
		pool_V : 1
		icmp_ln1494 : 2
		select_ln22 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |             r_fu_329            |    0    |    13   |
|          |            pr_fu_345            |    0    |    10   |
|          |         add_ln22_fu_351         |    0    |    13   |
|          |         add_ln703_fu_396        |    0    |    21   |
|    add   |        add_ln1494_fu_401        |    0    |    20   |
|          |             c_fu_421            |    0    |    13   |
|          |            pc_fu_437            |    0    |    10   |
|          |        add_ln22_1_fu_443        |    0    |    13   |
|          |       add_ln1494_1_fu_453       |    0    |    15   |
|----------|---------------------------------|---------|---------|
|    mux   |          pool_V_fu_472          |    0    |    47   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln19_fu_339        |    0    |    8    |
|   icmp   |       icmp_ln1494_1_fu_406      |    0    |    13   |
|          |         icmp_ln20_fu_431        |    0    |    8    |
|          |        icmp_ln1494_fu_497       |    0    |    13   |
|----------|---------------------------------|---------|---------|
|  select  |        select_ln6_fu_412        |    0    |    13   |
|          |        select_ln22_fu_503       |    0    |    14   |
|----------|---------------------------------|---------|---------|
|   read   |       b_V_read_read_fu_70       |    0    |    0    |
|          | feature_V_offset_rea_read_fu_76 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |         b_V_cast_fu_295         |    0    |    0    |
|          |        sext_ln703_fu_299        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|           tmp_8_fu_303          |    0    |    0    |
|          |           tmp_9_fu_321          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|       trunc_ln26_1_fu_311       |    0    |    0    |
|          |       trunc_ln26_3_fu_369       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         zext_ln19_fu_335        |    0    |    0    |
|          |        zext_ln20_1_fu_365       |    0    |    0    |
|   zext   |        zext_ln203_fu_387        |    0    |    0    |
|          |         zext_ln20_fu_427        |    0    |    0    |
|          |        zext_ln1494_fu_449       |    0    |    0    |
|          |       zext_ln1494_1_fu_458      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|           tmp_2_fu_357          |    0    |    0    |
|          |            tmp_fu_379           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln703_fu_392       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   244   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      b_V_cast_reg_517      |   14   |
|         c_0_reg_237        |    4   |
|          c_reg_556         |    4   |
|  feature_0_V_addr_reg_569  |    6   |
|  feature_1_V_addr_reg_574  |    6   |
|  feature_2_V_addr_reg_579  |    6   |
|  feature_3_V_addr_reg_584  |    6   |
|  feature_4_V_addr_reg_589  |    6   |
|  feature_5_V_addr_reg_594  |    6   |
|  feature_6_V_addr_reg_599  |    6   |
|  feature_7_V_addr_reg_604  |    6   |
|  feature_8_V_addr_reg_609  |    6   |
|  feature_9_V_addr_reg_614  |    6   |
|feature_V_offset_rea_reg_511|    4   |
|      p_Val2_s_reg_249      |   14   |
|        pc_0_reg_284        |    2   |
|         pc_reg_564         |    2   |
|       pool_1_reg_272       |   14   |
|        pr_0_reg_261        |    2   |
|         pr_reg_546         |    2   |
|         r_0_reg_225        |    4   |
|          r_reg_538         |    4   |
|     select_ln22_reg_619    |   14   |
|     sext_ln703_reg_522     |   13   |
|    trunc_ln26_1_reg_530    |    2   |
|     zext_ln20_1_reg_551    |    8   |
+----------------------------+--------+
|            Total           |   167  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_165 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_171 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_207 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_213 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   6  |   12   ||    9    |
|    r_0_reg_225    |  p0  |   2  |   4  |    8   ||    9    |
|    c_0_reg_237    |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_249 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  15.275 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   244  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   15   |    -   |   117  |
|  Register |    -   |   167  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   167  |   361  |
+-----------+--------+--------+--------+
