<?xml version='1.0'?>
<island simulinkPath='' topLevelEntity='busSlaveFabric_dsp_vad_VAD_2uuidx4a06e636r6g6u0qu5xajz'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='h_areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='clk' reset='h_areset' width='32' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='clk' reset='h_areset' width='3' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='clk' reset='h_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='clk' reset='h_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='clk' reset='h_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='clk' reset='h_areset' width='32' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='out_AMMregisterWireData_dsp_vad_VAD_sys_mm_in_fft_out_pop_x' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_dsp_vad_VAD_sys_mm_in_fft_out_pop_x' stm='' highLevelName='out_AMMregisterWireData_dsp_vad_VAD_sys_mm_in_fft_out_pop_x' highLevelIndex='0' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_dsp_vad_VAD_sys_mm_in_sample_data_x' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_dsp_vad_VAD_sys_mm_in_sample_data_x' stm='' highLevelName='out_AMMregisterWireData_dsp_vad_VAD_sys_mm_in_sample_data_x' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_AMMregisterWireData_dsp_vad_VAD_sys_mm_in_sample_in_valid_x' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_AMMregisterWireData_dsp_vad_VAD_sys_mm_in_sample_in_valid_x' stm='' highLevelName='out_AMMregisterWireData_dsp_vad_VAD_sys_mm_in_sample_in_valid_x' highLevelIndex='2' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
