I 000045 55 1335          1618939753095 hal3
(_unit VHDL(hal3 0 15(hal3 0 23))
	(_version ve8)
	(_time 1618939753096 2021.04.20 10:29:13)
	(_source(\../src/hal3.vhd\))
	(_parameters tan)
	(_code 92c59e9d91c5958193c18ac8c294c19191949a9493)
	(_ent
		(_time 1618939753093)
	)
	(_object
		(_port(_int clk -1 0 16(_ent(_in)(_event))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 18(_array -1((_dto i 2 i 0)))))
		(_port(_int cmd 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 1 0 19(_ent(_in))))
		(_port(_int data_out 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((data_out)(data)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(131586)
		(197122)
		(50529027 50529027)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
	)
	(_model . hal3 2 -1)
)
I 000056 55 1958          1618940112446 TB_ARCHITECTURE
(_unit VHDL(hal3_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1618940112447 2021.04.20 10:35:12)
	(_source(\../src/TestBench/hal3_TB.vhd\))
	(_parameters tan)
	(_code 42464a404115455145400419174440444a44434411)
	(_ent
		(_time 1618940112444)
	)
	(_comp
		(hal3
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int cmd 0 0 15(_ent (_in))))
				(_port(_int data_in 1 0 16(_ent (_in))))
				(_port(_int data_out 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp hal3)
		(_port
			((clk)(clk))
			((reset)(reset))
			((cmd)(cmd))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . hal3)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int cmd 2 0 23(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_in 3 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 3 0 26(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197379)
		(50463490 50463490)
		(131843)
		(197123)
		(131587)
		(197378)
		(131842)
		(197122)
		(131586)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_hal3
(_configuration VHDL (testbench_for_hal3 0 74 (hal3_tb))
	(_version ve8)
	(_time 1618940112450 2021.04.20 10:35:12)
	(_source(\../src/TestBench/hal3_TB.vhd\))
	(_parameters tan)
	(_code 4247464045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal3 hal3
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1335          1618940114546 hal3
(_unit VHDL(hal3 0 15(hal3 0 23))
	(_version ve8)
	(_time 1618940114547 2021.04.20 10:35:14)
	(_source(\../src/hal3.vhd\))
	(_parameters tan)
	(_code 7f7b7f7e2828786c7e2c67252f792c7c7c7977797e)
	(_ent
		(_time 1618939753092)
	)
	(_object
		(_port(_int clk -1 0 16(_ent(_in)(_event))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 18(_array -1((_dto i 2 i 0)))))
		(_port(_int cmd 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 1 0 19(_ent(_in))))
		(_port(_int data_out 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((data_out)(data)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(131586)
		(197122)
		(50529027 50529027)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
	)
	(_model . hal3 2 -1)
)
I 000056 55 1958          1618940114772 TB_ARCHITECTURE
(_unit VHDL(hal3_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1618940114773 2021.04.20 10:35:14)
	(_source(\../src/TestBench/hal3_TB.vhd\))
	(_parameters tan)
	(_code 5a5e5b590a0d5d495d581c010f5c585c525c5b5c09)
	(_ent
		(_time 1618940112443)
	)
	(_comp
		(hal3
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int cmd 0 0 15(_ent (_in))))
				(_port(_int data_in 1 0 16(_ent (_in))))
				(_port(_int data_out 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp hal3)
		(_port
			((clk)(clk))
			((reset)(reset))
			((cmd)(cmd))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . hal3)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int cmd 2 0 23(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_in 3 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 3 0 26(_arch(_uni))))
		(_cnst(_int clk_period -2 0 28(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(197379)
		(50463490 50463490)
		(131843)
		(197123)
		(131587)
		(197378)
		(131842)
		(197122)
		(131586)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 406 0 testbench_for_hal3
(_configuration VHDL (testbench_for_hal3 0 74 (hal3_tb))
	(_version ve8)
	(_time 1618940114776 2021.04.20 10:35:14)
	(_source(\../src/TestBench/hal3_TB.vhd\))
	(_parameters tan)
	(_code 5a5f57590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal3 hal3
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1913          1618940165712 TB_ARCHITECTURE
(_unit VHDL(hal3_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1618940165713 2021.04.20 10:36:05)
	(_source(\../src/TestBench/hal3_TB.vhd\))
	(_parameters tan)
	(_code 54045c57510353475354120f015256525c52555207)
	(_ent
		(_time 1618940165710)
	)
	(_comp
		(hal3
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int cmd 0 0 13(_ent (_in))))
				(_port(_int data_in 1 0 14(_ent (_in))))
				(_port(_int data_out 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp hal3)
		(_port
			((clk)(clk))
			((reset)(reset))
			((cmd)(cmd))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . hal3)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 13(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int cmd 2 0 21(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_in 3 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 3 0 24(_arch(_uni))))
		(_cnst(_int clk_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(50463490 50463490)
		(131843)
		(197123)
		(131587)
		(197378)
		(131842)
		(197122)
		(131586)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_hal3
(_configuration VHDL (testbench_for_hal3 0 72 (hal3_tb))
	(_version ve8)
	(_time 1618940165716 2021.04.20 10:36:05)
	(_source(\../src/TestBench/hal3_TB.vhd\))
	(_parameters tan)
	(_code 54055057550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal3 hal3
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000045 55 1335          1618940167612 hal3
(_unit VHDL(hal3 0 15(hal3 0 23))
	(_version ve8)
	(_time 1618940167613 2021.04.20 10:36:07)
	(_source(\../src/hal3.vhd\))
	(_parameters tan)
	(_code c696c993c191c1d5c795de9c96c095c5c5c0cec0c7)
	(_ent
		(_time 1618939753092)
	)
	(_object
		(_port(_int clk -1 0 16(_ent(_in)(_event))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 18(_array -1((_dto i 2 i 0)))))
		(_port(_int cmd 0 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1((_dto i 7 i 0)))))
		(_port(_int data_in 1 0 19(_ent(_in))))
		(_port(_int data_out 1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((data_out)(data)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(131586)
		(197122)
		(50529027 50529027)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
	)
	(_model . hal3 2 -1)
)
V 000056 55 1913          1618940167831 TB_ARCHITECTURE
(_unit VHDL(hal3_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1618940167832 2021.04.20 10:36:07)
	(_source(\../src/TestBench/hal3_TB.vhd\))
	(_parameters tan)
	(_code a1f1a1f6a1f6a6b2a6a1e7faf4a7a3a7a9a7a0a7f2)
	(_ent
		(_time 1618940165709)
	)
	(_comp
		(hal3
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int cmd 0 0 13(_ent (_in))))
				(_port(_int data_in 1 0 14(_ent (_in))))
				(_port(_int data_out 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp hal3)
		(_port
			((clk)(clk))
			((reset)(reset))
			((cmd)(cmd))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . hal3)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 13(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 20(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int cmd 2 0 21(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_in 3 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 3 0 24(_arch(_uni))))
		(_cnst(_int clk_period -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(50463490 50463490)
		(131843)
		(197123)
		(131587)
		(197378)
		(131842)
		(197122)
		(131586)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000037 55 361 0 testbench_for_hal3
(_configuration VHDL (testbench_for_hal3 0 72 (hal3_tb))
	(_version ve8)
	(_time 1618940167835 2021.04.20 10:36:07)
	(_source(\../src/TestBench/hal3_TB.vhd\))
	(_parameters tan)
	(_code a1f0adf6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . hal3 hal3
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
