{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710880109905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710880109905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 16:28:29 2024 " "Processing started: Tue Mar 19 16:28:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710880109905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710880109905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPC_RISK_SimpleCPU -c MIPC_RISK_SimpleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPC_RISK_SimpleCPU -c MIPC_RISK_SimpleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710880109905 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710880110046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Types " "Found design unit 1: CPU_Types" {  } { { "CPU_Types.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/CPU_Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_cla4_adder-structural " "Found design unit 1: nBit_cla4_adder-structural" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_cla4_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110250 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_cla4_adder " "Found entity 1: nBit_cla4_adder" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_cla4_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4_adder-structural " "Found design unit 1: cla4_adder-structural" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/cla4_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4_adder " "Found entity 1: cla4_adder" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/cla4_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/half_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-structural " "Found design unit 1: tristate_buffer-structural" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_block_r2w1-structural " "Found design unit 1: reg_block_r2w1-structural" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/registers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_block_r2w1 " "Found entity 1: reg_block_r2w1" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-structural " "Found design unit 1: nBit_mux2-structural" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2powmbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2powmbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2powMBits-rtl " "Found design unit 1: mux_2powMBits-rtl" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux_2powMBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2powMBits " "Found entity 1: mux_2powMBits" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux_2powMBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipc_risk_simplecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipc_risk_simplecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle-structural " "Found design unit 1: MIPS_RISK_SingleCycle-structural" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPC_RISK_SimpleCPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle " "Found entity 1: MIPS_RISK_SingleCycle" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPC_RISK_SimpleCPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_inc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_inc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_inc1-structural " "Found design unit 1: nBit_inc1-structural" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_inc1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_inc1 " "Found entity 1: nBit_inc1" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_inc1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-structural " "Found design unit 1: nBit_reg-structural" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg_en-structural " "Found design unit 1: nBit_reg_en-structural" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg_en.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg_en " "Found entity 1: nBit_reg_en" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg_en.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-structural " "Found design unit 1: d_flipflop-structural" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-structural " "Found design unit 1: d_latch-structural" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop_en-structural " "Found design unit 1: d_flipflop_en-structural" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_en " "Found entity 1: d_flipflop_en" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_decoder-structural " "Found design unit 1: nBit_decoder-structural" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_decoder " "Found entity 1: nBit_decoder" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_tristate_buffer-structural " "Found design unit 1: nBit_tristate_buffer-structural" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_tristate_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_tristate_buffer " "Found entity 1: nBit_tristate_buffer" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110265 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "nBit_mux_2powMBits.vhd " "Can't analyze file -- file nBit_mux_2powMBits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Simple-structural " "Found design unit 1: ALU_Simple-structural" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ALU_Simple.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Simple " "Found entity 1: ALU_Simple" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ALU_Simple.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AU_Simple-structural " "Found design unit 1: AU_Simple-structural" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/AU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_Simple " "Found entity 1: AU_Simple" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/AU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LU_Simple-structural " "Found design unit 1: LU_Simple-structural" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/LU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""} { "Info" "ISGN_ENTITY_NAME" "1 LU_Simple " "Found entity 1: LU_Simple" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/LU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder_subtraction_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder_subtraction_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_adder_subtraction_block-structural " "Found design unit 1: nBit_adder_subtraction_block-structural" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_adder_subtraction_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_adder_subtraction_block " "Found entity 1: nBit_adder_subtraction_block" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_adder_subtraction_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_instruction_breakdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_risk_singlecycle_instruction_breakdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown-rtl " "Found design unit 1: MIPS_RISK_SingleCycle_instruction_breakdown-rtl" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown " "Found entity 1: MIPS_RISK_SingleCycle_instruction_breakdown" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem_wizard-SYN " "Found design unit 1: dmem_wizard-SYN" {  } { { "DMEM_wizard.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/DMEM_wizard.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMEM_wizard " "Found entity 1: DMEM_wizard" {  } { { "DMEM_wizard.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/DMEM_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_vars.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mips_risk_singlecycle_vars.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_VARS " "Found design unit 1: MIPS_RISK_SingleCycle_VARS" {  } { { "MIPS_RISK_SingleCycle_VARS.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPS_RISK_SingleCycle_VARS.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-structural " "Found design unit 1: PC_reg-structural" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/PC_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/PC_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC_inc-structural " "Found design unit 1: IF_PC_inc-structural" {  } { { "PC_inc.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/PC_inc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_inc " "Found entity 1: IF_PC_inc" {  } { { "PC_inc.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/PC_inc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ctrl_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ctrl_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_CTRL_REG-structural " "Found design unit 1: ID_CTRL_REG-structural" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ID_CTRL_REG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_CTRL_REG " "Found entity 1: ID_CTRL_REG" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ID_CTRL_REG.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_alu_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_ALU-structural " "Found design unit 1: EX_ALU-structural" {  } { { "EX_ALU_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/EX_ALU_Branch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/EX_ALU_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_Branch-structural " "Found design unit 1: MEM_Branch-structural" {  } { { "MEM_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MEM_Branch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch " "Found entity 1: MEM_Branch" {  } { { "MEM_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MEM_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710880110281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "DMEM " "Undeclared parameter DMEM" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 512 2392 2512 624 "DMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE DMEM " "Can't find a definition for parameter LPM_FILE -- assuming DMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 512 2392 2512 624 "DMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "IMEM " "Undeclared parameter IMEM" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 512 768 880 608 "IMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE IMEM " "Can't find a definition for parameter LPM_FILE -- assuming IMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 512 768 880 608 "IMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "AUL_res " "Found inconsistent dimensions for element \"AUL_res\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 536 2304 2430 554 "AUL_res\[7..0\]" "" } { 496 2856 2944 514 "AUL_res" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "AUL_res " "Found inconsistent dimensions for element \"AUL_res\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 536 2304 2430 554 "AUL_res\[7..0\]" "" } { 400 2072 2160 418 "AUL_res" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "PC " "Found inconsistent dimensions for element \"PC\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 520 704 783 538 "PC\[7..0\]" "" } { 328 376 440 346 "PC" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "AUL_res " "Converted elements in bus name \"AUL_res\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AUL_res\[7..0\] AUL_res7..0 " "Converted element name(s) from \"AUL_res\[7..0\]\" to \"AUL_res7..0\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 536 2304 2430 554 "AUL_res\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 536 2304 2430 554 "AUL_res\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "PC " "Converted elements in bus name \"PC\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PC\[7..0\] PC7..0 " "Converted element name(s) from \"PC\[7..0\]\" to \"PC7..0\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 520 704 783 538 "PC\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 520 704 783 538 "PC\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "data\[LPM_WIDTH-1..0\] LPM_RAM_DQ DMEM \"rd2\" " "Width mismatch in port \"data\[LPM_WIDTH-1..0\]\" of instance \"DMEM\" and type LPM_RAM_DQ -- source is \"\"rd2\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 520 2320 2392 538 "rd2" "" } { 432 1704 1800 450 "rd2" "" } { 544 1504 1576 562 "rd2" "" } { 520 2320 2392 538 "rd2" "" } { 512 2392 2512 624 "DMEM" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "PC_next\[31..0\] PC_reg inst1 \"PC_next\" " "Width mismatch in port \"PC_next\[31..0\]\" of instance \"inst1\" and type PC_reg -- source is \"\"PC_next\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 472 224 307 490 "PC_next" "" } { 312 2608 2691 330 "PC_next" "" } { 472 224 307 490 "PC_next" "" } { 424 288 488 536 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "PC_inc\[31..0\] ID_CTRL_REG inst6 \"PC_inc\" " "Width mismatch in port \"PC_inc\[31..0\]\" of instance \"inst6\" and type ID_CTRL_REG -- source is \"\"PC_inc\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 384 1080 1184 402 "PC_inc" "" } { 312 2264 2344 330 "PC_inc" "" } { 384 1080 1184 402 "PC_inc" "" } { 336 928 1001 354 "PC_inc" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "instruction\[31..0\] ID_CTRL_REG inst6 \"instruction\" " "Width mismatch in port \"instruction\[31..0\]\" of instance \"inst6\" and type ID_CTRL_REG -- source is \"\"instruction\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 400 1064 1184 418 "instruction" "" } { 400 1064 1184 418 "instruction" "" } { 544 880 972 562 "instruction" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "REG_write_adr_inp\[4..0\] ID_CTRL_REG inst6 \"REG_write_adr_outp\" " "Width mismatch in port \"REG_write_adr_inp\[4..0\]\" of instance \"inst6\" and type ID_CTRL_REG -- source is \"\"REG_write_adr_outp\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 432 1064 1241 450 "REG_write_adr_outp" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "REG_write_data_inp\[31..0\] ID_CTRL_REG inst6 \"write_data\" " "Width mismatch in port \"REG_write_data_inp\[31..0\]\" of instance \"inst6\" and type ID_CTRL_REG -- source is \"\"write_data\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 448 1088 1184 466 "write_data" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "PC_branch_offset\[31..0\] EX_ALU inst5 \"PC_b_offset\" " "Width mismatch in port \"PC_branch_offset\[31..0\]\" of instance \"inst5\" and type EX_ALU -- source is \"\"PC_b_offset\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 400 1704 1810 418 "PC_b_offset" "" } { 576 1504 1610 594 "PC_b_offset" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 384 1800 2072 560 "inst5" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "REG_data1\[31..0\] EX_ALU inst5 \"rd1\" " "Width mismatch in port \"REG_data1\[31..0\]\" of instance \"inst5\" and type EX_ALU -- source is \"\"rd1\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 416 1704 1800 434 "rd1" "" } { 528 1504 1576 546 "rd1" "" } { 416 1704 1800 434 "rd1" "" } { 384 1800 2072 560 "inst5" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "REG_data2\[31..0\] EX_ALU inst5 \"rd2\" " "Width mismatch in port \"REG_data2\[31..0\]\" of instance \"inst5\" and type EX_ALU -- source is \"\"rd2\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 432 1704 1800 450 "rd2" "" } { 432 1704 1800 450 "rd2" "" } { 544 1504 1576 562 "rd2" "" } { 520 2320 2392 538 "rd2" "" } { 384 1800 2072 560 "inst5" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "ALU_op\[5..0\] EX_ALU inst5 \"ALU_op\" " "Width mismatch in port \"ALU_op\[5..0\]\" of instance \"inst5\" and type EX_ALU -- source is \"\"ALU_op\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 464 1704 1800 482 "ALU_op" "" } { 480 1504 1585 498 "ALU_op" "" } { 464 1704 1800 482 "ALU_op" "" } { 384 1800 2072 560 "inst5" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "ALU_shamt\[10..6\] EX_ALU inst5 \"ALU_shamt\" " "Width mismatch in port \"ALU_shamt\[10..6\]\" of instance \"inst5\" and type EX_ALU -- source is \"\"ALU_shamt\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 480 1704 1804 498 "ALU_shamt" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 480 1704 1804 498 "ALU_shamt" "" } { 384 1800 2072 560 "inst5" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "ALU_funct\[5..0\] EX_ALU inst5 \"ALU_funct\" " "Width mismatch in port \"ALU_funct\[5..0\]\" of instance \"inst5\" and type EX_ALU -- source is \"\"ALU_funct\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 496 1704 1802 514 "ALU_funct" "" } { 512 1504 1602 530 "ALU_funct" "" } { 496 1704 1802 514 "ALU_funct" "" } { 384 1800 2072 560 "inst5" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "PC_inc\[31..0\] MEM_Branch inst7 \"PC_inc\" " "Width mismatch in port \"PC_inc\[31..0\]\" of instance \"inst7\" and type MEM_Branch -- source is \"\"PC_inc\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 312 2264 2344 330 "PC_inc" "" } { 312 2264 2344 330 "PC_inc" "" } { 384 1080 1184 402 "PC_inc" "" } { 336 928 1001 354 "PC_inc" "" } { 296 2344 2608 440 "inst7" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "PC_jump\[31..0\] MEM_Branch inst7 \"PC_jump\" " "Width mismatch in port \"PC_jump\[31..0\]\" of instance \"inst7\" and type MEM_Branch -- source is \"\"PC_jump\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 328 2248 2344 346 "PC_jump" "" } { 560 1504 1593 578 "PC_jump" "" } { 328 2248 2344 346 "PC_jump" "" } { 296 2344 2608 440 "inst7" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "PC_branch_offset\[31..0\] MEM_Branch inst7 \"PC_b_offset\" " "Width mismatch in port \"PC_branch_offset\[31..0\]\" of instance \"inst7\" and type MEM_Branch -- source is \"\"PC_b_offset\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 344 2248 2354 362 "PC_b_offset" "" } { 576 1504 1610 594 "PC_b_offset" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 296 2344 2608 440 "inst7" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "inp0\[n-1..0\] nBit_mux2 inst8 \"AUL_res\" " "Width mismatch in port \"inp0\[n-1..0\]\" of instance \"inst8\" and type nBit_mux2 -- source is \"\"AUL_res\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 496 2856 2944 514 "AUL_res" "" } { 496 2856 2944 514 "AUL_res" "" } { 400 2072 2160 418 "AUL_res" "" } { 464 2944 3128 576 "inst8" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "inp1\[n-1..0\] nBit_mux2 inst8 \"MEM_read_data\" " "Width mismatch in port \"inp1\[n-1..0\]\" of instance \"inst8\" and type nBit_mux2 -- source is \"\"MEM_read_data\"\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 512 2792 2944 530 "MEM_read_data" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 552 2512 2664 570 "MEM_read_data" "" } { 464 2944 3128 576 "inst8" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "PC_b_offset \"PC_branch_offset\[31..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in PC_b_offset -- source is \"\"PC_branch_offset\[31..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "REG_write_adr_outp \"REG_write_adr_outp\[4..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in REG_write_adr_outp -- source is \"\"REG_write_adr_outp\[4..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "ALU_shamt \"ALU_shamt\[10..6\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in ALU_shamt -- source is \"\"ALU_shamt\[10..6\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "ALU_funct \"ALU_funct\[5..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in ALU_funct -- source is \"\"ALU_funct\[5..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "PC_jump \"PC_jump\[31..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in PC_jump -- source is \"\"PC_jump\[31..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "ALU_op \"ALU_op\[5..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in ALU_op -- source is \"\"ALU_op\[5..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "rd1 \"REG_data1\[31..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in rd1 -- source is \"\"REG_data1\[31..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "PC_next \"PC_next\[31..0\]\" (ID MEM_Branch:inst7) " "Width mismatch in PC_next -- source is \"\"PC_next\[31..0\]\" (ID MEM_Branch:inst7)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 296 2344 2608 440 "inst7" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "PC_inc \"PC_inc\[31..0\]\" (ID IF_PC_inc:inst) " "Width mismatch in PC_inc -- source is \"\"PC_inc\[31..0\]\" (ID IF_PC_inc:inst)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 320 728 928 432 "inst" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "PC_jump \"PC_jump\[31..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in PC_jump -- source is \"\"PC_jump\[31..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "PC_b_offset \"PC_branch_offset\[31..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in PC_b_offset -- source is \"\"PC_branch_offset\[31..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "PC_inc \"PC_inc\[31..0\]\" (ID IF_PC_inc:inst) " "Width mismatch in PC_inc -- source is \"\"PC_inc\[31..0\]\" (ID IF_PC_inc:inst)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 320 728 928 432 "inst" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "REG_write_adr_outp \"REG_write_adr_outp\[4..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in REG_write_adr_outp -- source is \"\"REG_write_adr_outp\[4..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "PC_next \"PC_next\[31..0\]\" (ID MEM_Branch:inst7) " "Width mismatch in PC_next -- source is \"\"PC_next\[31..0\]\" (ID MEM_Branch:inst7)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 296 2344 2608 440 "inst7" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "PC_inc \"PC_inc\[31..0\]\" (ID IF_PC_inc:inst) " "Width mismatch in PC_inc -- source is \"\"PC_inc\[31..0\]\" (ID IF_PC_inc:inst)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 320 728 928 432 "inst" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "MEM_read_data \"q\[31..0\]\" (ID LPM_RAM_DQ:DMEM) " "Width mismatch in MEM_read_data -- source is \"\"q\[31..0\]\" (ID LPM_RAM_DQ:DMEM)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 512 2392 2512 624 "DMEM" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "AUL_res \"ALU_result\[31..0\]\" (ID EX_ALU:inst5) " "Width mismatch in AUL_res -- source is \"\"ALU_result\[31..0\]\" (ID EX_ALU:inst5)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 384 1800 2072 560 "inst5" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "write_data \"outp\[3..0\]\" (ID nBit_mux2:inst8) " "Width mismatch in write_data -- source is \"\"outp\[3..0\]\" (ID nBit_mux2:inst8)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 464 2944 3128 576 "inst8" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "write_data \"outp\[3..0\]\" (ID nBit_mux2:inst8) " "Width mismatch in write_data -- source is \"\"outp\[3..0\]\" (ID nBit_mux2:inst8)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 464 2944 3128 576 "inst8" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "instruction \"q\[31..0\]\" (ID LPM_ROM:IMEM) " "Width mismatch in instruction -- source is \"\"q\[31..0\]\" (ID LPM_ROM:IMEM)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 512 768 880 608 "IMEM" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "PC_b_offset \"PC_branch_offset\[31..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in PC_b_offset -- source is \"\"PC_branch_offset\[31..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "rd1 \"REG_data1\[31..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in rd1 -- source is \"\"REG_data1\[31..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 416 1704 1800 434 "rd1" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "ALU_op \"ALU_op\[5..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in ALU_op -- source is \"\"ALU_op\[5..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 416 1704 1800 434 "rd1" "" } { 464 1704 1800 482 "ALU_op" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "ALU_shamt \"ALU_shamt\[10..6\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in ALU_shamt -- source is \"\"ALU_shamt\[10..6\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 416 1704 1800 434 "rd1" "" } { 464 1704 1800 482 "ALU_op" "" } { 480 1704 1804 498 "ALU_shamt" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110360 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "ALU_funct \"ALU_funct\[5..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in ALU_funct -- source is \"\"ALU_funct\[5..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 416 1704 1800 434 "rd1" "" } { 464 1704 1800 482 "ALU_op" "" } { 480 1704 1804 498 "ALU_shamt" "" } { 496 1704 1802 514 "ALU_funct" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110375 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "AUL_res \"ALU_result\[31..0\]\" (ID EX_ALU:inst5) " "Width mismatch in AUL_res -- source is \"\"ALU_result\[31..0\]\" (ID EX_ALU:inst5)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 416 1704 1800 434 "rd1" "" } { 464 1704 1800 482 "ALU_op" "" } { 480 1704 1804 498 "ALU_shamt" "" } { 496 1704 1802 514 "ALU_funct" "" } { 400 2072 2160 418 "AUL_res" "" } { 384 1800 2072 560 "inst5" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110375 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "instruction \"q\[31..0\]\" (ID LPM_ROM:IMEM) " "Width mismatch in instruction -- source is \"\"q\[31..0\]\" (ID LPM_ROM:IMEM)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 416 1704 1800 434 "rd1" "" } { 464 1704 1800 482 "ALU_op" "" } { 480 1704 1804 498 "ALU_shamt" "" } { 496 1704 1802 514 "ALU_funct" "" } { 400 2072 2160 418 "AUL_res" "" } { 544 880 972 562 "instruction" "" } { 512 768 880 608 "IMEM" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110375 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "rd2 \"REG_data2\[31..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in rd2 -- source is \"\"REG_data2\[31..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 416 1704 1800 434 "rd1" "" } { 464 1704 1800 482 "ALU_op" "" } { 480 1704 1804 498 "ALU_shamt" "" } { 496 1704 1802 514 "ALU_funct" "" } { 400 2072 2160 418 "AUL_res" "" } { 544 880 972 562 "instruction" "" } { 432 1704 1800 450 "rd2" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110375 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "rd2 \"REG_data2\[31..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in rd2 -- source is \"\"REG_data2\[31..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 416 1704 1800 434 "rd1" "" } { 464 1704 1800 482 "ALU_op" "" } { 480 1704 1804 498 "ALU_shamt" "" } { 496 1704 1802 514 "ALU_funct" "" } { 400 2072 2160 418 "AUL_res" "" } { 544 880 972 562 "instruction" "" } { 432 1704 1800 450 "rd2" "" } { 544 1504 1576 562 "rd2" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110375 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "MEM_read_data \"q\[31..0\]\" (ID LPM_RAM_DQ:DMEM) " "Width mismatch in MEM_read_data -- source is \"\"q\[31..0\]\" (ID LPM_RAM_DQ:DMEM)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 416 1704 1800 434 "rd1" "" } { 464 1704 1800 482 "ALU_op" "" } { 480 1704 1804 498 "ALU_shamt" "" } { 496 1704 1802 514 "ALU_funct" "" } { 400 2072 2160 418 "AUL_res" "" } { 544 880 972 562 "instruction" "" } { 432 1704 1800 450 "rd2" "" } { 544 1504 1576 562 "rd2" "" } { 552 2512 2664 570 "MEM_read_data" "" } { 512 2392 2512 624 "DMEM" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110375 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "rd2 \"REG_data2\[31..0\]\" (ID ID_CTRL_REG:inst6) " "Width mismatch in rd2 -- source is \"\"REG_data2\[31..0\]\" (ID ID_CTRL_REG:inst6)\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 576 1504 1610 594 "PC_b_offset" "" } { 464 1504 1681 482 "REG_write_adr_outp" "" } { 496 1504 1604 514 "ALU_shamt" "" } { 512 1504 1602 530 "ALU_funct" "" } { 560 1504 1593 578 "PC_jump" "" } { 480 1504 1585 498 "ALU_op" "" } { 528 1504 1576 546 "rd1" "" } { 312 2608 2691 330 "PC_next" "" } { 312 2264 2344 330 "PC_inc" "" } { 328 2248 2344 346 "PC_jump" "" } { 344 2248 2354 362 "PC_b_offset" "" } { 384 1080 1184 402 "PC_inc" "" } { 432 1064 1241 450 "REG_write_adr_outp" "" } { 472 224 307 490 "PC_next" "" } { 336 928 1001 354 "PC_inc" "" } { 512 2792 2944 530 "MEM_read_data" "" } { 496 2856 2944 514 "AUL_res" "" } { 480 3128 3224 498 "write_data" "" } { 448 1088 1184 466 "write_data" "" } { 400 1064 1184 418 "instruction" "" } { 400 1704 1810 418 "PC_b_offset" "" } { 416 1704 1800 434 "rd1" "" } { 464 1704 1800 482 "ALU_op" "" } { 480 1704 1804 498 "ALU_shamt" "" } { 496 1704 1802 514 "ALU_funct" "" } { 400 2072 2160 418 "AUL_res" "" } { 544 880 972 562 "instruction" "" } { 432 1704 1800 450 "rd2" "" } { 544 1504 1576 562 "rd2" "" } { 552 2512 2664 570 "MEM_read_data" "" } { 520 2320 2392 538 "rd2" "" } { 336 1184 1504 640 "inst6" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710880110375 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1710880110375 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 49 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 49 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710880110517 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 19 16:28:30 2024 " "Processing ended: Tue Mar 19 16:28:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710880110517 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710880110517 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710880110517 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710880110517 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 51 s 13 s " "Quartus II Full Compilation was unsuccessful. 51 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710880111066 ""}
