

================================================================
== Vitis HLS Report for 'ecg_cnn'
================================================================
* Date:           Thu Dec 11 00:00:21 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.000 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    60677|    60677|  0.607 ms|  0.607 ms|  60678|  60678|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |    Interval   |                    Pipeline                    |
        |         Instance        |    Module    |   min   |   max   |    min    |    max    |  min  |  max  |                      Type                      |
        +-------------------------+--------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |grp_conv1d_relu_fu_406   |conv1d_relu   |    40000|    40000|   0.400 ms|   0.400 ms|  39991|  39991|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_maxpool_fu_432       |maxpool       |     2871|     2871|  28.710 us|  28.710 us|   2857|   2857|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_conv1d_relu2_fu_448  |conv1d_relu2  |    11354|    11354|   0.114 ms|   0.114 ms|  11298|  11298|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_gap_fu_506           |gap           |     5745|     5745|  57.450 us|  57.450 us|   5745|   5745|                                              no|
        |grp_dense_relu_fu_530    |dense_relu    |      625|      625|   6.250 us|   6.250 us|    625|    625|                                              no|
        |grp_dense_linear_fu_574  |dense_linear  |       35|       35|   0.350 us|   0.350 us|     34|     34|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_exp_12_3_s_fu_594    |exp_12_3_s    |        5|        5|  50.000 ns|  50.000 ns|      1|      1|                                             yes|
        +-------------------------+--------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    114|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       29|   58|   10271|   9693|    -|
|Memory           |       24|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    926|    -|
|Register         |        -|    -|     574|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       53|   58|   10845|  10733|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       19|   24|       8|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+----+------+------+-----+
    |            Instance            |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+---------------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                    |CTRL_s_axi                 |        0|   0|   176|   296|    0|
    |INPUT_r_m_axi_U                 |INPUT_r_m_axi              |        2|   0|   696|   754|    0|
    |OUTPUT_r_m_axi_U                |OUTPUT_r_m_axi             |        0|   0|   611|   664|    0|
    |grp_conv1d_relu_fu_406          |conv1d_relu                |        7|   7|   767|  1023|    0|
    |grp_conv1d_relu2_fu_448         |conv1d_relu2               |       20|  45|  6732|  5260|    0|
    |grp_dense_linear_fu_574         |dense_linear               |        0|   1|    35|   244|    0|
    |grp_dense_relu_fu_530           |dense_relu                 |        0|   1|   125|   404|    0|
    |grp_exp_12_3_s_fu_594           |exp_12_3_s                 |        0|   3|   354|   292|    0|
    |grp_gap_fu_506                  |gap                        |        0|   0|    61|   172|    0|
    |grp_maxpool_fu_432              |maxpool                    |        0|   1|   464|   433|    0|
    |sdiv_20ns_13s_20_24_seq_1_U293  |sdiv_20ns_13s_20_24_seq_1  |        0|   0|   250|   151|    0|
    +--------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                           |                           |       29|  58| 10271|  9693|    0|
    +--------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv1_out_U    |conv1_out_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2856|   11|     1|        31416|
    |conv1_out_1_U  |conv1_out_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2856|   11|     1|        31416|
    |conv2_out_U    |conv2_out_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1412|   11|     1|        15532|
    |conv2_out_1_U  |conv2_out_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1412|   11|     1|        15532|
    |conv2_out_2_U  |conv2_out_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1412|   11|     1|        15532|
    |conv2_out_3_U  |conv2_out_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  1412|   11|     1|        15532|
    |pool1_out_U    |pool1_out_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   288|   11|     1|         3168|
    |pool1_out_1_U  |pool1_out_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   288|   11|     1|         3168|
    |pool1_out_2_U  |pool1_out_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   288|   11|     1|         3168|
    |pool1_out_3_U  |pool1_out_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   288|   11|     1|         3168|
    |pool1_out_4_U  |pool1_out_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   288|   11|     1|         3168|
    |pool1_out_5_U  |pool1_out_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   288|   11|     1|         3168|
    |pool1_out_6_U  |pool1_out_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   288|   11|     1|         3168|
    |pool1_out_7_U  |pool1_out_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   288|   11|     1|         3168|
    |pool1_out_8_U  |pool1_out_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   288|   11|     1|         3168|
    |pool1_out_9_U  |pool1_out_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   288|   11|     1|         3168|
    +---------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                             |       24|  0|   0|    0| 14240|  176|    16|       156640|
    +---------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln248_fu_763_p2      |         +|   0|  0|  20|          13|          10|
    |add_ln252_fu_819_p2      |         +|   0|  0|  18|          11|           1|
    |grp_exp_12_3_s_fu_594_x  |         -|   0|  0|  19|           1|          12|
    |icmp_ln252_fu_813_p2     |      icmp|   0|  0|  16|           9|           1|
    |label_fu_841_p2          |      icmp|   0|  0|  19|          12|           8|
    |ref_tmp_i_i_0_fu_833_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln252_fu_825_p3   |    select|   0|  0|  11|           1|          11|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 114|          48|          54|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |INPUT_r_0_ARVALID     |    9|          2|    1|          2|
    |INPUT_r_0_RREADY      |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_AW     |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_B      |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_W      |    9|          2|    1|          2|
    |ap_NS_fsm             |  213|         49|    1|         49|
    |conv1_out_1_address0  |   13|          3|   12|         36|
    |conv1_out_1_ce0       |   13|          3|    1|          3|
    |conv1_out_1_ce1       |    9|          2|    1|          2|
    |conv1_out_1_we0       |    9|          2|    1|          2|
    |conv1_out_address0    |   13|          3|   12|         36|
    |conv1_out_ce0         |   13|          3|    1|          3|
    |conv1_out_ce1         |    9|          2|    1|          2|
    |conv1_out_we0         |    9|          2|    1|          2|
    |conv2_out_1_address0  |   13|          3|   11|         33|
    |conv2_out_1_ce0       |   13|          3|    1|          3|
    |conv2_out_1_we0       |    9|          2|    1|          2|
    |conv2_out_2_address0  |   13|          3|   11|         33|
    |conv2_out_2_ce0       |   13|          3|    1|          3|
    |conv2_out_2_we0       |    9|          2|    1|          2|
    |conv2_out_3_address0  |   13|          3|   11|         33|
    |conv2_out_3_ce0       |   13|          3|    1|          3|
    |conv2_out_3_we0       |    9|          2|    1|          2|
    |conv2_out_address0    |   13|          3|   11|         33|
    |conv2_out_ce0         |   13|          3|    1|          3|
    |conv2_out_we0         |    9|          2|    1|          2|
    |pool1_out_1_address0  |   13|          3|    9|         27|
    |pool1_out_1_ce0       |   13|          3|    1|          3|
    |pool1_out_1_ce1       |    9|          2|    1|          2|
    |pool1_out_1_we0       |    9|          2|    1|          2|
    |pool1_out_2_address0  |   13|          3|    9|         27|
    |pool1_out_2_ce0       |   13|          3|    1|          3|
    |pool1_out_2_ce1       |    9|          2|    1|          2|
    |pool1_out_2_we0       |    9|          2|    1|          2|
    |pool1_out_3_address0  |   13|          3|    9|         27|
    |pool1_out_3_ce0       |   13|          3|    1|          3|
    |pool1_out_3_ce1       |    9|          2|    1|          2|
    |pool1_out_3_we0       |    9|          2|    1|          2|
    |pool1_out_4_address0  |   13|          3|    9|         27|
    |pool1_out_4_ce0       |   13|          3|    1|          3|
    |pool1_out_4_ce1       |    9|          2|    1|          2|
    |pool1_out_4_we0       |    9|          2|    1|          2|
    |pool1_out_5_address0  |   13|          3|    9|         27|
    |pool1_out_5_ce0       |   13|          3|    1|          3|
    |pool1_out_5_ce1       |    9|          2|    1|          2|
    |pool1_out_5_we0       |    9|          2|    1|          2|
    |pool1_out_6_address0  |   13|          3|    9|         27|
    |pool1_out_6_ce0       |   13|          3|    1|          3|
    |pool1_out_6_ce1       |    9|          2|    1|          2|
    |pool1_out_6_we0       |    9|          2|    1|          2|
    |pool1_out_7_address0  |   13|          3|    9|         27|
    |pool1_out_7_ce0       |   13|          3|    1|          3|
    |pool1_out_7_ce1       |    9|          2|    1|          2|
    |pool1_out_7_we0       |    9|          2|    1|          2|
    |pool1_out_8_address0  |   13|          3|    9|         27|
    |pool1_out_8_ce0       |   13|          3|    1|          3|
    |pool1_out_8_ce1       |    9|          2|    1|          2|
    |pool1_out_8_we0       |    9|          2|    1|          2|
    |pool1_out_9_address0  |   13|          3|    9|         27|
    |pool1_out_9_ce0       |   13|          3|    1|          3|
    |pool1_out_9_ce1       |    9|          2|    1|          2|
    |pool1_out_9_we0       |    9|          2|    1|          2|
    |pool1_out_address0    |   13|          3|    9|         27|
    |pool1_out_ce0         |   13|          3|    1|          3|
    |pool1_out_ce1         |    9|          2|    1|          2|
    |pool1_out_we0         |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  926|        211|  208|        637|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |OUTPUT_r_addr_reg_1059                |  64|   0|   64|          0|
    |ap_CS_fsm                             |  48|   0|   48|          0|
    |dense1_out_10_fu_350                  |  11|   0|   11|          0|
    |dense1_out_11_fu_354                  |  11|   0|   11|          0|
    |dense1_out_12_fu_358                  |  11|   0|   11|          0|
    |dense1_out_13_fu_362                  |  11|   0|   11|          0|
    |dense1_out_14_fu_366                  |  11|   0|   11|          0|
    |dense1_out_15_fu_370                  |  11|   0|   11|          0|
    |dense1_out_1_fu_314                   |  11|   0|   11|          0|
    |dense1_out_2_fu_318                   |  11|   0|   11|          0|
    |dense1_out_3_fu_322                   |  11|   0|   11|          0|
    |dense1_out_4_fu_326                   |  11|   0|   11|          0|
    |dense1_out_5_fu_330                   |  11|   0|   11|          0|
    |dense1_out_6_fu_334                   |  11|   0|   11|          0|
    |dense1_out_7_fu_338                   |  11|   0|   11|          0|
    |dense1_out_8_fu_342                   |  11|   0|   11|          0|
    |dense1_out_9_fu_346                   |  11|   0|   11|          0|
    |dense1_out_fu_310                     |  11|   0|   11|          0|
    |e_reg_1167                            |  12|   0|   12|          0|
    |gap_out_10_fu_286                     |  12|   0|   12|          0|
    |gap_out_11_fu_290                     |  12|   0|   12|          0|
    |gap_out_12_fu_294                     |  12|   0|   12|          0|
    |gap_out_13_fu_298                     |  12|   0|   12|          0|
    |gap_out_14_fu_302                     |  12|   0|   12|          0|
    |gap_out_15_fu_306                     |  12|   0|   12|          0|
    |gap_out_1_fu_250                      |  12|   0|   12|          0|
    |gap_out_2_fu_254                      |  12|   0|   12|          0|
    |gap_out_3_fu_258                      |  12|   0|   12|          0|
    |gap_out_4_fu_262                      |  12|   0|   12|          0|
    |gap_out_5_fu_266                      |  12|   0|   12|          0|
    |gap_out_6_fu_270                      |  12|   0|   12|          0|
    |gap_out_7_fu_274                      |  12|   0|   12|          0|
    |gap_out_8_fu_278                      |  12|   0|   12|          0|
    |gap_out_9_fu_282                      |  12|   0|   12|          0|
    |gap_out_fu_246                        |  12|   0|   12|          0|
    |grp_conv1d_relu2_fu_448_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv1d_relu_fu_406_ap_start_reg   |   1|   0|    1|          0|
    |grp_dense_linear_fu_574_ap_start_reg  |   1|   0|    1|          0|
    |grp_dense_relu_fu_530_ap_start_reg    |   1|   0|    1|          0|
    |grp_gap_fu_506_ap_start_reg           |   1|   0|    1|          0|
    |grp_maxpool_fu_432_ap_start_reg       |   1|   0|    1|          0|
    |input_r_r_read_reg_862                |  64|   0|   64|          0|
    |label_reg_1182                        |   1|   0|    1|          0|
    |ref_tmp_i_i_0_reg_1177                |  11|   0|   11|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 574|   0|  574|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID       |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY       |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR        |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID        |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY        |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA         |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB         |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID       |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY       |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR        |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID        |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY        |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA         |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP         |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID        |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY        |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP         |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|       ecg_cnn|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|       ecg_cnn|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|       ecg_cnn|  return value|
|m_axi_INPUT_r_AWVALID    |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY    |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR     |  out|   64|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWID       |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN      |  out|    8|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST    |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK     |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE    |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS      |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION   |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY     |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA      |  out|   32|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB      |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST      |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WID        |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER      |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID    |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY    |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR     |  out|   64|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARID       |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN      |  out|    8|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST    |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK     |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE    |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS      |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION   |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID     |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA      |   in|   32|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST      |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RID        |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER      |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP      |   in|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID     |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP      |   in|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BID        |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER      |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_OUTPUT_r_AWVALID   |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREADY   |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWADDR    |  out|   64|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWID      |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLEN     |  out|    8|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWSIZE    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWBURST   |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLOCK    |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWCACHE   |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWPROT    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWQOS     |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREGION  |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWUSER    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WVALID    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WREADY    |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WDATA     |  out|   32|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WSTRB     |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WLAST     |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WID       |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WUSER     |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARVALID   |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREADY   |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARADDR    |  out|   64|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARID      |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLEN     |  out|    8|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARSIZE    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARBURST   |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLOCK    |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARCACHE   |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARPROT    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARQOS     |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREGION  |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARUSER    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RVALID    |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RREADY    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RDATA     |   in|   32|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RLAST     |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RID       |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RUSER     |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RRESP     |   in|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BVALID    |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BREADY    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BRESP     |   in|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BID       |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BUSER     |   in|    1|       m_axi|      OUTPUT_r|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

