/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:17 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_ODU_CHAN_INTR2_0_H__
#define BCHP_ODU_CHAN_INTR2_0_H__

/***************************************************************************
 *ODU_CHAN_INTR2_0
 ***************************************************************************/
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS         0x00248000 /* [RO] CPU interrupt Status Register */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET            0x00248004 /* [WO] CPU interrupt Set Register */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR          0x00248008 /* [WO] CPU interrupt Clear Register */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS    0x0024800c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET       0x00248010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR     0x00248014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS         0x00248018 /* [RO] PCI interrupt Status Register */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET            0x0024801c /* [WO] PCI interrupt Set Register */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR          0x00248020 /* [WO] PCI interrupt Clear Register */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS    0x00248024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET       0x00248028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR     0x0024802c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_reserved0_MASK            0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_reserved0_SHIFT           16

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH7_TIMER1_INTR_MASK      0x00008000
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH7_TIMER1_INTR_SHIFT     15
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH7_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH7_TIMER0_INTR_MASK      0x00004000
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH7_TIMER0_INTR_SHIFT     14
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH7_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH6_TIMER1_INTR_MASK      0x00002000
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH6_TIMER1_INTR_SHIFT     13
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH6_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH6_TIMER0_INTR_MASK      0x00001000
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH6_TIMER0_INTR_SHIFT     12
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH6_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH5_TIMER1_INTR_MASK      0x00000800
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH5_TIMER1_INTR_SHIFT     11
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH5_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH5_TIMER0_INTR_MASK      0x00000400
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH5_TIMER0_INTR_SHIFT     10
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH5_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH4_TIMER1_INTR_MASK      0x00000200
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH4_TIMER1_INTR_SHIFT     9
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH4_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH4_TIMER0_INTR_MASK      0x00000100
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH4_TIMER0_INTR_SHIFT     8
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH4_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH3_TIMER1_INTR_MASK      0x00000080
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH3_TIMER1_INTR_SHIFT     7
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH3_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH3_TIMER0_INTR_MASK      0x00000040
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH3_TIMER0_INTR_SHIFT     6
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH3_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH2_TIMER1_INTR_MASK      0x00000020
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH2_TIMER1_INTR_SHIFT     5
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH2_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH2_TIMER0_INTR_MASK      0x00000010
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH2_TIMER0_INTR_SHIFT     4
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH2_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH1_TIMER1_INTR_MASK      0x00000008
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH1_TIMER1_INTR_SHIFT     3
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH1_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH1_TIMER0_INTR_MASK      0x00000004
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH1_TIMER0_INTR_SHIFT     2
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH1_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH0_TIMER1_INTR_MASK      0x00000002
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH0_TIMER1_INTR_SHIFT     1
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH0_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_STATUS :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH0_TIMER0_INTR_MASK      0x00000001
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH0_TIMER0_INTR_SHIFT     0
#define BCHP_ODU_CHAN_INTR2_0_CPU_STATUS_CH0_TIMER0_INTR_DEFAULT   0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: CPU_SET :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_reserved0_MASK               0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_reserved0_SHIFT              16

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH7_TIMER1_INTR_MASK         0x00008000
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH7_TIMER1_INTR_SHIFT        15
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH7_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH7_TIMER0_INTR_MASK         0x00004000
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH7_TIMER0_INTR_SHIFT        14
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH7_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH6_TIMER1_INTR_MASK         0x00002000
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH6_TIMER1_INTR_SHIFT        13
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH6_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH6_TIMER0_INTR_MASK         0x00001000
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH6_TIMER0_INTR_SHIFT        12
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH6_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH5_TIMER1_INTR_MASK         0x00000800
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH5_TIMER1_INTR_SHIFT        11
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH5_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH5_TIMER0_INTR_MASK         0x00000400
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH5_TIMER0_INTR_SHIFT        10
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH5_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH4_TIMER1_INTR_MASK         0x00000200
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH4_TIMER1_INTR_SHIFT        9
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH4_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH4_TIMER0_INTR_MASK         0x00000100
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH4_TIMER0_INTR_SHIFT        8
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH4_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH3_TIMER1_INTR_MASK         0x00000080
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH3_TIMER1_INTR_SHIFT        7
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH3_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH3_TIMER0_INTR_MASK         0x00000040
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH3_TIMER0_INTR_SHIFT        6
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH3_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH2_TIMER1_INTR_MASK         0x00000020
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH2_TIMER1_INTR_SHIFT        5
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH2_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH2_TIMER0_INTR_MASK         0x00000010
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH2_TIMER0_INTR_SHIFT        4
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH2_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH1_TIMER1_INTR_MASK         0x00000008
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH1_TIMER1_INTR_SHIFT        3
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH1_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH1_TIMER0_INTR_MASK         0x00000004
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH1_TIMER0_INTR_SHIFT        2
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH1_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH0_TIMER1_INTR_MASK         0x00000002
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH0_TIMER1_INTR_SHIFT        1
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH0_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_SET :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH0_TIMER0_INTR_MASK         0x00000001
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH0_TIMER0_INTR_SHIFT        0
#define BCHP_ODU_CHAN_INTR2_0_CPU_SET_CH0_TIMER0_INTR_DEFAULT      0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_reserved0_MASK             0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_reserved0_SHIFT            16

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH7_TIMER1_INTR_MASK       0x00008000
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH7_TIMER1_INTR_SHIFT      15
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH7_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH7_TIMER0_INTR_MASK       0x00004000
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH7_TIMER0_INTR_SHIFT      14
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH7_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH6_TIMER1_INTR_MASK       0x00002000
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH6_TIMER1_INTR_SHIFT      13
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH6_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH6_TIMER0_INTR_MASK       0x00001000
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH6_TIMER0_INTR_SHIFT      12
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH6_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH5_TIMER1_INTR_MASK       0x00000800
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH5_TIMER1_INTR_SHIFT      11
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH5_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH5_TIMER0_INTR_MASK       0x00000400
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH5_TIMER0_INTR_SHIFT      10
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH5_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH4_TIMER1_INTR_MASK       0x00000200
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH4_TIMER1_INTR_SHIFT      9
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH4_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH4_TIMER0_INTR_MASK       0x00000100
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH4_TIMER0_INTR_SHIFT      8
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH4_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH3_TIMER1_INTR_MASK       0x00000080
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH3_TIMER1_INTR_SHIFT      7
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH3_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH3_TIMER0_INTR_MASK       0x00000040
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH3_TIMER0_INTR_SHIFT      6
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH3_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH2_TIMER1_INTR_MASK       0x00000020
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH2_TIMER1_INTR_SHIFT      5
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH2_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH2_TIMER0_INTR_MASK       0x00000010
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH2_TIMER0_INTR_SHIFT      4
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH2_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH1_TIMER1_INTR_MASK       0x00000008
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH1_TIMER1_INTR_SHIFT      3
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH1_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH1_TIMER0_INTR_MASK       0x00000004
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH1_TIMER0_INTR_SHIFT      2
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH1_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH0_TIMER1_INTR_MASK       0x00000002
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH0_TIMER1_INTR_SHIFT      1
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH0_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: CPU_CLEAR :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH0_TIMER0_INTR_MASK       0x00000001
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH0_TIMER0_INTR_SHIFT      0
#define BCHP_ODU_CHAN_INTR2_0_CPU_CLEAR_CH0_TIMER0_INTR_DEFAULT    0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_reserved0_MASK       0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_reserved0_SHIFT      16

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH7_TIMER1_INTR_MASK 0x00008000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH7_TIMER1_INTR_SHIFT 15
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH7_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH7_TIMER0_INTR_MASK 0x00004000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH7_TIMER0_INTR_SHIFT 14
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH7_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH6_TIMER1_INTR_MASK 0x00002000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH6_TIMER1_INTR_SHIFT 13
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH6_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH6_TIMER0_INTR_MASK 0x00001000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH6_TIMER0_INTR_SHIFT 12
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH6_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH5_TIMER1_INTR_MASK 0x00000800
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH5_TIMER1_INTR_SHIFT 11
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH5_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH5_TIMER0_INTR_MASK 0x00000400
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH5_TIMER0_INTR_SHIFT 10
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH5_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH4_TIMER1_INTR_MASK 0x00000200
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH4_TIMER1_INTR_SHIFT 9
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH4_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH4_TIMER0_INTR_MASK 0x00000100
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH4_TIMER0_INTR_SHIFT 8
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH4_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH3_TIMER1_INTR_MASK 0x00000080
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH3_TIMER1_INTR_SHIFT 7
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH3_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH3_TIMER0_INTR_MASK 0x00000040
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH3_TIMER0_INTR_SHIFT 6
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH3_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH2_TIMER1_INTR_MASK 0x00000020
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH2_TIMER1_INTR_SHIFT 5
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH2_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH2_TIMER0_INTR_MASK 0x00000010
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH2_TIMER0_INTR_SHIFT 4
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH2_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH1_TIMER1_INTR_MASK 0x00000008
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH1_TIMER1_INTR_SHIFT 3
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH1_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH1_TIMER0_INTR_MASK 0x00000004
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH1_TIMER0_INTR_SHIFT 2
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH1_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH0_TIMER1_INTR_MASK 0x00000002
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH0_TIMER1_INTR_SHIFT 1
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH0_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_STATUS :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH0_TIMER0_INTR_MASK 0x00000001
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH0_TIMER0_INTR_SHIFT 0
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_STATUS_CH0_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_reserved0_MASK          0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_reserved0_SHIFT         16

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH7_TIMER1_INTR_MASK    0x00008000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH7_TIMER1_INTR_SHIFT   15
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH7_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH7_TIMER0_INTR_MASK    0x00004000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH7_TIMER0_INTR_SHIFT   14
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH7_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH6_TIMER1_INTR_MASK    0x00002000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH6_TIMER1_INTR_SHIFT   13
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH6_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH6_TIMER0_INTR_MASK    0x00001000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH6_TIMER0_INTR_SHIFT   12
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH6_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH5_TIMER1_INTR_MASK    0x00000800
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH5_TIMER1_INTR_SHIFT   11
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH5_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH5_TIMER0_INTR_MASK    0x00000400
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH5_TIMER0_INTR_SHIFT   10
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH5_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH4_TIMER1_INTR_MASK    0x00000200
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH4_TIMER1_INTR_SHIFT   9
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH4_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH4_TIMER0_INTR_MASK    0x00000100
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH4_TIMER0_INTR_SHIFT   8
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH4_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH3_TIMER1_INTR_MASK    0x00000080
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH3_TIMER1_INTR_SHIFT   7
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH3_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH3_TIMER0_INTR_MASK    0x00000040
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH3_TIMER0_INTR_SHIFT   6
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH3_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH2_TIMER1_INTR_MASK    0x00000020
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH2_TIMER1_INTR_SHIFT   5
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH2_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH2_TIMER0_INTR_MASK    0x00000010
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH2_TIMER0_INTR_SHIFT   4
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH2_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH1_TIMER1_INTR_MASK    0x00000008
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH1_TIMER1_INTR_SHIFT   3
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH1_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH1_TIMER0_INTR_MASK    0x00000004
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH1_TIMER0_INTR_SHIFT   2
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH1_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH0_TIMER1_INTR_MASK    0x00000002
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH0_TIMER1_INTR_SHIFT   1
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH0_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_SET :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH0_TIMER0_INTR_MASK    0x00000001
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH0_TIMER0_INTR_SHIFT   0
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_SET_CH0_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_reserved0_MASK        0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_reserved0_SHIFT       16

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH7_TIMER1_INTR_MASK  0x00008000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH7_TIMER1_INTR_SHIFT 15
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH7_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH7_TIMER0_INTR_MASK  0x00004000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH7_TIMER0_INTR_SHIFT 14
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH7_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH6_TIMER1_INTR_MASK  0x00002000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH6_TIMER1_INTR_SHIFT 13
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH6_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH6_TIMER0_INTR_MASK  0x00001000
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH6_TIMER0_INTR_SHIFT 12
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH6_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH5_TIMER1_INTR_MASK  0x00000800
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH5_TIMER1_INTR_SHIFT 11
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH5_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH5_TIMER0_INTR_MASK  0x00000400
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH5_TIMER0_INTR_SHIFT 10
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH5_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH4_TIMER1_INTR_MASK  0x00000200
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH4_TIMER1_INTR_SHIFT 9
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH4_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH4_TIMER0_INTR_MASK  0x00000100
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH4_TIMER0_INTR_SHIFT 8
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH4_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH3_TIMER1_INTR_MASK  0x00000080
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH3_TIMER1_INTR_SHIFT 7
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH3_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH3_TIMER0_INTR_MASK  0x00000040
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH3_TIMER0_INTR_SHIFT 6
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH3_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH2_TIMER1_INTR_MASK  0x00000020
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH2_TIMER1_INTR_SHIFT 5
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH2_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH2_TIMER0_INTR_MASK  0x00000010
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH2_TIMER0_INTR_SHIFT 4
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH2_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH1_TIMER1_INTR_MASK  0x00000008
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH1_TIMER1_INTR_SHIFT 3
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH1_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH1_TIMER0_INTR_MASK  0x00000004
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH1_TIMER0_INTR_SHIFT 2
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH1_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH0_TIMER1_INTR_MASK  0x00000002
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH0_TIMER1_INTR_SHIFT 1
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH0_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: CPU_MASK_CLEAR :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH0_TIMER0_INTR_MASK  0x00000001
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH0_TIMER0_INTR_SHIFT 0
#define BCHP_ODU_CHAN_INTR2_0_CPU_MASK_CLEAR_CH0_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_reserved0_MASK            0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_reserved0_SHIFT           16

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH7_TIMER1_INTR_MASK      0x00008000
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH7_TIMER1_INTR_SHIFT     15
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH7_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH7_TIMER0_INTR_MASK      0x00004000
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH7_TIMER0_INTR_SHIFT     14
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH7_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH6_TIMER1_INTR_MASK      0x00002000
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH6_TIMER1_INTR_SHIFT     13
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH6_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH6_TIMER0_INTR_MASK      0x00001000
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH6_TIMER0_INTR_SHIFT     12
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH6_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH5_TIMER1_INTR_MASK      0x00000800
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH5_TIMER1_INTR_SHIFT     11
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH5_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH5_TIMER0_INTR_MASK      0x00000400
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH5_TIMER0_INTR_SHIFT     10
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH5_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH4_TIMER1_INTR_MASK      0x00000200
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH4_TIMER1_INTR_SHIFT     9
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH4_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH4_TIMER0_INTR_MASK      0x00000100
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH4_TIMER0_INTR_SHIFT     8
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH4_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH3_TIMER1_INTR_MASK      0x00000080
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH3_TIMER1_INTR_SHIFT     7
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH3_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH3_TIMER0_INTR_MASK      0x00000040
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH3_TIMER0_INTR_SHIFT     6
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH3_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH2_TIMER1_INTR_MASK      0x00000020
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH2_TIMER1_INTR_SHIFT     5
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH2_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH2_TIMER0_INTR_MASK      0x00000010
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH2_TIMER0_INTR_SHIFT     4
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH2_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH1_TIMER1_INTR_MASK      0x00000008
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH1_TIMER1_INTR_SHIFT     3
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH1_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH1_TIMER0_INTR_MASK      0x00000004
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH1_TIMER0_INTR_SHIFT     2
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH1_TIMER0_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH0_TIMER1_INTR_MASK      0x00000002
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH0_TIMER1_INTR_SHIFT     1
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH0_TIMER1_INTR_DEFAULT   0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_STATUS :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH0_TIMER0_INTR_MASK      0x00000001
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH0_TIMER0_INTR_SHIFT     0
#define BCHP_ODU_CHAN_INTR2_0_PCI_STATUS_CH0_TIMER0_INTR_DEFAULT   0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: PCI_SET :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_reserved0_MASK               0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_reserved0_SHIFT              16

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH7_TIMER1_INTR_MASK         0x00008000
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH7_TIMER1_INTR_SHIFT        15
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH7_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH7_TIMER0_INTR_MASK         0x00004000
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH7_TIMER0_INTR_SHIFT        14
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH7_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH6_TIMER1_INTR_MASK         0x00002000
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH6_TIMER1_INTR_SHIFT        13
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH6_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH6_TIMER0_INTR_MASK         0x00001000
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH6_TIMER0_INTR_SHIFT        12
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH6_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH5_TIMER1_INTR_MASK         0x00000800
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH5_TIMER1_INTR_SHIFT        11
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH5_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH5_TIMER0_INTR_MASK         0x00000400
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH5_TIMER0_INTR_SHIFT        10
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH5_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH4_TIMER1_INTR_MASK         0x00000200
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH4_TIMER1_INTR_SHIFT        9
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH4_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH4_TIMER0_INTR_MASK         0x00000100
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH4_TIMER0_INTR_SHIFT        8
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH4_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH3_TIMER1_INTR_MASK         0x00000080
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH3_TIMER1_INTR_SHIFT        7
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH3_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH3_TIMER0_INTR_MASK         0x00000040
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH3_TIMER0_INTR_SHIFT        6
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH3_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH2_TIMER1_INTR_MASK         0x00000020
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH2_TIMER1_INTR_SHIFT        5
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH2_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH2_TIMER0_INTR_MASK         0x00000010
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH2_TIMER0_INTR_SHIFT        4
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH2_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH1_TIMER1_INTR_MASK         0x00000008
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH1_TIMER1_INTR_SHIFT        3
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH1_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH1_TIMER0_INTR_MASK         0x00000004
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH1_TIMER0_INTR_SHIFT        2
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH1_TIMER0_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH0_TIMER1_INTR_MASK         0x00000002
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH0_TIMER1_INTR_SHIFT        1
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH0_TIMER1_INTR_DEFAULT      0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_SET :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH0_TIMER0_INTR_MASK         0x00000001
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH0_TIMER0_INTR_SHIFT        0
#define BCHP_ODU_CHAN_INTR2_0_PCI_SET_CH0_TIMER0_INTR_DEFAULT      0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_reserved0_MASK             0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_reserved0_SHIFT            16

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH7_TIMER1_INTR_MASK       0x00008000
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH7_TIMER1_INTR_SHIFT      15
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH7_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH7_TIMER0_INTR_MASK       0x00004000
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH7_TIMER0_INTR_SHIFT      14
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH7_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH6_TIMER1_INTR_MASK       0x00002000
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH6_TIMER1_INTR_SHIFT      13
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH6_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH6_TIMER0_INTR_MASK       0x00001000
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH6_TIMER0_INTR_SHIFT      12
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH6_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH5_TIMER1_INTR_MASK       0x00000800
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH5_TIMER1_INTR_SHIFT      11
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH5_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH5_TIMER0_INTR_MASK       0x00000400
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH5_TIMER0_INTR_SHIFT      10
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH5_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH4_TIMER1_INTR_MASK       0x00000200
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH4_TIMER1_INTR_SHIFT      9
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH4_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH4_TIMER0_INTR_MASK       0x00000100
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH4_TIMER0_INTR_SHIFT      8
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH4_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH3_TIMER1_INTR_MASK       0x00000080
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH3_TIMER1_INTR_SHIFT      7
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH3_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH3_TIMER0_INTR_MASK       0x00000040
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH3_TIMER0_INTR_SHIFT      6
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH3_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH2_TIMER1_INTR_MASK       0x00000020
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH2_TIMER1_INTR_SHIFT      5
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH2_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH2_TIMER0_INTR_MASK       0x00000010
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH2_TIMER0_INTR_SHIFT      4
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH2_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH1_TIMER1_INTR_MASK       0x00000008
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH1_TIMER1_INTR_SHIFT      3
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH1_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH1_TIMER0_INTR_MASK       0x00000004
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH1_TIMER0_INTR_SHIFT      2
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH1_TIMER0_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH0_TIMER1_INTR_MASK       0x00000002
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH0_TIMER1_INTR_SHIFT      1
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH0_TIMER1_INTR_DEFAULT    0x00000000

/* ODU_CHAN_INTR2_0 :: PCI_CLEAR :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH0_TIMER0_INTR_MASK       0x00000001
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH0_TIMER0_INTR_SHIFT      0
#define BCHP_ODU_CHAN_INTR2_0_PCI_CLEAR_CH0_TIMER0_INTR_DEFAULT    0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_reserved0_MASK       0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT      16

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH7_TIMER1_INTR_MASK 0x00008000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH7_TIMER1_INTR_SHIFT 15
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH7_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH7_TIMER0_INTR_MASK 0x00004000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH7_TIMER0_INTR_SHIFT 14
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH7_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH6_TIMER1_INTR_MASK 0x00002000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH6_TIMER1_INTR_SHIFT 13
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH6_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH6_TIMER0_INTR_MASK 0x00001000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH6_TIMER0_INTR_SHIFT 12
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH6_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH5_TIMER1_INTR_MASK 0x00000800
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH5_TIMER1_INTR_SHIFT 11
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH5_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH5_TIMER0_INTR_MASK 0x00000400
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH5_TIMER0_INTR_SHIFT 10
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH5_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH4_TIMER1_INTR_MASK 0x00000200
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH4_TIMER1_INTR_SHIFT 9
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH4_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH4_TIMER0_INTR_MASK 0x00000100
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH4_TIMER0_INTR_SHIFT 8
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH4_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH3_TIMER1_INTR_MASK 0x00000080
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH3_TIMER1_INTR_SHIFT 7
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH3_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH3_TIMER0_INTR_MASK 0x00000040
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH3_TIMER0_INTR_SHIFT 6
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH3_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH2_TIMER1_INTR_MASK 0x00000020
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH2_TIMER1_INTR_SHIFT 5
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH2_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH2_TIMER0_INTR_MASK 0x00000010
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH2_TIMER0_INTR_SHIFT 4
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH2_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH1_TIMER1_INTR_MASK 0x00000008
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH1_TIMER1_INTR_SHIFT 3
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH1_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH1_TIMER0_INTR_MASK 0x00000004
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH1_TIMER0_INTR_SHIFT 2
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH1_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH0_TIMER1_INTR_MASK 0x00000002
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH0_TIMER1_INTR_SHIFT 1
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH0_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_STATUS :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH0_TIMER0_INTR_MASK 0x00000001
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH0_TIMER0_INTR_SHIFT 0
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_STATUS_CH0_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_reserved0_MASK          0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_reserved0_SHIFT         16

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH7_TIMER1_INTR_MASK    0x00008000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH7_TIMER1_INTR_SHIFT   15
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH7_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH7_TIMER0_INTR_MASK    0x00004000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH7_TIMER0_INTR_SHIFT   14
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH7_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH6_TIMER1_INTR_MASK    0x00002000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH6_TIMER1_INTR_SHIFT   13
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH6_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH6_TIMER0_INTR_MASK    0x00001000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH6_TIMER0_INTR_SHIFT   12
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH6_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH5_TIMER1_INTR_MASK    0x00000800
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH5_TIMER1_INTR_SHIFT   11
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH5_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH5_TIMER0_INTR_MASK    0x00000400
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH5_TIMER0_INTR_SHIFT   10
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH5_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH4_TIMER1_INTR_MASK    0x00000200
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH4_TIMER1_INTR_SHIFT   9
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH4_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH4_TIMER0_INTR_MASK    0x00000100
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH4_TIMER0_INTR_SHIFT   8
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH4_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH3_TIMER1_INTR_MASK    0x00000080
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH3_TIMER1_INTR_SHIFT   7
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH3_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH3_TIMER0_INTR_MASK    0x00000040
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH3_TIMER0_INTR_SHIFT   6
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH3_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH2_TIMER1_INTR_MASK    0x00000020
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH2_TIMER1_INTR_SHIFT   5
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH2_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH2_TIMER0_INTR_MASK    0x00000010
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH2_TIMER0_INTR_SHIFT   4
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH2_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH1_TIMER1_INTR_MASK    0x00000008
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH1_TIMER1_INTR_SHIFT   3
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH1_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH1_TIMER0_INTR_MASK    0x00000004
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH1_TIMER0_INTR_SHIFT   2
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH1_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH0_TIMER1_INTR_MASK    0x00000002
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH0_TIMER1_INTR_SHIFT   1
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH0_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_SET :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH0_TIMER0_INTR_MASK    0x00000001
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH0_TIMER0_INTR_SHIFT   0
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_SET_CH0_TIMER0_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:16] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK        0xffff0000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT       16

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH7_TIMER1_INTR [15:15] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH7_TIMER1_INTR_MASK  0x00008000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH7_TIMER1_INTR_SHIFT 15
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH7_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH7_TIMER0_INTR [14:14] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH7_TIMER0_INTR_MASK  0x00004000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH7_TIMER0_INTR_SHIFT 14
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH7_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH6_TIMER1_INTR [13:13] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH6_TIMER1_INTR_MASK  0x00002000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH6_TIMER1_INTR_SHIFT 13
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH6_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH6_TIMER0_INTR [12:12] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH6_TIMER0_INTR_MASK  0x00001000
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH6_TIMER0_INTR_SHIFT 12
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH6_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH5_TIMER1_INTR [11:11] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH5_TIMER1_INTR_MASK  0x00000800
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH5_TIMER1_INTR_SHIFT 11
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH5_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH5_TIMER0_INTR [10:10] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH5_TIMER0_INTR_MASK  0x00000400
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH5_TIMER0_INTR_SHIFT 10
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH5_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH4_TIMER1_INTR [09:09] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH4_TIMER1_INTR_MASK  0x00000200
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH4_TIMER1_INTR_SHIFT 9
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH4_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH4_TIMER0_INTR [08:08] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH4_TIMER0_INTR_MASK  0x00000100
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH4_TIMER0_INTR_SHIFT 8
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH4_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH3_TIMER1_INTR [07:07] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH3_TIMER1_INTR_MASK  0x00000080
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH3_TIMER1_INTR_SHIFT 7
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH3_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH3_TIMER0_INTR [06:06] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH3_TIMER0_INTR_MASK  0x00000040
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH3_TIMER0_INTR_SHIFT 6
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH3_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH2_TIMER1_INTR [05:05] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH2_TIMER1_INTR_MASK  0x00000020
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH2_TIMER1_INTR_SHIFT 5
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH2_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH2_TIMER0_INTR [04:04] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH2_TIMER0_INTR_MASK  0x00000010
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH2_TIMER0_INTR_SHIFT 4
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH2_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH1_TIMER1_INTR [03:03] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH1_TIMER1_INTR_MASK  0x00000008
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH1_TIMER1_INTR_SHIFT 3
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH1_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH1_TIMER0_INTR [02:02] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH1_TIMER0_INTR_MASK  0x00000004
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH1_TIMER0_INTR_SHIFT 2
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH1_TIMER0_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH0_TIMER1_INTR [01:01] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH0_TIMER1_INTR_MASK  0x00000002
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH0_TIMER1_INTR_SHIFT 1
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH0_TIMER1_INTR_DEFAULT 0x00000001

/* ODU_CHAN_INTR2_0 :: PCI_MASK_CLEAR :: CH0_TIMER0_INTR [00:00] */
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH0_TIMER0_INTR_MASK  0x00000001
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH0_TIMER0_INTR_SHIFT 0
#define BCHP_ODU_CHAN_INTR2_0_PCI_MASK_CLEAR_CH0_TIMER0_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_ODU_CHAN_INTR2_0_H__ */

/* End of File */
