$date
  Thu Apr 23 21:29:15 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_clock_divider $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # clock_out $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & clock_out $end
$var integer 32 ' count $end
$var reg 1 ( tmp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
1%
0&
b1 '
0(
#10000000
1!
1$
#20000000
0!
0$
#30000000
1!
1$
#40000000
0!
0$
#50000000
1!
1$
#60000000
0!
0$
#70000000
1!
1$
#80000000
0!
0$
#90000000
1!
1$
#100000000
0!
0"
0$
0%
