/*
 * Copyright 2017 Emcraft Systems
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#ifndef __DTS_IMXRT105X_PINFUNC_H
#define __DTS_IMXRT105X_PINFUNC_H

#define MXRT105X_PAD_HYS		(1 << 16)

#define MXRT105X_PAD_PUS(n)		((n & 0x3) << 14)
#define MXRT105X_PAD_PUS_100K_PD	MXRT105X_PAD_PUS(0)
#define MXRT105X_PAD_PUS_47K_PU		MXRT105X_PAD_PUS(1)
#define MXRT105X_PAD_PUS_100K_PU	MXRT105X_PAD_PUS(2)
#define MXRT105X_PAD_PUS_22K_PU		MXRT105X_PAD_PUS(3)

#define MXRT105X_PAD_PUE		(1 << 13)
#define MXRT105X_PAD_PKE		(1 << 12)
#define MXRT105X_PAD_ODE		(1 << 11)

#define MXRT105X_PAD_SPEED(n)		((n & 0x3) << 6)
#define MXRT105X_PAD_SPEED_50MHZ	MXRT105X_PAD_SPEED(0)
#define MXRT105X_PAD_SPEED_100MHZ_1	MXRT105X_PAD_SPEED(1)
#define MXRT105X_PAD_SPEED_100MHZ_2	MXRT105X_PAD_SPEED(2)
#define MXRT105X_PAD_SPEED_200MHZ	MXRT105X_PAD_SPEED(3)

#define MXRT105X_PAD_DSE(n)		((n & 0x7) << 3)
#define MXRT105X_PAD_DSE_DISABLED	MXRT105X_PAD_DSE(0)
#define MXRT105X_PAD_DSE_150_OHM	MXRT105X_PAD_DSE(1)
#define MXRT105X_PAD_DSE_75_OHM		MXRT105X_PAD_DSE(2)
#define MXRT105X_PAD_DSE_50_OHM		MXRT105X_PAD_DSE(3)
#define MXRT105X_PAD_DSE_37_OHM		MXRT105X_PAD_DSE(4)
#define MXRT105X_PAD_DSE_30_OHM		MXRT105X_PAD_DSE(5)
#define MXRT105X_PAD_DSE_25_OHM		MXRT105X_PAD_DSE(6)
#define MXRT105X_PAD_DSE_21_OHM		MXRT105X_PAD_DSE(7)

#define MXRT105X_PAD_SRE_SLOW		(0 << 0)
#define MXRT105X_PAD_SRE_FAST		(1 << 0)

#define MXRT105X_PAD_CFG_UART		(MXRT105X_PAD_PKE | MXRT105X_PAD_PUS_100K_PD | \
					 MXRT105X_PAD_SPEED_100MHZ_2 | \
					 MXRT105X_PAD_DSE_25_OHM)

#define MXRT105X_PAD_CFG_GPIO		(MXRT105X_PAD_PUS_100K_PU | MXRT105X_PAD_PUE | \
					 MXRT105X_PAD_PKE | MXRT105X_PAD_DSE_30_OHM | \
					 MXRT105X_PAD_SPEED_100MHZ_1 | MXRT105X_PAD_SRE_FAST)

/*
 * The pin function ID is a tuple of
 * <mux_reg conf_reg input_reg mux_mode input_val>
 */
#define MXRT105X_PAD_EMC_00_SEMC_DATA00			0x0014 0x0204 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_00_FLEXPWM4_PWMA00		0x0014 0x0204 0x0494 0x1 0x0
#define MXRT105X_PAD_EMC_00_LPSPI2_SCK			0x0014 0x0204 0x0500 0x2 0x1
#define MXRT105X_PAD_EMC_00_XBAR1_XBAR_IN02		0x0014 0x0204 0x060c 0x3 0x0
#define MXRT105X_PAD_EMC_00_FLEXIO1_FLEXIO00		0x0014 0x0204 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_00_GPIO4_IO00			0x0014 0x0204 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_00_JTAG_DONE			0x0014 0x0204 0x0000 0x7 0x0

#define MXRT105X_PAD_EMC_01_SEMC_DATA01			0x0018 0x0208 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_01_FLEXPWM4_PWMB00		0x0018 0x0208 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_01_LPSPI2_PCS0			0x0018 0x0208 0x04fc 0x2 0x1
#define MXRT105X_PAD_EMC_01_XBAR1_IN03			0x0018 0x0208 0x0610 0x3 0x0
#define MXRT105X_PAD_EMC_01_FLEXIO1_FLEXIO01		0x0018 0x0208 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_01_GPIO4_IO01			0x0018 0x0208 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_01_JTAG_DE_B			0x0018 0x0208 0x0000 0x7 0x0

#define MXRT105X_PAD_EMC_02_SEMC_DATA02			0x001c 0x020c 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_02_FLEXPWM4_PWMA01		0x001c 0x020c 0x0498 0x1 0x0
#define MXRT105X_PAD_EMC_02_LPSPI2_SDO			0x001c 0x020c 0x0508 0x2 0x1
#define MXRT105X_PAD_EMC_02_XBAR1_INOUT04		0x001c 0x020c 0x0614 0x3 0x0
#define MXRT105X_PAD_EMC_02_FLEXIO1_FLEXIO02		0x001c 0x020c 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_02_GPIO4_IO02			0x001c 0x020c 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_02_JTAG_FAIL			0x001c 0x020c 0x0000 0x7 0x0

#define MXRT105X_PAD_EMC_03_SEMC_DATA03			0x0020 0x0210 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_03_FLEXPWM4_PWMB01		0x0020 0x0210 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_03_LPSPI2_SDI			0x0020 0x0210 0x0504 0x2 0x1
#define MXRT105X_PAD_EMC_03_XBAR1_INOUT05		0x0020 0x0210 0x0618 0x3 0x0
#define MXRT105X_PAD_EMC_03_FLEXIO1_FLEXIO03		0x0020 0x0210 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_03_GPIO4_IO03			0x0020 0x0210 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_03_JTAG_ACTIVE			0x0020 0x0210 0x0000 0x7 0x0

#define MXRT105X_PAD_EMC_04_SEMC_DATA04			0x0024 0x0214 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_04_FLEXPWM4_PWMA02		0x0024 0x0214 0x049c 0x1 0x0
#define MXRT105X_PAD_EMC_04_SAI2_TX_DATA		0x0024 0x0214 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_04_XBAR1_INOUT06		0x0024 0x0214 0x061c 0x3 0x0
#define MXRT105X_PAD_EMC_04_FLEXIO1_FLEXIO04		0x0024 0x0214 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_04_GPIO4_IO04			0x0024 0x0214 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_05_SEMC_DATA05			0x0028 0x0218 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_05_FLEXPWM4_PWMB02		0x0028 0x0218 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_05_SAI2_TX_SYNC		0x0028 0x0218 0x05c4 0x2 0x0
#define MXRT105X_PAD_EMC_05_XBAR1_INOUT07		0x0028 0x0218 0x0620 0x3 0x0
#define MXRT105X_PAD_EMC_05_FLEXIO1_FLEXIO05		0x0028 0x0218 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_05_GPIO4_IO05			0x0028 0x0218 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_06_SEMC_DATA06			0x002c 0x021c 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_06_FLEXPWM2_PWMA00		0x002c 0x021c 0x0478 0x1 0x0
#define MXRT105X_PAD_EMC_06_SAI2_TX_BCLK		0x002c 0x021c 0x05c0 0x2 0x0
#define MXRT105X_PAD_EMC_06_XBAR1_INOUT08		0x002c 0x021c 0x0624 0x3 0x0
#define MXRT105X_PAD_EMC_06_FLEXIO1_FLEXIO06		0x002c 0x021c 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_06_GPIO4_IO06			0x002c 0x021c 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_07_SEMC_DATA07			0x0030 0x0220 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_07_FLEXPWM2_PWMB00		0x0030 0x0220 0x0488 0x1 0x0
#define MXRT105X_PAD_EMC_07_SAI2_MCLK			0x0030 0x0220 0x05b0 0x2 0x0
#define MXRT105X_PAD_EMC_07_XBAR1_INOUT09		0x0030 0x0220 0x0628 0x3 0x0
#define MXRT105X_PAD_EMC_07_FLEXIO1_FLEXIO07		0x0030 0x0220 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_07_GPIO4_IO07			0x0030 0x0220 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_08_SEMC_DM00			0x0034 0x0224 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_08_FLEXPWM2_PWMA01		0x0034 0x0224 0x047c 0x1 0x0
#define MXRT105X_PAD_EMC_08_SAI2_RX_DATA		0x0034 0x0224 0x05b8 0x2 0x0
#define MXRT105X_PAD_EMC_08_XBAR1_INOUT17		0x0034 0x0224 0x062c 0x3 0x0
#define MXRT105X_PAD_EMC_08_FLEXIO1_FLEXIO08		0x0034 0x0224 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_08_GPIO4_IO08			0x0034 0x0224 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_09_SEMC_ADDR00			0x0038 0x0228 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_09_FLEXPWM2_PWMB01		0x0038 0x0228 0x048c 0x1 0x0
#define MXRT105X_PAD_EMC_09_SAI2_RX_SYNC		0x0038 0x0228 0x05bc 0x2 0x0
#define MXRT105X_PAD_EMC_09_FLEXCAN2_TX			0x0038 0x0228 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_09_FLEXIO1_FLEXIO09		0x0038 0x0228 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_09_GPIO4_IO09			0x0038 0x0228 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_10_SEMC_ADDR01			0x003c 0x022c 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_10_FLEXPWM2_PWMA02		0x003c 0x022c 0x0480 0x1 0x0
#define MXRT105X_PAD_EMC_10_SAI2_RX_BCLK		0x003c 0x022c 0x05b4 0x2 0x0
#define MXRT105X_PAD_EMC_10_FLEXCAN2_RX			0x003c 0x022c 0x0450 0x3 0x0
#define MXRT105X_PAD_EMC_10_FLEXIO1_FLEXIO10		0x003c 0x022c 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_10_GPIO4_IO10			0x003c 0x022c 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_11_SEMC_ADDR02			0x0040 0x0230 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_11_FLEXPWM2_PWMB02		0x0040 0x0230 0x0490 0x1 0x0
#define MXRT105X_PAD_EMC_11_LPI2C4_SDA			0x0040 0x0230 0x04e8 0x2 0x0
#define MXRT105X_PAD_EMC_11_USDHC2_RESET_B		0x0040 0x0230 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_11_FLEXIO1_FLEXIO11		0x0040 0x0230 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_11_GPIO4_IO11			0x0040 0x0230 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_12_SEMC_ADDR03			0x0044 0x0234 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_12_XBAR1_IN24			0x0044 0x0234 0x0640 0x1 0x0
#define MXRT105X_PAD_EMC_12_LPI2C4_SCL			0x0044 0x0234 0x04e4 0x2 0x0
#define MXRT105X_PAD_EMC_12_USDHC1_WP			0x0044 0x0234 0x05d8 0x3 0x0
#define MXRT105X_PAD_EMC_12_FLEXPWM1_PWMA03		0x0044 0x0234 0x0454 0x4 0x1
#define MXRT105X_PAD_EMC_12_GPIO4_IO12			0x0044 0x0234 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_13_SEMC_ADDR04			0x0048 0x0238 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_13_XBAR1_IN25			0x0048 0x0238 0x0650 0x1 0x1
#define MXRT105X_PAD_EMC_13_LPUART3_TX			0x0048 0x0238 0x053c 0x2 0x1
#define MXRT105X_PAD_EMC_13_MQS_RIGHT			0x0048 0x0238 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_13_FLEXPWM1_PWMB03		0x0048 0x0238 0x0464 0x4 0x1
#define MXRT105X_PAD_EMC_13_GPIO4_IO13			0x0048 0x0238 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_14_SEMC_ADDR05			0x004c 0x023c 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_14_XBAR1_INOUT19		0x004c 0x023c 0x0654 0x1 0x0
#define MXRT105X_PAD_EMC_14_LPUART3_RX			0x004c 0x023c 0x0538 0x2 0x1
#define MXRT105X_PAD_EMC_14_MQS_LEFT			0x004c 0x023c 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_14_GPIO4_IO14			0x004c 0x023c 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_15_SEMC_ADDR06			0x0050 0x0240 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_15_XBAR1_IN20			0x0050 0x0240 0x0634 0x1 0x0
#define MXRT105X_PAD_EMC_15_LPUART3_CTS_B		0x0050 0x0240 0x0534 0x2 0x0
#define MXRT105X_PAD_EMC_15_SPDIF_OUT			0x0050 0x0240 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_15_QTIMER3_TIMER0		0x0050 0x0240 0x057c 0x4 0x0
#define MXRT105X_PAD_EMC_15_GPIO4_IO15			0x0050 0x0240 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_16_SEMC_ADDR07			0x0054 0x0244 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_16_XBAR1_IN21			0x0054 0x0244 0x0658 0x1 0x0
#define MXRT105X_PAD_EMC_16_LPUART3_RTS_B		0x0054 0x0244 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_16_SPDIF_IN			0x0054 0x0244 0x05c8 0x3 0x1
#define MXRT105X_PAD_EMC_16_QTIMER3_TIMER1		0x0054 0x0244 0x0580 0x4 0x1
#define MXRT105X_PAD_EMC_16_GPIO4_IO16			0x0054 0x0244 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_17_SEMC_ADDR08			0x0058 0x0248 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_17_FLEXPWM4_PWMA03		0x0058 0x0248 0x04a0 0x1 0x0
#define MXRT105X_PAD_EMC_17_LPUART4_CTS_B		0x0058 0x0248 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_17_FLEXCAN1_TX			0x0058 0x0248 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_17_QTIMER3_TIMER2		0x0058 0x0248 0x0584 0x4 0x0
#define MXRT105X_PAD_EMC_17_GPIO4_IO17			0x0058 0x0248 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_18_SEMC_ADDR09			0x005c 0x024c 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_18_FLEXPWM4_PWMB03		0x005c 0x024c 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_18_LPUART4_RTS_B		0x005c 0x024c 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_18_FLEXCAN1_RX			0x005c 0x024c 0x044c 0x3 0x1
#define MXRT105X_PAD_EMC_18_QTIMER3_TIMER3		0x005c 0x024c 0x0588 0x4 0x0
#define MXRT105X_PAD_EMC_18_GPIO4_IO18			0x005c 0x024c 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_18_SNVS_VIO_5_CTL		0x005c 0x024c 0x0000 0x6 0x0

#define MXRT105X_PAD_EMC_19_SEMC_ADDR11			0x0060 0x0250 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_19_FLEXPWM2_PWMA03		0x0060 0x0250 0x0474 0x1 0x1
#define MXRT105X_PAD_EMC_19_LPUART4_TX			0x0060 0x0250 0x0544 0x2 0x1
#define MXRT105X_PAD_EMC_19_ENET_RDATA01		0x0060 0x0250 0x0438 0x3 0x0
#define MXRT105X_PAD_EMC_19_QTIMER2_TIMER0		0x0060 0x0250 0x056c 0x4 0x0
#define MXRT105X_PAD_EMC_19_GPIO4_IO19			0x0060 0x0250 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_19_SNVS_VIO_5			0x0060 0x0250 0x0000 0x6 0x0

#define MXRT105X_PAD_EMC_20_SEMC_ADDR12			0x0064 0x0254 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_20_FLEXPWM2_PWMB03		0x0064 0x0254 0x0484 0x1 0x1
#define MXRT105X_PAD_EMC_20_LPUART4_RX			0x0064 0x0254 0x0540 0x2 0x1
#define MXRT105X_PAD_EMC_20_ENET_RDATA00		0x0064 0x0254 0x0434 0x3 0x0
#define MXRT105X_PAD_EMC_20_QTIMER2_TIMER1		0x0064 0x0254 0x0570 0x4 0x0
#define MXRT105X_PAD_EMC_20_GPIO4_IO20			0x0064 0x0254 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_21_SEMC_BA0			0x0068 0x0258 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_21_FLEXPWM3_PWMA03		0x0068 0x0258 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_21_LPI2C3_SDA			0x0068 0x0258 0x04e0 0x2 0x0
#define MXRT105X_PAD_EMC_21_ENET_TDATA01		0x0068 0x0258 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_21_QTIMER2_TIMER2		0x0068 0x0258 0x0574 0x4 0x0
#define MXRT105X_PAD_EMC_21_GPIO4_IO21			0x0068 0x0258 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_22_SEMC_BA1			0x006c 0x025c 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_22_FLEXPWM3_PWMB03		0x006c 0x025c 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_22_LPI2C3_SCL			0x006c 0x025c 0x04dc 0x2 0x0
#define MXRT105X_PAD_EMC_22_ENET_TDATA00		0x006c 0x025c 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_22_QTIMER2_TIMER3		0x006c 0x025c 0x0578 0x4 0x0
#define MXRT105X_PAD_EMC_22_GPIO4_IO22			0x006c 0x025c 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_23_SEMC_ADDR10			0x0070 0x0260 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_23_FLEXPWM1_PWMA00		0x0070 0x0260 0x0458 0x1 0x0
#define MXRT105X_PAD_EMC_23_LPUART5_TX			0x0070 0x0260 0x054c 0x2 0x0
#define MXRT105X_PAD_EMC_23_ENET_RX_EN			0x0070 0x0260 0x043c 0x3 0x0
#define MXRT105X_PAD_EMC_23_GPT1_CAPTURE2		0x0070 0x0260 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_23_GPIO4_IO23			0x0070 0x0260 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_24_SEMC_CAS			0x0074 0x0264 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_24_FLEXPWM1_PWMB00		0x0074 0x0264 0x0468 0x1 0x0
#define MXRT105X_PAD_EMC_24_LPUART5_RX			0x0074 0x0264 0x0548 0x2 0x0
#define MXRT105X_PAD_EMC_24_ENET_TX_EN			0x0074 0x0264 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_24_GPT1_CAPTURE1		0x0074 0x0264 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_24_GPIO4_IO24			0x0074 0x0264 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_25_SEMC_RAS			0x0078 0x0268 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_25_FLEXPWM1_PWMA01		0x0078 0x0268 0x045c 0x1 0x0
#define MXRT105X_PAD_EMC_25_LPUART6_TX			0x0078 0x0268 0x0554 0x2 0x0
#define MXRT105X_PAD_EMC_25_ENET_TX_CLK			0x0078 0x0268 0x0448 0x3 0x0
#define MXRT105X_PAD_EMC_25_ENET_REF_CLK		0x0078 0x0268 0x042c 0x4 0x0
#define MXRT105X_PAD_EMC_25_GPIO4_IO25			0x0078 0x0268 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_26_SEMC_CLK			0x007c 0x026c 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_26_FLEXPWM1_PWMB01		0x007c 0x026c 0x046c 0x1 0x0
#define MXRT105X_PAD_EMC_26_LPUART6_RX			0x007c 0x026c 0x0550 0x2 0x0
#define MXRT105X_PAD_EMC_26_ENET_RX_ER			0x007c 0x026c 0x0440 0x3 0x0
#define MXRT105X_PAD_EMC_26_FLEXIO1_FLEXIO12		0x007c 0x026c 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_26_GPIO4_IO26			0x007c 0x026c 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_27_SEMC_CKE			0x0080 0x0270 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_27_FLEXPWM1_PWMA02		0x0080 0x0270 0x0460 0x1 0x0
#define MXRT105X_PAD_EMC_27_LPUART5_RTS_B		0x0080 0x0270 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_27_LPSPI1_SCK			0x0080 0x0270 0x04f0 0x3 0x0
#define MXRT105X_PAD_EMC_27_FLEXIO1_FLEXIO13		0x0080 0x0270 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_27_GPIO4_IO27			0x0080 0x0270 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_28_SEMC_WE			0x0084 0x0274 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_28_FLEXPWM1_PWMB02		0x0084 0x0274 0x0470 0x1 0x0
#define MXRT105X_PAD_EMC_28_LPUART5_CTS_B		0x0084 0x0274 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_28_LPSPI1_SDO			0x0084 0x0274 0x04f8 0x3 0x0
#define MXRT105X_PAD_EMC_28_FLEXIO1_FLEXIO14		0x0084 0x0274 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_28_GPIO4_IO28			0x0084 0x0274 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_29_SEMC_CS0			0x0088 0x0278 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_29_FLEXPWM3_PWMA00		0x0088 0x0278 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_29_LPUART6_RTS_B		0x0088 0x0278 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_29_LPSPI1_SDI			0x0088 0x0278 0x04f4 0x3 0x0
#define MXRT105X_PAD_EMC_29_FLEXIO1_FLEXIO15		0x0088 0x0278 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_29_GPIO4_IO29			0x0088 0x0278 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_30_SEMC_DATA08			0x008c 0x027c 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_30_FLEXPWM3_PWMB00		0x008c 0x027c 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_30_LPUART6_CTS_B		0x008c 0x027c 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_30_LPSPI1_PCS0			0x008c 0x027c 0x04ec 0x3 0x1
#define MXRT105X_PAD_EMC_30_CSI_DATA23			0x008c 0x027c 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_30_GPIO4_IO30			0x008c 0x027c 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_31_SEMC_DATA09			0x0090 0x0280 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_31_FLEXPWM3_PWMA01		0x0090 0x0280 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_31_LPUART7_TX			0x0090 0x0280 0x055c 0x2 0x1
#define MXRT105X_PAD_EMC_31_LPSPI1_PCS1			0x0090 0x0280 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_31_CSI_DATA22			0x0090 0x0280 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_31_GPIO4_IO31			0x0090 0x0280 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_32_SEMC_DATA10			0x0094 0x0284 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_32_FLEXPWM3_PWMB01		0x0094 0x0284 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_32_LPUART7_RX			0x0094 0x0284 0x0558 0x2 0x1
#define MXRT105X_PAD_EMC_32_CCM_PMIC_RDY		0x0094 0x0284 0x03fc 0x3 0x4
#define MXRT105X_PAD_EMC_32_CSI_DATA21			0x0094 0x0284 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_32_GPIO3_IO18			0x0094 0x0284 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_33_SEMC_DATA11			0x0098 0x0288 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_33_FLEXPWM3_PWMA02		0x0098 0x0288 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_33_USDHC1_RESET_B		0x0098 0x0288 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_33_SAI3_RX_DATA		0x0098 0x0288 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_33_CSI_DATA20			0x0098 0x0288 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_33_GPIO3_IO19			0x0098 0x0288 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_34_SEMC_DATA12			0x009c 0x028c 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_34_FLEXPWM3_PWMB02		0x009c 0x028c 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_34_USDHC1_VSELECT		0x009c 0x028c 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_34_SAI3_RX_SYNC		0x009c 0x028c 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_34_CSI_DATA19			0x009c 0x028c 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_34_GPIO3_IO20			0x009c 0x028c 0x0000 0x5 0x0

#define MXRT105X_PAD_EMC_35_SEMC_DATA13			0x00a0 0x0290 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_35_XBAR1_INOUT18		0x00a0 0x0290 0x0630 0x1 0x0
#define MXRT105X_PAD_EMC_35_GPT1_COMPARE1		0x00a0 0x0290 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_35_SAI3_RX_BCLK		0x00a0 0x0290 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_35_CSI_DATA18			0x00a0 0x0290 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_35_GPIO3_IO21			0x00a0 0x0290 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_35_USDHC1_CD_B			0x00a0 0x0290 0x05d4 0x6 0x0

#define MXRT105X_PAD_EMC_36_SEMC_DATA14			0x00a4 0x0294 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_36_XBAR1_IN22			0x00a4 0x0294 0x0638 0x1 0x0
#define MXRT105X_PAD_EMC_36_GPT1_COMPARE2		0x00a4 0x0294 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_36_SAI3_TX_DATA		0x00a4 0x0294 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_36_CSI_DATA17			0x00a4 0x0294 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_36_GPIO3_IO22			0x00a4 0x0294 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_36_USDHC1_WP			0x00a4 0x0294 0x05d8 0x6 0x1

#define MXRT105X_PAD_EMC_37_SEMC_DATA15			0x00a8 0x0298 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_37_XBAR1_IN23			0x00a8 0x0298 0x063c 0x1 0x0
#define MXRT105X_PAD_EMC_37_GPT1_COMPARE3		0x00a8 0x0298 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_37_SAI3_MCLK			0x00a8 0x0298 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_37_CSI_DATA16			0x00a8 0x0298 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_37_GPIO3_IO23			0x00a8 0x0298 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_37_USDHC2_WP			0x00a8 0x0298 0x0608 0x6 0x0

#define MXRT105X_PAD_EMC_38_SEMC_DM01			0x00ac 0x029c 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_38_FLEXPWM1_PWMA03		0x00ac 0x029c 0x0454 0x1 0x2
#define MXRT105X_PAD_EMC_38_LPUART8_TX			0x00ac 0x029c 0x0564 0x2 0x2
#define MXRT105X_PAD_EMC_38_SAI3_TX_BCLK		0x00ac 0x029c 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_38_CSI_FIELD			0x00ac 0x029c 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_38_GPIO3_IO24			0x00ac 0x029c 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_38_USDHC2_VSELECT		0x00ac 0x029c 0x0000 0x6 0x0

#define MXRT105X_PAD_EMC_39_SEMC_DQS			0x00b0 0x02a0 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_39_FLEXPWM1_PWMB03		0x00b0 0x02a0 0x0464 0x1 0x2
#define MXRT105X_PAD_EMC_39_LPUART8_RX			0x00b0 0x02a0 0x0560 0x2 0x2
#define MXRT105X_PAD_EMC_39_SAI3_TX_SYNC		0x00b0 0x02a0 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_39_WDOG1_WDOG_B		0x00b0 0x02a0 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_39_GPIO3_IO25			0x00b0 0x02a0 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_39_USDHC2_CD_B			0x00b0 0x02a0 0x05e0 0x6 0x1

#define MXRT105X_PAD_EMC_40_SEMC_RDY			0x00b4 0x02a4 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_40_GPT2_CAPTURE2		0x00b4 0x02a4 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_40_LPSPI1_PCS2			0x00b4 0x02a4 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_40_USB_OTG2_OC			0x00b4 0x02a4 0x05cc 0x3 0x1
#define MXRT105X_PAD_EMC_40_ENET_MDC			0x00b4 0x02a4 0x0000 0x4 0x0
#define MXRT105X_PAD_EMC_40_GPIO3_IO26			0x00b4 0x02a4 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_40_USDHC2_RESET_B		0x00b4 0x02a4 0x0000 0x6 0x0

#define MXRT105X_PAD_EMC_41_SEMC_CSX00			0x00b8 0x02a8 0x0000 0x0 0x0
#define MXRT105X_PAD_EMC_41_GPT2_CAPTURE1		0x00b8 0x02a8 0x0000 0x1 0x0
#define MXRT105X_PAD_EMC_41_LPSPI1_PCS3			0x00b8 0x02a8 0x0000 0x2 0x0
#define MXRT105X_PAD_EMC_41_USB_OTG2_PWR		0x00b8 0x02a8 0x0000 0x3 0x0
#define MXRT105X_PAD_EMC_41_ENET_MDIO			0x00b8 0x02a8 0x0430 0x4 0x1
#define MXRT105X_PAD_EMC_41_GPIO3_IO27			0x00b8 0x02a8 0x0000 0x5 0x0
#define MXRT105X_PAD_EMC_41_USDHC1_VSELECT		0x00b8 0x02a8 0x0000 0x6 0x0

#define MXRT105X_PAD_AD_B0_00_FLEXPWM2_PWMA03		0x00bc 0x02ac 0x0474 0x0 0x2
#define MXRT105X_PAD_AD_B0_00_XBAR1_INOUT14		0x00bc 0x02ac 0x0644 0x1 0x0
#define MXRT105X_PAD_AD_B0_00_USB_OTG2_ID		0x00bc 0x02ac 0x03f8 0x3 0x0
#define MXRT105X_PAD_AD_B0_00_LPI2C1_SCLS		0x00bc 0x02ac 0x0000 0x4 0x0
#define MXRT105X_PAD_AD_B0_00_GPIO1_IO00		0x00bc 0x02ac 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_00_USDHC1_RESET_B		0x00bc 0x02ac 0x0000 0x6 0x0
#define MXRT105X_PAD_AD_B0_00_LPSPI3_SCK		0x00bc 0x02ac 0x0510 0x7 0x0

#define MXRT105X_PAD_AD_B0_01_FLEXPWM2_PWMB03		0x00c0 0x02b0 0x0484 0x0 0x2
#define MXRT105X_PAD_AD_B0_01_XBAR1_INOUT15		0x00c0 0x02b0 0x0648 0x1 0x0
#define MXRT105X_PAD_AD_B0_01_USB_OTG1_ID		0x00c0 0x02b0 0x03f4 0x3 0x0
#define MXRT105X_PAD_AD_B0_01_LPI2C1_SDAS		0x00c0 0x02b0 0x0000 0x4 0x0
#define MXRT105X_PAD_AD_B0_01_GPIO1_IO01		0x00c0 0x02b0 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_01_EWM_OUT_B			0x00c0 0x02b0 0x0000 0x6 0x0
#define MXRT105X_PAD_AD_B0_01_LPSPI3_SDO		0x00c0 0x02b0 0x0518 0x7 0x0

#define MXRT105X_PAD_AD_B0_02_FLEXCAN2_TX		0x00c4 0x02b4 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B0_02_XBAR1_INOUT16		0x00c4 0x02b4 0x064c 0x1 0x0
#define MXRT105X_PAD_AD_B0_02_LPUART6_TX		0x00c4 0x02b4 0x0554 0x2 0x1
#define MXRT105X_PAD_AD_B0_02_USB_OTG1_PWR		0x00c4 0x02b4 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B0_02_FLEXPWM1_PWMX00		0x00c4 0x02b4 0x0000 0x4 0x0
#define MXRT105X_PAD_AD_B0_02_GPIO1_IO02		0x00c4 0x02b4 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_02_LPI2C1_HREQ		0x00c4 0x02b4 0x0000 0x6 0x0
#define MXRT105X_PAD_AD_B0_02_LPSPI3_SDI		0x00c4 0x02b4 0x0514 0x7 0x0

#define MXRT105X_PAD_AD_B0_03_FLEXCAN2_RX		0x00c8 0x02b8 0x0450 0x0 0x1
#define MXRT105X_PAD_AD_B0_03_XBAR1_INOUT17		0x00c8 0x02b8 0x062c 0x1 0x1
#define MXRT105X_PAD_AD_B0_03_LPUART6_RX		0x00c8 0x02b8 0x0550 0x2 0x1
#define MXRT105X_PAD_AD_B0_03_USB_OTG1_OC		0x00c8 0x02b8 0x05d0 0x3 0x0
#define MXRT105X_PAD_AD_B0_03_FLEXPWM1_PWMX01		0x00c8 0x02b8 0x0000 0x4 0x0
#define MXRT105X_PAD_AD_B0_03_GPIO1_IO03		0x00c8 0x02b8 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_03_LPSPI3_PCS0		0x00c8 0x02b8 0x050c 0x7 0x0

#define MXRT105X_PAD_AD_B0_04_SRC_BOOT_MODE00		0x00cc 0x02bc 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B0_04_MQS_RIGHT			0x00cc 0x02bc 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B0_04_ENET_TX_DATA03		0x00cc 0x02bc 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_04_SAI2_TX_SYNC		0x00cc 0x02bc 0x05c4 0x3 0x1
#define MXRT105X_PAD_AD_B0_04_CSI_DATA09		0x00cc 0x02bc 0x041c 0x4 0x1
#define MXRT105X_PAD_AD_B0_04_GPIO1_IO04		0x00cc 0x02bc 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_04_PIT_TRIGGER00		0x00cc 0x02bc 0x0000 0x6 0x0
#define MXRT105X_PAD_AD_B0_04_LPSPI3_PCS1		0x00cc 0x02bc 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B0_05_SRC_BOOT_MODE01		0x00d0 0x02c0 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B0_05_MQS_LEFT			0x00d0 0x02c0 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B0_05_ENET_TX_DATA02		0x00d0 0x02c0 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_05_SAI2_TX_BCLK		0x00d0 0x02c0 0x05c0 0x3 0x1
#define MXRT105X_PAD_AD_B0_05_CSI_DATA08		0x00d0 0x02c0 0x0418 0x4 0x1
#define MXRT105X_PAD_AD_B0_05_GPIO1_IO05		0x00d0 0x02c0 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_05_XBAR1_INOUT17		0x00d0 0x02c0 0x062c 0x6 0x2
#define MXRT105X_PAD_AD_B0_05_LPSPI3_PCS2		0x00d0 0x02c0 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B0_06_JTAG_TMS			0x00d4 0x02c4 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B0_06_GPT2_COMPARE1		0x00d4 0x02c4 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B0_06_ENET_RX_CLK		0x00d4 0x02c4 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_06_SAI2_RX_BCLK		0x00d4 0x02c4 0x05b4 0x3 0x1
#define MXRT105X_PAD_AD_B0_06_CSI_DATA07		0x00d4 0x02c4 0x0414 0x4 0x1
#define MXRT105X_PAD_AD_B0_06_GPIO1_IO06		0x00d4 0x02c4 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_06_XBAR1_INOUT18		0x00d4 0x02c4 0x0630 0x6 0x1
#define MXRT105X_PAD_AD_B0_06_LPSPI3_PCS3		0x00d4 0x02c4 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B0_07_JTAG_TCK			0x00d8 0x02c8 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B0_07_GPT2_COMPARE2		0x00d8 0x02c8 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B0_07_ENET_TX_ER		0x00d8 0x02c8 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_07_SAI2_RX_SYNC		0x00d8 0x02c8 0x05bc 0x3 0x1
#define MXRT105X_PAD_AD_B0_07_CSI_DATA06		0x00d8 0x02c8 0x0410 0x4 0x1
#define MXRT105X_PAD_AD_B0_07_GPIO1_IO07		0x00d8 0x02c8 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_07_XBAR1_INOUT19		0x00d8 0x02c8 0x0654 0x6 0x1
#define MXRT105X_PAD_AD_B0_07_ENET_1588_EVENT3_OUT	0x00d8 0x02c8 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B0_08_JTAG_MOD			0x00dc 0x02cc 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B0_08_GPT2_COMPARE3		0x00dc 0x02cc 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B0_08_ENET_RX_DATA03		0x00dc 0x02cc 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_08_SAI2_RX_DATA		0x00dc 0x02cc 0x05b8 0x3 0x1
#define MXRT105X_PAD_AD_B0_08_CSI_DATA05		0x00dc 0x02cc 0x040c 0x4 0x1
#define MXRT105X_PAD_AD_B0_08_GPIO1_IO08		0x00dc 0x02cc 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_08_XBAR1_IN20		0x00dc 0x02cc 0x0634 0x6 0x1
#define MXRT105X_PAD_AD_B0_08_ENET_1588_EVENT3_IN	0x00dc 0x02cc 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B0_09_JTAG_TDI			0x00e0 0x02d0 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B0_09_FLEXPWM2_PWMA03		0x00e0 0x02d0 0x0474 0x1 0x3
#define MXRT105X_PAD_AD_B0_09_ENET_RX_DATA02		0x00e0 0x02d0 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_09_SAI2_TX_DATA		0x00e0 0x02d0 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B0_09_CSI_DATA04		0x00e0 0x02d0 0x0408 0x4 0x1
#define MXRT105X_PAD_AD_B0_09_GPIO1_IO09		0x00e0 0x02d0 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_09_XBAR1_IN21		0x00e0 0x02d0 0x0658 0x6 0x1
#define MXRT105X_PAD_AD_B0_09_GPT2_CLK			0x00e0 0x02d0 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B0_10_JTAG_TDO			0x00e4 0x02d4 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B0_10_FLEXPWM1_PWMA03		0x00e4 0x02d4 0x0454 0x1 0x3
#define MXRT105X_PAD_AD_B0_10_ENET_CRS			0x00e4 0x02d4 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_10_SAI2_MCLK			0x00e4 0x02d4 0x05b0 0x3 0x1
#define MXRT105X_PAD_AD_B0_10_CSI_DATA03		0x00e4 0x02d4 0x0404 0x4 0x1
#define MXRT105X_PAD_AD_B0_10_GPIO1_IO10		0x00e4 0x02d4 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_10_XBAR1_IN22		0x00e4 0x02d4 0x0638 0x6 0x1
#define MXRT105X_PAD_AD_B0_10_ENET_1588_EVENT0_OUT	0x00e4 0x02d4 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B0_11_JTAG_TRSTB		0x00e8 0x02d8 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B0_11_FLEXPWM1_PWMB03		0x00e8 0x02d8 0x0464 0x1 0x3
#define MXRT105X_PAD_AD_B0_11_ENET_COL			0x00e8 0x02d8 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_11_WDOG1_WDOG_B		0x00e8 0x02d8 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B0_11_CSI_DATA02		0x00e8 0x02d8 0x0400 0x4 0x1
#define MXRT105X_PAD_AD_B0_11_GPIO1_IO11		0x00e8 0x02d8 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_11_XBAR1_IN23		0x00e8 0x02d8 0x063c 0x6 0x1
#define MXRT105X_PAD_AD_B0_11_ENET_1588_EVENT0_IN	0x00e8 0x02d8 0x0444 0x7 0x1

#define MXRT105X_PAD_AD_B0_12_LPI2C4_SCL		0x00ec 0x02dc 0x04e4 0x0 0x1
#define MXRT105X_PAD_AD_B0_12_CCM_PMIC_READY		0x00ec 0x02dc 0x03fc 0x1 0x1
#define MXRT105X_PAD_AD_B0_12_LPUART1_TX		0x00ec 0x02dc 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_12_WDOG2_WDOG_B		0x00ec 0x02dc 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B0_12_FLEXPWM1_PWMX02		0x00ec 0x02dc 0x0000 0x4 0x0
#define MXRT105X_PAD_AD_B0_12_GPIO1_IO12		0x00ec 0x02dc 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_12_ENET_1588_EVENT1_OUT	0x00ec 0x02dc 0x0000 0x6 0x0

#define MXRT105X_PAD_AD_B0_13_LPI2C4_SDA		0x00f0 0x02e0 0x04e8 0x0 0x1
#define MXRT105X_PAD_AD_B0_13_LPUART1_RX		0x00f0 0x02e0 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_13_EWM_OUT_B			0x00f0 0x02e0 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B0_13_FLEXPWM1_PWMX03		0x00f0 0x02e0 0x0000 0x4 0x0
#define MXRT105X_PAD_AD_B0_13_GPIO1_IO13		0x00f0 0x02e0 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_13_ENET_1588_EVENT1_IN	0x00f0 0x02e0 0x0000 0x6 0x0

#define MXRT105X_PAD_AD_B0_14_USB_OTG2_OC		0x00f4 0x02e4 0x05cc 0x0 0x0
#define MXRT105X_PAD_AD_B0_14_XBAR1_IN24		0x00f4 0x02e4 0x0640 0x1 0x1
#define MXRT105X_PAD_AD_B0_14_LPUART1_CTS_B		0x00f4 0x02e4 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_14_ENET_1588_EVENT0_OUT	0x00f4 0x02e4 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B0_14_CSI_VSYNC			0x00f4 0x02e4 0x0428 0x4 0x0
#define MXRT105X_PAD_AD_B0_14_GPIO1_IO14		0x00f4 0x02e4 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_14_FLEXCAN2_TX		0x00f4 0x02e4 0x0000 0x6 0x0

#define MXRT105X_PAD_AD_B0_15_USB_OTG2_PWR		0x00f8 0x02e8 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B0_15_XBAR1_IN25		0x00f8 0x02e8 0x0650 0x1 0x0
#define MXRT105X_PAD_AD_B0_15_LPUART1_RTS_B		0x00f8 0x02e8 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B0_15_ENET_1588_EVENT0_IN	0x00f8 0x02e8 0x0444 0x3 0x0
#define MXRT105X_PAD_AD_B0_15_CSI_HSYNC			0x00f8 0x02e8 0x0420 0x4 0x0
#define MXRT105X_PAD_AD_B0_15_GPIO1_IO15		0x00f8 0x02e8 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B0_15_FLEXCAN2_RX		0x00f8 0x02e8 0x0450 0x6 0x2
#define MXRT105X_PAD_AD_B0_15_WDOG1_WDOG_RST_B_DEB	0x00f8 0x02e8 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B1_00_USB_OTG2_ID		0x00fc 0x02ec 0x03f8 0x0 0x1
#define MXRT105X_PAD_AD_B1_00_QTIMER3_TIMER0		0x00fc 0x02ec 0x057c 0x1 0x1
#define MXRT105X_PAD_AD_B1_00_LPUART2_CTS_B		0x00fc 0x02ec 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B1_00_LPI2C1_SCL		0x00fc 0x02ec 0x04cc 0x3 0x1
#define MXRT105X_PAD_AD_B1_00_WDOG1_B			0x00fc 0x02ec 0x0000 0x4 0x0
#define MXRT105X_PAD_AD_B1_00_GPIO1_IO16		0x00fc 0x02ec 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_00_USDHC1_WP			0x00fc 0x02ec 0x05d8 0x6 0x2
#define MXRT105X_PAD_AD_B1_00_KPP_ROW07			0x00fc 0x02ec 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B1_01_USB_OTG1_PWR		0x0100 0x02f0 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B1_01_QTIMER3_TIMER1		0x0100 0x02f0 0x0580 0x1 0x0
#define MXRT105X_PAD_AD_B1_01_LPUART2_RTS_B		0x0100 0x02f0 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B1_01_LPI2C1_SDA		0x0100 0x02f0 0x04d0 0x3 0x1
#define MXRT105X_PAD_AD_B1_01_CCM_PMIC_READY		0x0100 0x02f0 0x03fc 0x4 0x2
#define MXRT105X_PAD_AD_B1_01_GPIO1_IO17		0x0100 0x02f0 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_01_USDHC1_VSELECT		0x0100 0x02f0 0x0000 0x6 0x0

#define MXRT105X_PAD_AD_B1_02_USB_OTG1_ID		0x0104 0x02f4 0x03f4 0x0 0x1
#define MXRT105X_PAD_AD_B1_02_QTIMER3_TIMER2		0x0104 0x02f4 0x0584 0x1 0x1
#define MXRT105X_PAD_AD_B1_02_LPUART2_TX		0x0104 0x02f4 0x0530 0x2 0x1
#define MXRT105X_PAD_AD_B1_02_SPDIF_OUT			0x0104 0x02f4 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B1_02_ENET_1588_EVENT2_OUT	0x0104 0x02f4 0x0000 0x4 0x0
#define MXRT105X_PAD_AD_B1_02_GPIO1_IO18		0x0104 0x02f4 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_02_USDHC1_CD_B		0x0104 0x02f4 0x05d4 0x6 0x1
#define MXRT105X_PAD_AD_B1_02_KPP_ROW06			0x0104 0x02f4 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B1_03_USB_OTG1_OC		0x0108 0x02f8 0x05d0 0x0 0x1
#define MXRT105X_PAD_AD_B1_03_QTIMER3_TIMER3		0x0108 0x02f8 0x0588 0x1 0x1
#define MXRT105X_PAD_AD_B1_03_LPUART2_RX		0x0108 0x02f8 0x052c 0x2 0x1
#define MXRT105X_PAD_AD_B1_03_SPDIF_IN			0x0108 0x02f8 0x05c8 0x3 0x0
#define MXRT105X_PAD_AD_B1_03_ENET_1588_EVENT2_IN	0x0108 0x02f8 0x0000 0x4 0x0
#define MXRT105X_PAD_AD_B1_03_GPIO1_IO19		0x0108 0x02f8 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_03_USDHC2_CD_B		0x0108 0x02f8 0x05e0 0x6 0x0
#define MXRT105X_PAD_AD_B1_03_KPP_COL06			0x0108 0x02f8 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B1_04_FLEXSPI_DATA03		0x010c 0x02fc 0x04c4 0x0 0x1
#define MXRT105X_PAD_AD_B1_04_ENET_MDC			0x010c 0x02fc 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B1_04_LPUART3_CTS_B		0x010c 0x02fc 0x0534 0x2 0x1
#define MXRT105X_PAD_AD_B1_04_SPDIF_SR_CLK		0x010c 0x02fc 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B1_04_CSI_PIXCLK		0x010c 0x02fc 0x0424 0x4 0x0
#define MXRT105X_PAD_AD_B1_04_GPIO1_IO20		0x010c 0x02fc 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_04_USDHC2_DATA0		0x010c 0x02fc 0x05e8 0x6 0x1
#define MXRT105X_PAD_AD_B1_04_KPP_ROW05			0x010c 0x02fc 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B1_05_FLEXSPI_DATA02		0x0110 0x0300 0x04c0 0x0 0x1
#define MXRT105X_PAD_AD_B1_05_ENET_MDIO			0x0110 0x0300 0x0430 0x1 0x0
#define MXRT105X_PAD_AD_B1_05_LPUART3_RTS_B		0x0110 0x0300 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B1_05_SPDIF_OUT			0x0110 0x0300 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B1_05_CSI_MCLK			0x0110 0x0300 0x0000 0x4 0x0
#define MXRT105X_PAD_AD_B1_05_GPIO1_IO21		0x0110 0x0300 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_05_USDHC2_DATA1		0x0110 0x0300 0x05ec 0x6 0x1

#define MXRT105X_PAD_AD_B1_06_FLEXSPI_DATA01		0x0114 0x0304 0x04bc 0x0 0x1
#define MXRT105X_PAD_AD_B1_06_LPI2C3_SDA		0x0114 0x0304 0x04e0 0x1 0x2
#define MXRT105X_PAD_AD_B1_06_LPUART3_TX		0x0114 0x0304 0x053c 0x2 0x0
#define MXRT105X_PAD_AD_B1_06_SPDIF_LOCK		0x0114 0x0304 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B1_06_CSI_VSYNC			0x0114 0x0304 0x0428 0x4 0x1
#define MXRT105X_PAD_AD_B1_06_GPIO1_IO22		0x0114 0x0304 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_06_USDHC2_DATA2		0x0114 0x0304 0x05f0 0x6 0x1
#define MXRT105X_PAD_AD_B1_06_KPP_ROW04			0x0114 0x0304 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B1_07_FLEXSPI_DATA00		0x0118 0x0308 0x04b8 0x0 0x1
#define MXRT105X_PAD_AD_B1_07_LPI2C3_SCL		0x0118 0x0308 0x04dc 0x1 0x2
#define MXRT105X_PAD_AD_B1_07_LPUART3_RX		0x0118 0x0308 0x0538 0x2 0x0
#define MXRT105X_PAD_AD_B1_07_SPDIF_EXT_CLK		0x0118 0x0308 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B1_07_CSI_HSYNC			0x0118 0x0308 0x0420 0x4 0x1
#define MXRT105X_PAD_AD_B1_07_GPIO1_IO23		0x0118 0x0308 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_07_USDHC2_DATA3		0x0118 0x0308 0x05f4 0x6 0x1

#define MXRT105X_PAD_AD_B1_08_FLEXSPI_SS1_B		0x011c 0x030c 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B1_08_FLEXPWM4_PWMA00		0x011c 0x030c 0x0494 0x1 0x1
#define MXRT105X_PAD_AD_B1_08_FLEXCAN1_TX		0x011c 0x030c 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B1_08_CCM_PMIC_READY		0x011c 0x030c 0x03fc 0x3 0x3
#define MXRT105X_PAD_AD_B1_08_CSI_DATA09		0x011c 0x030c 0x041c 0x4 0x0
#define MXRT105X_PAD_AD_B1_08_GPIO1_IO24		0x011c 0x030c 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_08_USDHC2_CMD		0x011c 0x030c 0x05e4 0x6 0x1

#define MXRT105X_PAD_AD_B1_09_FLEXSPI_DQS		0x0120 0x0310 0x04a4 0x0 0x1
#define MXRT105X_PAD_AD_B1_09_FLEXPWM4_PWMA01		0x0120 0x0310 0x0498 0x1 0x1
#define MXRT105X_PAD_AD_B1_09_FLEXCAN1_RX		0x0120 0x0310 0x044c 0x2 0x2
#define MXRT105X_PAD_AD_B1_09_SAI1_MCLK			0x0120 0x0310 0x058c 0x3 0x1
#define MXRT105X_PAD_AD_B1_09_CSI_DATA08		0x0120 0x0310 0x0418 0x4 0x0
#define MXRT105X_PAD_AD_B1_09_GPIO1_IO25		0x0120 0x0310 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_09_USDHC2_CLK		0x0120 0x0310 0x05dc 0x6 0x1

#define MXRT105X_PAD_AD_B1_10_FLEXSPI_DATA03		0x0124 0x0314 0x04b4 0x0 0x1
#define MXRT105X_PAD_AD_B1_10_WDOG1_B			0x0124 0x0314 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B1_10_LPUART8_TX		0x0124 0x0314 0x0564 0x2 0x1
#define MXRT105X_PAD_AD_B1_10_SAI1_RX_SYNC		0x0124 0x0314 0x05a4 0x3 0x1
#define MXRT105X_PAD_AD_B1_10_CSI_DATA07		0x0124 0x0314 0x0414 0x4 0x0
#define MXRT105X_PAD_AD_B1_10_GPIO1_IO26		0x0124 0x0314 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_10_USDHC2_WP			0x0124 0x0314 0x0608 0x6 0x1

#define MXRT105X_PAD_AD_B1_11_FLEXSPI_DATA02		0x0128 0x0318 0x04b0 0x0 0x1
#define MXRT105X_PAD_AD_B1_11_EWM_OUT_B			0x0128 0x0318 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B1_11_LPUART8_RX		0x0128 0x0318 0x0560 0x2 0x1
#define MXRT105X_PAD_AD_B1_11_SAI1_RX_BCLK		0x0128 0x0318 0x0590 0x3 0x1
#define MXRT105X_PAD_AD_B1_11_CSI_DATA06		0x0128 0x0318 0x0410 0x4 0x0
#define MXRT105X_PAD_AD_B1_11_GPIO1_IO27		0x0128 0x0318 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_11_USDHC2_RESET_B		0x0128 0x0318 0x0000 0x6 0x0

#define MXRT105X_PAD_AD_B1_12_FLEXSPI_DATA01		0x012c 0x031c 0x04ac 0x0 0x1
#define MXRT105X_PAD_AD_B1_12_ACMP_OUT00		0x012c 0x031c 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B1_12_LPSPI3_PCS0		0x012c 0x031c 0x050c 0x2 0x1
#define MXRT105X_PAD_AD_B1_12_SAI1_RX_DATA00		0x012c 0x031c 0x0594 0x3 0x1
#define MXRT105X_PAD_AD_B1_12_CSI_DATA05		0x012c 0x031c 0x040c 0x4 0x0
#define MXRT105X_PAD_AD_B1_12_GPIO1_IO28		0x012c 0x031c 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_12_USDHC2_DATA4		0x012c 0x031c 0x05f8 0x6 0x1
#define MXRT105X_PAD_AD_B1_12_KPP_ROW01			0x012c 0x031c 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B1_13_FLEXSPI_DATA00		0x0130 0x0320 0x04a8 0x0 0x1
#define MXRT105X_PAD_AD_B1_13_ACMP_OUT01		0x0130 0x0320 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B1_13_LPSPI3_SDI		0x0130 0x0320 0x0514 0x2 0x1
#define MXRT105X_PAD_AD_B1_13_SAI1_TX_DATA00		0x0130 0x0320 0x0000 0x3 0x0
#define MXRT105X_PAD_AD_B1_13_CSI_DATA04		0x0130 0x0320 0x0408 0x4 0x0
#define MXRT105X_PAD_AD_B1_13_GPIO1_IO29		0x0130 0x0320 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_13_USDHC2_DATA5		0x0130 0x0320 0x05fc 0x6 0x1

#define MXRT105X_PAD_AD_B1_14_FLEXSPI_SCLK		0x0134 0x0324 0x04c8 0x0 0x1
#define MXRT105X_PAD_AD_B1_14_ACMP_OUT02		0x0134 0x0324 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B1_14_LPSPI3_SDO		0x0134 0x0324 0x0518 0x2 0x1
#define MXRT105X_PAD_AD_B1_14_SAI1_TX_BCLK		0x0134 0x0324 0x05a8 0x3 0x1
#define MXRT105X_PAD_AD_B1_14_CSI_DATA03		0x0134 0x0324 0x0404 0x4 0x0
#define MXRT105X_PAD_AD_B1_14_GPIO1_IO30		0x0134 0x0324 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_14_USDHC2_DATA6		0x0134 0x0324 0x0600 0x6 0x1
#define MXRT105X_PAD_AD_B1_14_KPP_ROW00			0x0134 0x0324 0x0000 0x7 0x0

#define MXRT105X_PAD_AD_B1_15_FLEXSPI_SS0_B		0x0138 0x0328 0x0000 0x0 0x0
#define MXRT105X_PAD_AD_B1_15_ACMP_OUT03		0x0138 0x0328 0x0000 0x1 0x0
#define MXRT105X_PAD_AD_B1_15_LPSPI3_SCK		0x0138 0x0328 0x0000 0x2 0x0
#define MXRT105X_PAD_AD_B1_15_SAI1_TX_SYNC		0x0138 0x0328 0x05ac 0x3 0x1
#define MXRT105X_PAD_AD_B1_15_CSI_DATA02		0x0138 0x0328 0x0400 0x4 0x0
#define MXRT105X_PAD_AD_B1_15_GPIO1_IO31		0x0138 0x0328 0x0000 0x5 0x0
#define MXRT105X_PAD_AD_B1_15_USDHC2_DATA7		0x0138 0x0328 0x0604 0x6 0x1

#define MXRT105X_PAD_B0_00_LCD_CLK			0x013c 0x032c 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_00_QTIMER1_TIMER0		0x013c 0x032c 0x0000 0x1 0x0
#define MXRT105X_PAD_B0_00_MQS_RIGHT			0x013c 0x032c 0x0000 0x2 0x0
#define MXRT105X_PAD_B0_00_LPSPI4_PCS0			0x013c 0x032c 0x051c 0x3 0x0
#define MXRT105X_PAD_B0_00_FLEXIO2_FLEXIO00		0x013c 0x032c 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_00_GPIO2_IO00			0x013c 0x032c 0x0000 0x5 0x0

#define MXRT105X_PAD_B0_01_LCD_ENABLE			0x0140 0x0330 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_01_QTIMER1_TIMER1		0x0140 0x0330 0x0000 0x1 0x0
#define MXRT105X_PAD_B0_01_MQS_LEFT			0x0140 0x0330 0x0000 0x2 0x0
#define MXRT105X_PAD_B0_01_LPSPI4_SDI			0x0140 0x0330 0x0524 0x3 0x0
#define MXRT105X_PAD_B0_01_FLEXIO2_FLEXIO01		0x0140 0x0330 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_01_GPIO2_IO01			0x0140 0x0330 0x0000 0x5 0x0

#define MXRT105X_PAD_B0_02_LCD_HSYNC			0x0144 0x0334 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_02_QTIMER1_TIMER2		0x0144 0x0334 0x0000 0x1 0x0
#define MXRT105X_PAD_B0_02_FLEXCAN1_TX			0x0144 0x0334 0x0000 0x2 0x0
#define MXRT105X_PAD_B0_02_LPSPI4_SDO			0x0144 0x0334 0x0528 0x3 0x0
#define MXRT105X_PAD_B0_02_FLEXIO2_FLEXIO02		0x0144 0x0334 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_02_GPIO2_IO02			0x0144 0x0334 0x0000 0x5 0x0

#define MXRT105X_PAD_B0_03_LCD_VSYNC			0x0148 0x0338 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_03_QTIMER2_TIMER0		0x0148 0x0338 0x056c 0x1 0x1
#define MXRT105X_PAD_B0_03_FLEXCAN1_RX			0x0148 0x0338 0x044c 0x2 0x3
#define MXRT105X_PAD_B0_03_LPSPI4_SCK			0x0148 0x0338 0x0520 0x3 0x0
#define MXRT105X_PAD_B0_03_FLEXIO2_FLEXIO03		0x0148 0x0338 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_03_GPIO2_IO03			0x0148 0x0338 0x0000 0x5 0x0

#define MXRT105X_PAD_B0_04_LCD_DATA00			0x014c 0x033c 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_04_QTIMER2_TIMER1		0x014c 0x033c 0x0570 0x1 0x1
#define MXRT105X_PAD_B0_04_LPI2C2_SCL			0x014c 0x033c 0x04d4 0x2 0x1
#define MXRT105X_PAD_B0_04_FLEXIO2_FLEXIO04		0x014c 0x033c 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_04_GPIO2_IO04			0x014c 0x033c 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_04_SRC_BOOT_CFG00		0x014c 0x033c 0x0000 0x6 0x0

#define MXRT105X_PAD_B0_05_LCD_DATA01			0x0150 0x0340 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_05_QTIMER2_TIMER2		0x0150 0x0340 0x0574 0x1 0x1
#define MXRT105X_PAD_B0_05_LPI2C2_SDA			0x0150 0x0340 0x04d8 0x2 0x1
#define MXRT105X_PAD_B0_05_FLEXIO2_FLEXIO05		0x0150 0x0340 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_05_GPIO2_IO05			0x0150 0x0340 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_05_SRC_BOOT_CFG01		0x0150 0x0340 0x0000 0x6 0x0

#define MXRT105X_PAD_B0_06_LCD_DATA02			0x0154 0x0344 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_06_QTIMER3_TIMER0		0x0154 0x0344 0x057c 0x1 0x2
#define MXRT105X_PAD_B0_06_FLEXPWM2_PWMA00		0x0154 0x0344 0x0478 0x2 0x1
#define MXRT105X_PAD_B0_06_FLEXIO2_FLEXIO06		0x0154 0x0344 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_06_GPIO2_IO06			0x0154 0x0344 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_06_SRC_BOOT_CFG02		0x0154 0x0344 0x0000 0x6 0x0

#define MXRT105X_PAD_B0_07_LCD_DATA03			0x0158 0x0348 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_07_QTIMER3_TIMER1		0x0158 0x0348 0x0580 0x1 0x2
#define MXRT105X_PAD_B0_07_FLEXPWM2_PWMB00		0x0158 0x0348 0x0488 0x2 0x1
#define MXRT105X_PAD_B0_07_FLEXIO2_FLEXIO07		0x0158 0x0348 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_07_GPIO2_IO07			0x0158 0x0348 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_07_SRC_BOOT_CFG03		0x0158 0x0348 0x0000 0x6 0x0

#define MXRT105X_PAD_B0_08_LCD_DATA04			0x015c 0x034c 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_08_QTIMER3_TIMER2		0x015c 0x034c 0x0584 0x1 0x2
#define MXRT105X_PAD_B0_08_FLEXPWM2_PWMA01		0x015c 0x034c 0x047c 0x2 0x1
#define MXRT105X_PAD_B0_08_LPUART3_TX			0x015c 0x034c 0x053c 0x3 0x2
#define MXRT105X_PAD_B0_08_FLEXIO2_FLEXIO08		0x015c 0x034c 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_08_GPIO2_IO08			0x015c 0x034c 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_08_SRC_BOOT_CFG04		0x015c 0x034c 0x0000 0x6 0x0

#define MXRT105X_PAD_B0_09_LCD_DATA05			0x0160 0x0350 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_09_QTIMER4_TIMER0		0x0160 0x0350 0x0000 0x1 0x0
#define MXRT105X_PAD_B0_09_FLEXPWM2_PWMB01		0x0160 0x0350 0x048c 0x2 0x1
#define MXRT105X_PAD_B0_09_LPUART3_RX			0x0160 0x0350 0x0538 0x3 0x2
#define MXRT105X_PAD_B0_09_FLEXIO2_FLEXIO09		0x0160 0x0350 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_09_GPIO2_IO09			0x0160 0x0350 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_09_SRC_BOOT_CFG05		0x0160 0x0350 0x0000 0x6 0x0

#define MXRT105X_PAD_B0_10_LCD_DATA06			0x0164 0x0354 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_10_QTIMER4_TIMER1		0x0164 0x0354 0x0000 0x1 0x0
#define MXRT105X_PAD_B0_10_FLEXPWM2_PWMA02		0x0164 0x0354 0x0480 0x2 0x1
#define MXRT105X_PAD_B0_10_SAI1_TX_DATA03		0x0164 0x0354 0x0598 0x3 0x1
#define MXRT105X_PAD_B0_10_FLEXIO2_FLEXIO10		0x0164 0x0354 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_10_GPIO2_IO10			0x0164 0x0354 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_10_SRC_BOOT_CFG06		0x0164 0x0354 0x0000 0x6 0x0

#define MXRT105X_PAD_B0_11_LCD_DATA07			0x0168 0x0358 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_11_QTIMER4_TIMER2		0x0168 0x0358 0x0000 0x1 0x0
#define MXRT105X_PAD_B0_11_FLEXPWM2_PWMB02		0x0168 0x0358 0x0490 0x2 0x1
#define MXRT105X_PAD_B0_11_SAI1_TX_DATA02		0x0168 0x0358 0x059c 0x3 0x1
#define MXRT105X_PAD_B0_11_FLEXIO2_FLEXIO11		0x0168 0x0358 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_11_GPIO2_IO11			0x0168 0x0358 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_11_SRC_BOOT_CFG07		0x0168 0x0358 0x0000 0x6 0x0

#define MXRT105X_PAD_B0_12_LCD_DATA08			0x016c 0x035c 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_12_XBAR1_INOUT10		0x016c 0x035c 0x0000 0x1 0x0
#define MXRT105X_PAD_B0_12_SAI1_TX_DATA01		0x016c 0x035c 0x05a0 0x3 0x1
#define MXRT105X_PAD_B0_12_FLEXIO2_FLEXIO12		0x016c 0x035c 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_12_GPIO2_IO12			0x016c 0x035c 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_12_SRC_BOOT_CFG08		0x016c 0x035c 0x0000 0x6 0x0

#define MXRT105X_PAD_B0_13_LCD_DATA09			0x0170 0x0360 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_13_XBAR1_INOUT11		0x0170 0x0360 0x0000 0x1 0x0
#define MXRT105X_PAD_B0_13_SAI1_MCLK			0x0170 0x0360 0x058c 0x3 0x2
#define MXRT105X_PAD_B0_13_FLEXIO2_FLEXIO13		0x0170 0x0360 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_13_GPIO2_IO13			0x0170 0x0360 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_13_SRC_BOOT_CFG09		0x0170 0x0360 0x0000 0x6 0x0

#define MXRT105X_PAD_B0_14_LCD_DATA10			0x0174 0x0364 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_14_XBAR1_INOUT12		0x0174 0x0364 0x0000 0x1 0x0
#define MXRT105X_PAD_B0_14_ARM_CM7_TXEV			0x0174 0x0364 0x0000 0x2 0x0
#define MXRT105X_PAD_B0_14_SAI1_RX_SYNC			0x0174 0x0364 0x05a4 0x3 0x2
#define MXRT105X_PAD_B0_14_FLEXIO2_FLEXIO14		0x0174 0x0364 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_14_GPIO2_IO14			0x0174 0x0364 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_14_SRC_BOOT_CFG10		0x0174 0x0364 0x0000 0x6 0x0

#define MXRT105X_PAD_B0_15_LCD_DATA11			0x0178 0x0368 0x0000 0x0 0x0
#define MXRT105X_PAD_B0_15_XBAR1_INOUT13		0x0178 0x0368 0x0000 0x1 0x0
#define MXRT105X_PAD_B0_15_ARM_CM7_RXEV			0x0178 0x0368 0x0000 0x2 0x0
#define MXRT105X_PAD_B0_15_SAI1_RX_BCLK			0x0178 0x0368 0x0590 0x3 0x2
#define MXRT105X_PAD_B0_15_FLEXIO2_FLEXIO15		0x0178 0x0368 0x0000 0x4 0x0
#define MXRT105X_PAD_B0_15_GPIO2_IO15			0x0178 0x0368 0x0000 0x5 0x0
#define MXRT105X_PAD_B0_15_SRC_BOOT_CFG11		0x0178 0x0368 0x0000 0x6 0x0

#define MXRT105X_PAD_B1_00_LCD_DATA12			0x017c 0x036c 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_00_XBAR1_INOUT14		0x017c 0x036c 0x0644 0x1 0x1
#define MXRT105X_PAD_B1_00_LPUART4_TX			0x017c 0x036c 0x0544 0x2 0x2
#define MXRT105X_PAD_B1_00_SAI1_RX_DATA00		0x017c 0x036c 0x0594 0x3 0x2
#define MXRT105X_PAD_B1_00_FLEXIO2_FLEXIO16		0x017c 0x036c 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_00_GPIO2_IO16			0x017c 0x036c 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_00_TPSMP_HDATA14		0x017c 0x036c 0x0454 0x6 0x4

#define MXRT105X_PAD_B1_01_LCD_DATA13			0x0180 0x0370 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_01_XBAR1_INOUT15		0x0180 0x0370 0x0648 0x1 0x1
#define MXRT105X_PAD_B1_01_LPUART4_RX			0x0180 0x0370 0x0540 0x2 0x2
#define MXRT105X_PAD_B1_01_SAI1_TX_DATA00		0x0180 0x0370 0x0000 0x3 0x0
#define MXRT105X_PAD_B1_01_FLEXIO2_FLEXIO17		0x0180 0x0370 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_01_GPIO2_IO17			0x0180 0x0370 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_01_FLEXPWM1_PWMB03		0x0180 0x0370 0x0464 0x6 0x4

#define MXRT105X_PAD_B1_02_LCD_DATA14			0x0184 0x0374 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_02_XBAR1_INOUT16		0x0184 0x0374 0x064c 0x1 0x1
#define MXRT105X_PAD_B1_02_LPSPI4_PCS2			0x0184 0x0374 0x0000 0x2 0x0
#define MXRT105X_PAD_B1_02_SAI1_TX_BCLK			0x0184 0x0374 0x05a8 0x3 0x2
#define MXRT105X_PAD_B1_02_FLEXIO2_FLEXIO18		0x0184 0x0374 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_02_GPIO2_IO18			0x0184 0x0374 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_02_FLEXPWM2_PWMA03		0x0184 0x0374 0x0474 0x6 0x4

#define MXRT105X_PAD_B1_03_LCD_DATA15			0x0188 0x0378 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_03_XBAR1_INOUT17		0x0188 0x0378 0x062c 0x1 0x3
#define MXRT105X_PAD_B1_03_LPSPI4_PCS1			0x0188 0x0378 0x0000 0x2 0x0
#define MXRT105X_PAD_B1_03_SAI1_TX_SYNC			0x0188 0x0378 0x05ac 0x3 0x2
#define MXRT105X_PAD_B1_03_FLEXIO2_FLEXIO19		0x0188 0x0378 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_03_GPIO2_IO19			0x0188 0x0378 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_03_FLEXPWM2_PWMB03		0x0188 0x0378 0x0484 0x6 0x3

#define MXRT105X_PAD_B1_04_LCD_DATA16			0x018c 0x037c 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_04_LPSPI4_PCS0			0x018c 0x037c 0x051c 0x1 0x1
#define MXRT105X_PAD_B1_04_CSI_DATA15			0x018c 0x037c 0x0000 0x2 0x0
#define MXRT105X_PAD_B1_04_ENET_RX_DATA00		0x018c 0x037c 0x0434 0x3 0x1
#define MXRT105X_PAD_B1_04_FLEXIO2_FLEXIO20		0x018c 0x037c 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_04_GPIO2_IO20			0x018c 0x037c 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_04_CSU_CSU_ALARM_AUT02		0x018c 0x037c 0x0000 0x6 0x0

#define MXRT105X_PAD_B1_05_LCD_DATA17			0x0190 0x0380 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_05_LPSPI4_SDI			0x0190 0x0380 0x0524 0x1 0x1
#define MXRT105X_PAD_B1_05_CSI_DATA14			0x0190 0x0380 0x0000 0x2 0x0
#define MXRT105X_PAD_B1_05_ENET_RX_DATA01		0x0190 0x0380 0x0438 0x3 0x1
#define MXRT105X_PAD_B1_05_FLEXIO2_FLEXIO21		0x0190 0x0380 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_05_GPIO2_IO21			0x0190 0x0380 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_05_CSU_CSU_ALARM_AUT01		0x0190 0x0380 0x0000 0x6 0x0

#define MXRT105X_PAD_B1_06_LCD_DATA18			0x0194 0x0384 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_06_LPSPI4_SDO			0x0194 0x0384 0x0528 0x1 0x1
#define MXRT105X_PAD_B1_06_CSI_DATA13			0x0194 0x0384 0x0000 0x2 0x0
#define MXRT105X_PAD_B1_06_ENET_RX_EN			0x0194 0x0384 0x043c 0x3 0x1
#define MXRT105X_PAD_B1_06_FLEXIO2_FLEXIO22		0x0194 0x0384 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_06_GPIO2_IO22			0x0194 0x0384 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_06_CSU_CSU_ALARM_AUT00		0x0194 0x0384 0x0000 0x6 0x0

#define MXRT105X_PAD_B1_07_LCD_DATA19			0x0198 0x0388 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_07_LPSPI4_SCK			0x0198 0x0388 0x0520 0x1 0x1
#define MXRT105X_PAD_B1_07_CSI_DATA12			0x0198 0x0388 0x0000 0x2 0x0
#define MXRT105X_PAD_B1_07_ENET_TX_DATA00		0x0198 0x0388 0x0000 0x3 0x0
#define MXRT105X_PAD_B1_07_FLEXIO2_FLEXIO23		0x0198 0x0388 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_07_GPIO2_IO23			0x0198 0x0388 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_07_CSU_CSU_INT_DEB		0x0198 0x0388 0x0000 0x6 0x0

#define MXRT105X_PAD_B1_08_LCD_DATA20			0x019c 0x038c 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_08_QTIMER1_TIMER3		0x019c 0x038c 0x0000 0x1 0x0
#define MXRT105X_PAD_B1_08_CSI_DATA11			0x019c 0x038c 0x0000 0x2 0x0
#define MXRT105X_PAD_B1_08_ENET_TX_DATA01		0x019c 0x038c 0x0000 0x3 0x0
#define MXRT105X_PAD_B1_08_FLEXIO2_FLEXIO24		0x019c 0x038c 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_08_GPIO2_IO24			0x019c 0x038c 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_08_FLEXCAN2_TX			0x019c 0x038c 0x0000 0x6 0x0

#define MXRT105X_PAD_B1_09_LCD_DATA21			0x01a0 0x0390 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_09_QTIMER2_TIMER3		0x01a0 0x0390 0x0578 0x1 0x1
#define MXRT105X_PAD_B1_09_CSI_DATA10			0x01a0 0x0390 0x0000 0x2 0x0
#define MXRT105X_PAD_B1_09_ENET_TX_EN			0x01a0 0x0390 0x0000 0x3 0x0
#define MXRT105X_PAD_B1_09_FLEXIO2_FLEXIO25		0x01a0 0x0390 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_09_GPIO2_IO25			0x01a0 0x0390 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_09_FLEXCAN2_RX			0x01a0 0x0390 0x0450 0x6 0x3

#define MXRT105X_PAD_B1_10_LCD_DATA22			0x01a4 0x0394 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_10_QTIMER3_TIMER3		0x01a4 0x0394 0x0588 0x1 0x2
#define MXRT105X_PAD_B1_10_CSI_DATA00			0x01a4 0x0394 0x0000 0x2 0x0
#define MXRT105X_PAD_B1_10_ENET_TX_CLK			0x01a4 0x0394 0x0448 0x3 0x1
#define MXRT105X_PAD_B1_10_FLEXIO2_FLEXIO26		0x01a4 0x0394 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_10_GPIO2_IO26			0x01a4 0x0394 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_10_ENET_REF_CLK			0x01a4 0x0394 0x042c 0x6 0x1

#define MXRT105X_PAD_B1_11_LCD_DATA23			0x01a8 0x0398 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_11_QTIMER4_TIMER3		0x01a8 0x0398 0x0000 0x1 0x0
#define MXRT105X_PAD_B1_11_CSI_DATA01			0x01a8 0x0398 0x0000 0x2 0x0
#define MXRT105X_PAD_B1_11_ENET_RX_ER			0x01a8 0x0398 0x0440 0x3 0x1
#define MXRT105X_PAD_B1_11_FLEXIO2_FLEXIO27		0x01a8 0x0398 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_11_GPIO2_IO27			0x01a8 0x0398 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_11_LPSPI4_PCS3			0x01a8 0x0398 0x0000 0x6 0x0

#define MXRT105X_PAD_B1_12_LPUART5_TX			0x01ac 0x039c 0x054c 0x1 0x1
#define MXRT105X_PAD_B1_12_CSI_PIXCLK			0x01ac 0x039c 0x0424 0x2 0x1
#define MXRT105X_PAD_B1_12_ENET_1588_EVENT0_IN		0x01ac 0x039c 0x0444 0x3 0x2
#define MXRT105X_PAD_B1_12_FLEXIO2_FLEXIO28		0x01ac 0x039c 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_12_GPIO2_IO28			0x01ac 0x039c 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_12_USDHC1_CD_B			0x01ac 0x039c 0x05d4 0x6 0x2

#define MXRT105X_PAD_B1_13_WDOG1_B			0x01b0 0x03a0 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_13_LPUART5_RX			0x01b0 0x03a0 0x0548 0x1 0x1
#define MXRT105X_PAD_B1_13_CSI_VSYNC			0x01b0 0x03a0 0x0428 0x2 0x2
#define MXRT105X_PAD_B1_13_ENET_1588_EVENT0_OUT		0x01b0 0x03a0 0x0000 0x3 0x0
#define MXRT105X_PAD_B1_13_FLEXIO2_FLEXIO29		0x01b0 0x03a0 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_13_GPIO2_IO29			0x01b0 0x03a0 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_13_USDHC1_WP			0x01b0 0x03a0 0x05d8 0x6 0x3

#define MXRT105X_PAD_B1_14_ENET_MDC			0x01b4 0x03a4 0x0000 0x0 0x0
#define MXRT105X_PAD_B1_14_FLEXPWM4_PWMA02		0x01b4 0x03a4 0x049c 0x1 0x1
#define MXRT105X_PAD_B1_14_CSI_HSYNC			0x01b4 0x03a4 0x0420 0x2 0x2
#define MXRT105X_PAD_B1_14_XBAR1_IN02			0x01b4 0x03a4 0x060c 0x3 0x1
#define MXRT105X_PAD_B1_14_FLEXIO2_FLEXIO30		0x01b4 0x03a4 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_14_GPIO2_IO30			0x01b4 0x03a4 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_14_USDHC1_VSELECT		0x01b4 0x03a4 0x0000 0x6 0x0

#define MXRT105X_PAD_B1_15_ENET_MDIO			0x01b8 0x03a8 0x0430 0x0 0x2
#define MXRT105X_PAD_B1_15_FLEXPWM4_PWMA03		0x01b8 0x03a8 0x04a0 0x1 0x1
#define MXRT105X_PAD_B1_15_CSI_MCLK			0x01b8 0x03a8 0x0000 0x2 0x0
#define MXRT105X_PAD_B1_15_XBAR1_IN03			0x01b8 0x03a8 0x0610 0x3 0x1
#define MXRT105X_PAD_B1_15_FLEXIO2_FLEXIO31		0x01b8 0x03a8 0x0000 0x4 0x0
#define MXRT105X_PAD_B1_15_GPIO2_IO31			0x01b8 0x03a8 0x0000 0x5 0x0
#define MXRT105X_PAD_B1_15_USDHC1_RESET_B		0x01b8 0x03a8 0x0000 0x6 0x0

#define MXRT105X_PAD_SD_B0_00_USDHC1_CMD		0x01bc 0x03ac 0x0000 0x0 0x0
#define MXRT105X_PAD_SD_B0_00_FLEXPWM1_PWMA00		0x01bc 0x03ac 0x0458 0x1 0x1
#define MXRT105X_PAD_SD_B0_00_LPI2C3_SCL		0x01bc 0x03ac 0x04dc 0x2 0x1
#define MXRT105X_PAD_SD_B0_00_XBAR1_INOUT04		0x01bc 0x03ac 0x0614 0x3 0x1
#define MXRT105X_PAD_SD_B0_00_LPSPI1_SCK		0x01bc 0x03ac 0x04f0 0x4 0x1
#define MXRT105X_PAD_SD_B0_00_GPIO3_IO12		0x01bc 0x03ac 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B0_00_FLEXSPI_BUS2BIT_A_SS1_B	0x01bc 0x03ac 0x0000 0x6 0x0

#define MXRT105X_PAD_SD_B0_01_USDHC1_CLK		0x01c0 0x03b0 0x0000 0x0 0x0
#define MXRT105X_PAD_SD_B0_01_FLEXPWM1_PWMB00		0x01c0 0x03b0 0x0468 0x1 0x1
#define MXRT105X_PAD_SD_B0_01_LPI2C3_SDA		0x01c0 0x03b0 0x04e0 0x2 0x1
#define MXRT105X_PAD_SD_B0_01_XBAR1_INOUT05		0x01c0 0x03b0 0x0618 0x3 0x1
#define MXRT105X_PAD_SD_B0_01_LPSPI1_PCS0		0x01c0 0x03b0 0x04ec 0x4 0x0
#define MXRT105X_PAD_SD_B0_01_GPIO3_IO13		0x01c0 0x03b0 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B0_01_FLEXSPI_BUS2BIT_B_SS1_B	0x01c0 0x03b0 0x0000 0x6 0x0

#define MXRT105X_PAD_SD_B0_02_USDHC1_DATA0		0x01c4 0x03b4 0x0000 0x0 0x0
#define MXRT105X_PAD_SD_B0_02_FLEXPWM1_PWMA01		0x01c4 0x03b4 0x045c 0x1 0x1
#define MXRT105X_PAD_SD_B0_02_LPUART8_CTS_B		0x01c4 0x03b4 0x0000 0x2 0x0
#define MXRT105X_PAD_SD_B0_02_XBAR1_INOUT06		0x01c4 0x03b4 0x061c 0x3 0x1
#define MXRT105X_PAD_SD_B0_02_LPSPI1_SDO		0x01c4 0x03b4 0x04f8 0x4 0x1
#define MXRT105X_PAD_SD_B0_02_GPIO3_IO14		0x01c4 0x03b4 0x0000 0x5 0x0

#define MXRT105X_PAD_SD_B0_03_USDHC1_DATA1		0x01c8 0x03b8 0x0000 0x0 0x0
#define MXRT105X_PAD_SD_B0_03_FLEXPWM1_PWMB01		0x01c8 0x03b8 0x046c 0x1 0x1
#define MXRT105X_PAD_SD_B0_03_LPUART8_RTS_B		0x01c8 0x03b8 0x0000 0x2 0x0
#define MXRT105X_PAD_SD_B0_03_XBAR1_INOUT07		0x01c8 0x03b8 0x0620 0x3 0x1
#define MXRT105X_PAD_SD_B0_03_LPSPI1_SDI		0x01c8 0x03b8 0x04f4 0x4 0x1
#define MXRT105X_PAD_SD_B0_03_GPIO3_IO15		0x01c8 0x03b8 0x0000 0x5 0x0

#define MXRT105X_PAD_SD_B0_04_USDHC1_DATA2		0x01cc 0x03bc 0x0000 0x0 0x0
#define MXRT105X_PAD_SD_B0_04_FLEXPWM1_PWMA02		0x01cc 0x03bc 0x0460 0x1 0x1
#define MXRT105X_PAD_SD_B0_04_LPUART8_TX		0x01cc 0x03bc 0x0564 0x2 0x0
#define MXRT105X_PAD_SD_B0_04_XBAR1_INOUT08		0x01cc 0x03bc 0x0624 0x3 0x1
#define MXRT105X_PAD_SD_B0_04_FLEXSPI_SS0_B		0x01cc 0x03bc 0x0000 0x4 0x0
#define MXRT105X_PAD_SD_B0_04_GPIO3_IO16		0x01cc 0x03bc 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B0_04_CCM_CLKO1			0x01cc 0x03bc 0x0000 0x6 0x0

#define MXRT105X_PAD_SD_B0_05_USDHC1_DATA3		0x01d0 0x03c0 0x0000 0x0 0x0
#define MXRT105X_PAD_SD_B0_05_FLEXPWM1_PWMB02		0x01d0 0x03c0 0x0470 0x1 0x1
#define MXRT105X_PAD_SD_B0_05_LPUART8_RX		0x01d0 0x03c0 0x0560 0x2 0x0
#define MXRT105X_PAD_SD_B0_05_XBAR1_INOUT09		0x01d0 0x03c0 0x0628 0x3 0x1
#define MXRT105X_PAD_SD_B0_05_FLEXSPI_DQS		0x01d0 0x03c0 0x0000 0x4 0x0
#define MXRT105X_PAD_SD_B0_05_GPIO3_IO17		0x01d0 0x03c0 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B0_05_CCM_CLKO2			0x01d0 0x03c0 0x0000 0x6 0x0

#define MXRT105X_PAD_SD_B1_00_USDHC2_DATA3		0x01d4 0x03c4 0x05f4 0x0 0x0
#define MXRT105X_PAD_SD_B1_00_FLEXSPI_DATA03		0x01d4 0x03c4 0x04c4 0x1 0x0
#define MXRT105X_PAD_SD_B1_00_FLEXPWM1_PWMA03		0x01d4 0x03c4 0x0454 0x2 0x0
#define MXRT105X_PAD_SD_B1_00_SAI1_TX_DATA03		0x01d4 0x03c4 0x0598 0x3 0x0
#define MXRT105X_PAD_SD_B1_00_LPUART4_TX		0x01d4 0x03c4 0x0544 0x4 0x0
#define MXRT105X_PAD_SD_B1_00_GPIO3_IO00		0x01d4 0x03c4 0x0000 0x5 0x0

#define MXRT105X_PAD_SD_B1_01_USDHC2_DATA2		0x01d8 0x03c8 0x05f0 0x0 0x0
#define MXRT105X_PAD_SD_B1_01_FLEXSPI_DATA02		0x01d8 0x03c8 0x04c0 0x1 0x0
#define MXRT105X_PAD_SD_B1_01_FLEXPWM1_PWMB03		0x01d8 0x03c8 0x0464 0x2 0x0
#define MXRT105X_PAD_SD_B1_01_SAI1_TX_DATA02		0x01d8 0x03c8 0x059c 0x3 0x0
#define MXRT105X_PAD_SD_B1_01_LPUART4_RX		0x01d8 0x03c8 0x0540 0x4 0x0
#define MXRT105X_PAD_SD_B1_01_GPIO3_IO01		0x01d8 0x03c8 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B1_01_CCM_DI0_EXT_CLK		0x01d8 0x03c8 0x0000 0x6 0x0

#define MXRT105X_PAD_SD_B1_02_USDHC2_DATA1		0x01dc 0x03cc 0x05ec 0x0 0x0
#define MXRT105X_PAD_SD_B1_02_FLEXSPI_DATA01		0x01dc 0x03cc 0x04bc 0x1 0x0
#define MXRT105X_PAD_SD_B1_02_FLEXPWM2_PWMA03		0x01dc 0x03cc 0x0474 0x2 0x0
#define MXRT105X_PAD_SD_B1_02_SAI1_TX_DATA01		0x01dc 0x03cc 0x05a0 0x3 0x0
#define MXRT105X_PAD_SD_B1_02_FLEXCAN1_TX		0x01dc 0x03cc 0x0000 0x4 0x0
#define MXRT105X_PAD_SD_B1_02_GPIO3_IO02		0x01dc 0x03cc 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B1_02_CCM_WAIT			0x01dc 0x03cc 0x0000 0x6 0x0

#define MXRT105X_PAD_SD_B1_03_USDHC2_DATA0		0x01e0 0x03d0 0x05e8 0x0 0x0
#define MXRT105X_PAD_SD_B1_03_FLEXSPI_DATA00		0x01e0 0x03d0 0x04b8 0x1 0x0
#define MXRT105X_PAD_SD_B1_03_FLEXPWM2_PWMB03		0x01e0 0x03d0 0x0484 0x2 0x0
#define MXRT105X_PAD_SD_B1_03_SAI1_MCLK			0x01e0 0x03d0 0x058c 0x3 0x0
#define MXRT105X_PAD_SD_B1_03_FLEXCAN1_RX		0x01e0 0x03d0 0x044c 0x4 0x0
#define MXRT105X_PAD_SD_B1_03_GPIO3_IO03		0x01e0 0x03d0 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B1_03_CCM_PMIC_READY		0x01e0 0x03d0 0x03fc 0x6 0x0

#define MXRT105X_PAD_SD_B1_04_USDHC2_CLK		0x01e4 0x03d4 0x05dc 0x0 0x0
#define MXRT105X_PAD_SD_B1_04_FLEXSPI_SCLK		0x01e4 0x03d4 0x0000 0x1 0x0
#define MXRT105X_PAD_SD_B1_04_LPI2C1_SCL		0x01e4 0x03d4 0x04cc 0x2 0x0
#define MXRT105X_PAD_SD_B1_04_SAI1_RX_SYNC		0x01e4 0x03d4 0x05a4 0x3 0x0
#define MXRT105X_PAD_SD_B1_04_FLEXSPI_SS1_B		0x01e4 0x03d4 0x0000 0x4 0x0
#define MXRT105X_PAD_SD_B1_04_GPIO3_IO04		0x01e4 0x03d4 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B1_04_CCM_STOP			0x01e4 0x03d4 0x0000 0x6 0x0

#define MXRT105X_PAD_SD_B1_05_USDHC2_CMD		0x01e8 0x03d8 0x05e4 0x0 0x0
#define MXRT105X_PAD_SD_B1_05_FLEXSPI_DQS		0x01e8 0x03d8 0x04a4 0x1 0x0
#define MXRT105X_PAD_SD_B1_05_LPI2C1_SDA		0x01e8 0x03d8 0x04d0 0x2 0x0
#define MXRT105X_PAD_SD_B1_05_SAI1_RX_BCLK		0x01e8 0x03d8 0x0590 0x3 0x0
#define MXRT105X_PAD_SD_B1_05_FLEXSPI_SS0_B		0x01e8 0x03d8 0x0000 0x4 0x0
#define MXRT105X_PAD_SD_B1_05_GPIO3_IO05		0x01e8 0x03d8 0x0000 0x5 0x0

#define MXRT105X_PAD_SD_B1_06_USDHC2_RESET_B		0x01ec 0x03dc 0x0000 0x0 0x0
#define MXRT105X_PAD_SD_B1_06_FLEXSPI_SS0_B		0x01ec 0x03dc 0x0000 0x1 0x0
#define MXRT105X_PAD_SD_B1_06_LPUART7_CTS_B		0x01ec 0x03dc 0x0000 0x2 0x0
#define MXRT105X_PAD_SD_B1_06_SAI1_RX_DATA00		0x01ec 0x03dc 0x0594 0x3 0x0
#define MXRT105X_PAD_SD_B1_06_LPSPI2_PCS0		0x01ec 0x03dc 0x04fc 0x4 0x0
#define MXRT105X_PAD_SD_B1_06_GPIO3_IO06		0x01ec 0x03dc 0x0000 0x5 0x0

#define MXRT105X_PAD_SD_B1_07_SEMC_CSX01		0x01f0 0x03e0 0x0000 0x0 0x0
#define MXRT105X_PAD_SD_B1_07_FLEXSPI_SCLK		0x01f0 0x03e0 0x04c8 0x1 0x0
#define MXRT105X_PAD_SD_B1_07_LPUART7_RTS_B		0x01f0 0x03e0 0x0000 0x2 0x0
#define MXRT105X_PAD_SD_B1_07_SAI1_TX_DATA00		0x01f0 0x03e0 0x0000 0x3 0x0
#define MXRT105X_PAD_SD_B1_07_LPSPI2_SCK		0x01f0 0x03e0 0x0500 0x4 0x0
#define MXRT105X_PAD_SD_B1_07_GPIO3_IO07		0x01f0 0x03e0 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B1_07_CCM_REF_EN_B		0x01f0 0x03e0 0x0000 0x6 0x0

#define MXRT105X_PAD_SD_B1_08_USDHC2_DATA4		0x01f4 0x03e4 0x05f8 0x0 0x0
#define MXRT105X_PAD_SD_B1_08_FLEXSPI_DATA00		0x01f4 0x03e4 0x04a8 0x1 0x0
#define MXRT105X_PAD_SD_B1_08_LPUART7_TX		0x01f4 0x03e4 0x055c 0x2 0x0
#define MXRT105X_PAD_SD_B1_08_SAI1_TX_BCLK		0x01f4 0x03e4 0x05a8 0x3 0x0
#define MXRT105X_PAD_SD_B1_08_LPSPI2_SD0		0x01f4 0x03e4 0x0508 0x4 0x0
#define MXRT105X_PAD_SD_B1_08_GPIO3_IO08		0x01f4 0x03e4 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B1_08_SEMC_CSX02		0x01f4 0x03e4 0x0000 0x6 0x0

#define MXRT105X_PAD_SD_B1_09_USDHC2_DATA5		0x01f8 0x03e8 0x05fc 0x0 0x0
#define MXRT105X_PAD_SD_B1_09_FLEXSPI_DATA01		0x01f8 0x03e8 0x04ac 0x1 0x0
#define MXRT105X_PAD_SD_B1_09_LPUART7_RX		0x01f8 0x03e8 0x0558 0x2 0x0
#define MXRT105X_PAD_SD_B1_09_SAI1_TX_SYNC		0x01f8 0x03e8 0x05ac 0x3 0x0
#define MXRT105X_PAD_SD_B1_09_LPSPI2_SDI		0x01f8 0x03e8 0x0504 0x4 0x0
#define MXRT105X_PAD_SD_B1_09_GPIO3_IO09		0x01f8 0x03e8 0x0000 0x5 0x0

#define MXRT105X_PAD_SD_B1_10_USDHC2_DATA6		0x01fc 0x03ec 0x0600 0x0 0x0
#define MXRT105X_PAD_SD_B1_10_FLEXSPI_DATA02		0x01fc 0x03ec 0x04b0 0x1 0x0
#define MXRT105X_PAD_SD_B1_10_LPUART2_RX		0x01fc 0x03ec 0x052c 0x2 0x0
#define MXRT105X_PAD_SD_B1_10_LPI2C2_SDA		0x01fc 0x03ec 0x04d8 0x3 0x0
#define MXRT105X_PAD_SD_B1_10_LPSPI2_PCS2		0x01fc 0x03ec 0x0000 0x4 0x0
#define MXRT105X_PAD_SD_B1_10_GPIO3_IO10		0x01fc 0x03ec 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B1_10_SRC_SYSTEM_RESET		0x01fc 0x03ec 0x0000 0x6 0x0

#define MXRT105X_PAD_SD_B1_11_USDHC2_DATA7		0x0200 0x03f0 0x0604 0x0 0x0
#define MXRT105X_PAD_SD_B1_11_FLEXSPI_DATA03		0x0200 0x03f0 0x04b4 0x1 0x0
#define MXRT105X_PAD_SD_B1_11_LPUART2_TX		0x0200 0x03f0 0x0530 0x2 0x0
#define MXRT105X_PAD_SD_B1_11_LPI2C2_SCL		0x0200 0x03f0 0x04d4 0x3 0x0
#define MXRT105X_PAD_SD_B1_11_LPSPI2_PCS3		0x0200 0x03f0 0x0000 0x4 0x0
#define MXRT105X_PAD_SD_B1_11_GPIO3_IO11		0x0200 0x03f0 0x0000 0x5 0x0
#define MXRT105X_PAD_SD_B1_11_SRC_EARLY_RESET		0x0200 0x03f0 0x0000 0x6 0x0


#endif /* __DTS_IMXRT105X_PINFUNC_H */
