# -System-Verilog-for-ASIC-FPGA-Design-Simulation

This repository contains the course work related to the System-Verilog-for-ASIC-FPGA-Design-Simulation course conducted by Electronic and Telecommunication department, university of Moratuwa.
