{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628809751398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628809751399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 19:09:11 2021 " "Processing started: Thu Aug 12 19:09:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628809751399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628809751399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Crosswalk_Controller -c Crosswalk_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Crosswalk_Controller -c Crosswalk_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628809751399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628809751845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628809751845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegments-Behavioral " "Found design unit 1: SevenSegments-Behavioral" {  } { { "SevenSegments.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/SevenSegments.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760045 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegments " "Found entity 1: SevenSegments" {  } { { "SevenSegments.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/SevenSegments.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628809760045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter16Bits-Behavioral " "Found design unit 1: Counter16Bits-Behavioral" {  } { { "Counter16Bits.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Counter16Bits.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter16Bits " "Found entity 1: Counter16Bits" {  } { { "Counter16Bits.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Counter16Bits.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628809760048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crosswalk_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crosswalk_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Crosswalk_Controller-Behavioral " "Found design unit 1: Crosswalk_Controller-Behavioral" {  } { { "Crosswalk_Controller.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Crosswalk_Controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Crosswalk_Controller " "Found entity 1: Crosswalk_Controller" {  } { { "Crosswalk_Controller.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Crosswalk_Controller.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628809760050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter32Bits-Behavioral " "Found design unit 1: Counter32Bits-Behavioral" {  } { { "Counter32Bits.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Counter32Bits.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760052 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter32Bits " "Found entity 1: Counter32Bits" {  } { { "Counter32Bits.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Counter32Bits.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628809760052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_cwc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_cwc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_CWC-Behavioral " "Found design unit 1: FSM_CWC-Behavioral" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760055 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_CWC " "Found entity 1: FSM_CWC" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628809760055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter32bitsreverse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter32bitsreverse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter32BitsReverse-Behavioral " "Found design unit 1: Counter32BitsReverse-Behavioral" {  } { { "Counter32BitsReverse.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Counter32BitsReverse.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter32BitsReverse " "Found entity 1: Counter32BitsReverse" {  } { { "Counter32BitsReverse.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Counter32BitsReverse.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628809760056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file state_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Package " "Found design unit 1: State_Package" {  } { { "State_Package.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/State_Package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628809760058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628809760058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Crosswalk_Controller " "Elaborating entity \"Crosswalk_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628809760122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegments SevenSegments:SevenSegments0 " "Elaborating entity \"SevenSegments\" for hierarchy \"SevenSegments:SevenSegments0\"" {  } { { "Crosswalk_Controller.vhd" "SevenSegments0" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Crosswalk_Controller.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628809760221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter32Bits Counter32Bits:Counter32Bits0 " "Elaborating entity \"Counter32Bits\" for hierarchy \"Counter32Bits:Counter32Bits0\"" {  } { { "Crosswalk_Controller.vhd" "Counter32Bits0" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Crosswalk_Controller.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628809760226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter32BitsReverse Counter32BitsReverse:Counter32Bits1 " "Elaborating entity \"Counter32BitsReverse\" for hierarchy \"Counter32BitsReverse:Counter32Bits1\"" {  } { { "Crosswalk_Controller.vhd" "Counter32Bits1" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Crosswalk_Controller.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628809760229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_CWC FSM_CWC:FSM_CWC1 " "Elaborating entity \"FSM_CWC\" for hierarchy \"FSM_CWC:FSM_CWC1\"" {  } { { "Crosswalk_Controller.vhd" "FSM_CWC1" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/Crosswalk_Controller.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628809760232 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stateI FSM_CWC.vhd(78) " "VHDL Process Statement warning at FSM_CWC.vhd(78): signal \"stateI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628809760233 "|Crosswalk_Controller|FSM_CWC:FSM_CWC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stateI FSM_CWC.vhd(79) " "VHDL Process Statement warning at FSM_CWC.vhd(79): signal \"stateI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628809760234 "|Crosswalk_Controller|FSM_CWC:FSM_CWC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "greenT FSM_CWC.vhd(83) " "VHDL Process Statement warning at FSM_CWC.vhd(83): signal \"greenT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628809760234 "|Crosswalk_Controller|FSM_CWC:FSM_CWC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stateI FSM_CWC.vhd(85) " "VHDL Process Statement warning at FSM_CWC.vhd(85): signal \"stateI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628809760234 "|Crosswalk_Controller|FSM_CWC:FSM_CWC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "redT FSM_CWC.vhd(89) " "VHDL Process Statement warning at FSM_CWC.vhd(89): signal \"redT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628809760234 "|Crosswalk_Controller|FSM_CWC:FSM_CWC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stateI FSM_CWC.vhd(91) " "VHDL Process Statement warning at FSM_CWC.vhd(91): signal \"stateI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628809760234 "|Crosswalk_Controller|FSM_CWC:FSM_CWC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yellowT FSM_CWC.vhd(95) " "VHDL Process Statement warning at FSM_CWC.vhd(95): signal \"yellowT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628809760234 "|Crosswalk_Controller|FSM_CWC:FSM_CWC0"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "State " "Can't recognize finite state machine \"State\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1628809760234 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 76 -1 0 } } { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1628809760912 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1628809760912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628809761031 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FSM_CWC:FSM_CWC2\|State.REDS High " "Register FSM_CWC:FSM_CWC2\|State.REDS will power up to High" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1628809761187 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FSM_CWC:FSM_CWC2\|State.GREENS Low " "Register FSM_CWC:FSM_CWC2\|State.GREENS will power up to Low" {  } { { "FSM_CWC.vhd" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab10/VHDL/FSM_CWC.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1628809761187 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1628809761187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628809761474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628809761474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628809761546 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628809761546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628809761546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628809761546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628809761561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 12 19:09:21 2021 " "Processing ended: Thu Aug 12 19:09:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628809761561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628809761561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628809761561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628809761561 ""}
