
*** Running vivado
    with args -log cmp3_disp.vds -m64 -mode batch -messageDb vivado.pb -notrace -source cmp3_disp.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source cmp3_disp.tcl -notrace
Command: synth_design -top cmp3_disp -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 937.320 ; gain = 154.520 ; free physical = 727 ; free virtual = 1732
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cmp3_disp' [/media/sf_verilog-projects/lab2-2C/lab2-2C.srcs/sources_1/new/cmp3_disp.v:23]
INFO: [Synth 8-638] synthesizing module 'cmp3' [/media/sf_verilog-projects/lab2-2C/lab2-2C.srcs/sources_1/new/cmp3.v:23]
INFO: [Synth 8-638] synthesizing module 'bitcmp' [/media/sf_verilog-projects/lab2-2C/lab2-2C.srcs/sources_1/new/bitcmp.v:23]
INFO: [Synth 8-256] done synthesizing module 'bitcmp' (1#1) [/media/sf_verilog-projects/lab2-2C/lab2-2C.srcs/sources_1/new/bitcmp.v:23]
INFO: [Synth 8-256] done synthesizing module 'cmp3' (2#1) [/media/sf_verilog-projects/lab2-2C/lab2-2C.srcs/sources_1/new/cmp3.v:23]
INFO: [Synth 8-256] done synthesizing module 'cmp3_disp' (3#1) [/media/sf_verilog-projects/lab2-2C/lab2-2C.srcs/sources_1/new/cmp3_disp.v:23]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[15]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[14]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[13]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[12]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[11]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[10]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[9]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port clk
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port sw[7]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port sw[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 973.609 ; gain = 190.809 ; free physical = 690 ; free virtual = 1695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 973.609 ; gain = 190.809 ; free physical = 690 ; free virtual = 1695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sf_verilog-projects/lab2-2C/lab2-2C.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc]
Finished Parsing XDC File [/media/sf_verilog-projects/lab2-2C/lab2-2C.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1243.039 ; gain = 0.000 ; free physical = 511 ; free virtual = 1516
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 511 ; free virtual = 1516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 511 ; free virtual = 1516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 511 ; free virtual = 1516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 503 ; free virtual = 1508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bitcmp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 503 ; free virtual = 1508
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[15]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[14]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[13]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[12]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[11]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[10]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port led[9]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port clk
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port sw[7]
WARNING: [Synth 8-3331] design cmp3_disp has unconnected port sw[6]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 503 ; free virtual = 1508
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 503 ; free virtual = 1508

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 487 ; free virtual = 1492
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 487 ; free virtual = 1492

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 487 ; free virtual = 1492
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 445 ; free virtual = 1451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1243.043 ; gain = 460.242 ; free physical = 445 ; free virtual = 1451
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1253.062 ; gain = 470.262 ; free physical = 427 ; free virtual = 1433
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1253.062 ; gain = 470.262 ; free physical = 427 ; free virtual = 1433
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1253.062 ; gain = 470.262 ; free physical = 427 ; free virtual = 1433
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1253.062 ; gain = 470.262 ; free physical = 427 ; free virtual = 1433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1253.062 ; gain = 470.262 ; free physical = 427 ; free virtual = 1433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1253.062 ; gain = 470.262 ; free physical = 427 ; free virtual = 1433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT6  |     3|
|2     |IBUF  |     6|
|3     |OBUF  |     9|
|4     |OBUFT |     7|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    25|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1253.062 ; gain = 470.262 ; free physical = 427 ; free virtual = 1433
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.062 ; gain = 84.309 ; free physical = 427 ; free virtual = 1433
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1253.062 ; gain = 470.262 ; free physical = 427 ; free virtual = 1433
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1253.062 ; gain = 361.742 ; free physical = 427 ; free virtual = 1433
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1277.070 ; gain = 0.000 ; free physical = 427 ; free virtual = 1432
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 12:14:39 2018...
