{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533303939056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533303939059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  3 10:45:38 2018 " "Processing started: Fri Aug  3 10:45:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533303939059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533303939059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DMA_Project -c DMA_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off DMA_Project -c DMA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533303939061 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533303939388 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "dma_controller.qsys " "Elaborating Qsys system entity \"dma_controller.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303939506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:42 Progress: Loading DMA_Controller/dma_controller.qsys " "2018.08.03.10:45:42 Progress: Loading DMA_Controller/dma_controller.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303942903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:43 Progress: Reading input file " "2018.08.03.10:45:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303943179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:43 Progress: Adding clk_0 \[clock_source 13.1\] " "2018.08.03.10:45:43 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303943252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:43 Progress: Parameterizing module clk_0 " "2018.08.03.10:45:43 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303943930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:43 Progress: Adding dma_0 \[altera_avalon_dma 13.1\] " "2018.08.03.10:45:43 Progress: Adding dma_0 \[altera_avalon_dma 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303943938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:44 Progress: Parameterizing module dma_0 " "2018.08.03.10:45:44 Progress: Parameterizing module dma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303944112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:44 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\] " "2018.08.03.10:45:44 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303944116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:44 Progress: Parameterizing module onchip_memory2_0 " "2018.08.03.10:45:44 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303944164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:44 Progress: Building connections " "2018.08.03.10:45:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303944166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:44 Progress: Parameterizing connections " "2018.08.03.10:45:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303944750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:44 Progress: Validating " "2018.08.03.10:45:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303944752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:45 Progress: Done reading input file " "2018.08.03.10:45:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303945586 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Dma_controller.onchip_memory2_0: onchip_memory2_0.s2 must be connected to an Avalon-MM master " "Dma_controller.onchip_memory2_0: onchip_memory2_0.s2 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533303945851 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Dma_controller.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver " "Dma_controller.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533303945852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_controller: Generating dma_controller \"dma_controller\" for QUARTUS_SYNTH " "Dma_controller: Generating dma_controller \"dma_controller\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303947710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 3 modules, 8 connections " "Pipeline_bridge_swap_transform: After transform: 3 modules, 8 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303947881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303947893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 3 modules, 6 connections " "Merlin_initial_interconnect_transform: After transform: 3 modules, 6 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303947951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 6 modules, 15 connections " "Merlin_translator_transform: After transform: 6 modules, 15 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303948298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 11 modules, 39 connections " "Merlin_domain_transform: After transform: 11 modules, 39 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303948912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 14 modules, 48 connections " "Merlin_router_transform: After transform: 14 modules, 48 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303949071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 19 modules, 58 connections " "Merlin_network_to_switch_transform: After transform: 19 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303949196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_width_transform: After transform: 21 modules, 64 connections " "Merlin_width_transform: After transform: 21 modules, 64 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303949380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 23 modules, 86 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 23 modules, 86 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303949505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 4 modules, 11 connections " "Merlin_hierarchy_transform: After transform: 4 modules, 11 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303950345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 4 modules, 11 connections " "Merlin_mm_transform: After transform: 4 modules, 11 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303950345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 6 modules, 16 connections " "Reset_adaptation_transform: After transform: 6 modules, 16 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303950496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: Starting RTL generation for module 'dma_controller_dma_0' " "Dma_0: Starting RTL generation for module 'dma_controller_dma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303951412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux//perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux//perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=dma_controller_dma_0 --dir=/tmp/alt7746_9058382003996275102.dir/0001_dma_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_9058382003996275102.dir/0001_dma_0_gen//dma_controller_dma_0_component_configuration.pl  --do_build_sim=0  \] " "Dma_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux//perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux//perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=dma_controller_dma_0 --dir=/tmp/alt7746_9058382003996275102.dir/0001_dma_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_9058382003996275102.dir/0001_dma_0_gen//dma_controller_dma_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303951413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: # 2018.08.03 10:45:51 (*)   dma_controller_dma_0: allowing these transactions: byte_access " "Dma_0: # 2018.08.03 10:45:51 (*)   dma_controller_dma_0: allowing these transactions: byte_access" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303952120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: Done RTL generation for module 'dma_controller_dma_0' " "Dma_0: Done RTL generation for module 'dma_controller_dma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303952121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: \"dma_controller\" instantiated altera_avalon_dma \"dma_0\" " "Dma_0: \"dma_controller\" instantiated altera_avalon_dma \"dma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303952126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'dma_controller_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'dma_controller_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303952987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dma_controller_onchip_memory2_0 --dir=/tmp/alt7746_9058382003996275102.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_9058382003996275102.dir/0002_onchip_memory2_0_gen//dma_controller_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dma_controller_onchip_memory2_0 --dir=/tmp/alt7746_9058382003996275102.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_9058382003996275102.dir/0002_onchip_memory2_0_gen//dma_controller_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303952987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'dma_controller_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'dma_controller_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"dma_controller\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"dma_controller\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 20 modules, 58 connections " "Pipeline_bridge_swap_transform: After transform: 20 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections " "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections " "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections " "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"dma_controller\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"dma_controller\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"dma_controller\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"dma_controller\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0_write_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"dma_0_write_master_translator\" " "Dma_0_write_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"dma_0_write_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\" " "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0_write_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"dma_0_write_master_translator_avalon_universal_master_0_agent\" " "Dma_0_write_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"dma_0_write_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\" " "Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303953940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303957266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303960065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303960210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303960380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303960382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"width_adapter\" " "Width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303960387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303960389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_controller: Done \"dma_controller\" with 17 modules, 22 files, 391938 bytes " "Dma_controller: Done \"dma_controller\" with 17 modules, 22 files, 391938 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303960389 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "dma_controller.qsys " "Finished elaborating Qsys system entity \"dma_controller.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303961265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMA_Project.v 1 1 " "Found 1 design units, including 1 entities, in source file DMA_Project.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMA_Project " "Found entity 1: DMA_Project" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/dma_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/dma_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller " "Found entity 1: dma_controller" {  } { { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961428 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/dma_controller/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/dma_controller/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/dma_controller/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/dma_controller/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_dma_0.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/dma_controller/submodules/dma_controller_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_dma_0_read_data_mux " "Found entity 1: dma_controller_dma_0_read_data_mux" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961934 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_controller_dma_0_fifo_module_fifo_ram_module " "Found entity 2: dma_controller_dma_0_fifo_module_fifo_ram_module" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961934 ""} { "Info" "ISGN_ENTITY_NAME" "3 dma_controller_dma_0_fifo_module " "Found entity 3: dma_controller_dma_0_fifo_module" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961934 ""} { "Info" "ISGN_ENTITY_NAME" "4 dma_controller_dma_0_mem_read " "Found entity 4: dma_controller_dma_0_mem_read" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961934 ""} { "Info" "ISGN_ENTITY_NAME" "5 dma_controller_dma_0_mem_write " "Found entity 5: dma_controller_dma_0_mem_write" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961934 ""} { "Info" "ISGN_ENTITY_NAME" "6 dma_controller_dma_0 " "Found entity 6: dma_controller_dma_0" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0 " "Found entity 1: dma_controller_mm_interconnect_0" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_controller_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at dma_controller_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533303961941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_controller_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at dma_controller_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533303961941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_addr_router_default_decode " "Found entity 1: dma_controller_mm_interconnect_0_addr_router_default_decode" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961942 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_controller_mm_interconnect_0_addr_router " "Found entity 2: dma_controller_mm_interconnect_0_addr_router" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303961942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303961942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: dma_controller_mm_interconnect_0_cmd_xbar_demux" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303962054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303962054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: dma_controller_mm_interconnect_0_cmd_xbar_mux" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303962161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303962161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_controller_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at dma_controller_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533303962333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_controller_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at dma_controller_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533303962333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_id_router_default_decode " "Found entity 1: dma_controller_mm_interconnect_0_id_router_default_decode" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303962335 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_controller_mm_interconnect_0_id_router " "Found entity 2: dma_controller_mm_interconnect_0_id_router" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303962335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303962335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: dma_controller_mm_interconnect_0_rsp_xbar_demux" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303962439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303962439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: dma_controller_mm_interconnect_0_rsp_xbar_mux" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303962547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303962547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_onchip_memory2_0 " "Found entity 1: dma_controller_onchip_memory2_0" {  } { { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303962551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303962551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DMA_Project " "Elaborating entity \"DMA_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1533303962721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count DMA_Project.v(19) " "Verilog HDL or VHDL warning at DMA_Project.v(19): object \"count\" assigned a value but never read" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533303962724 "|DMA_Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addressMemory DMA_Project.v(21) " "Verilog HDL or VHDL warning at DMA_Project.v(21): object \"addressMemory\" assigned a value but never read" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533303962725 "|DMA_Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byteEnable DMA_Project.v(22) " "Verilog HDL or VHDL warning at DMA_Project.v(22): object \"byteEnable\" assigned a value but never read" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533303962725 "|DMA_Project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset DMA_Project.v(36) " "Verilog HDL Always Construct warning at DMA_Project.v(36): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533303962726 "|DMA_Project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state DMA_Project.v(39) " "Verilog HDL Always Construct warning at DMA_Project.v(39): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533303962726 "|DMA_Project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "button DMA_Project.v(46) " "Verilog HDL Always Construct warning at DMA_Project.v(46): variable \"button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533303962726 "|DMA_Project"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DMA_Project.v(39) " "Verilog HDL Case Statement warning at DMA_Project.v(39): incomplete case statement has no default case item" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1533303962727 "|DMA_Project"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DMA_Project.v(39) " "Verilog HDL Case Statement information at DMA_Project.v(39): all case item expressions in this case statement are onehot" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 39 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1533303962727 "|DMA_Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state DMA_Project.v(35) " "Verilog HDL Always Construct warning at DMA_Project.v(35): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533303962727 "|DMA_Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds DMA_Project.v(35) " "Verilog HDL Always Construct warning at DMA_Project.v(35): inferring latch(es) for variable \"leds\", which holds its previous value in one or more paths through the always construct" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533303962727 "|DMA_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] DMA_Project.v(35) " "Inferred latch for \"leds\[0\]\" at DMA_Project.v(35)" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533303962728 "|DMA_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.state1 DMA_Project.v(35) " "Inferred latch for \"state.state1\" at DMA_Project.v(35)" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533303962728 "|DMA_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.idle DMA_Project.v(35) " "Inferred latch for \"state.idle\" at DMA_Project.v(35)" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533303962728 "|DMA_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00 DMA_Project.v(35) " "Inferred latch for \"state.00\" at DMA_Project.v(35)" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533303962728 "|DMA_Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller dma_controller:dma_0 " "Elaborating entity \"dma_controller\" for hierarchy \"dma_controller:dma_0\"" {  } { { "DMA_Project.v" "dma_0" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_dma_0 dma_controller:dma_0\|dma_controller_dma_0:dma_0 " "Elaborating entity \"dma_controller_dma_0\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\"" {  } { { "db/ip/dma_controller/dma_controller.v" "dma_0" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_dma_0_read_data_mux dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_read_data_mux:the_dma_controller_dma_0_read_data_mux " "Elaborating entity \"dma_controller_dma_0_read_data_mux\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_read_data_mux:the_dma_controller_dma_0_read_data_mux\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "the_dma_controller_dma_0_read_data_mux" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_dma_0_fifo_module dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module " "Elaborating entity \"dma_controller_dma_0_fifo_module\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "the_dma_controller_dma_0_fifo_module" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_dma_0_fifo_module_fifo_ram_module dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram " "Elaborating entity \"dma_controller_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "dma_controller_dma_0_fifo_module_fifo_ram" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "lpm_ram_dp_component" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303962891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=OFF " "Parameter \"lpm_hint\" = \"USE_EAB=OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 2 " "Parameter \"lpm_widthad\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303962892 ""}  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533303962892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963098 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_mux:mux dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_mux:mux\", which is child of megafunction instantiation \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hrc " "Found entity 1: mux_hrc" {  } { { "db/mux_hrc.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/mux_hrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303963214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303963214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hrc dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_mux:mux\|mux_hrc:auto_generated " "Elaborating entity \"mux_hrc\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_mux:mux\|mux_hrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_decode:wdecoder " "Elaborating entity \"lpm_decode\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963247 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_decode:wdecoder dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_decode:wdecoder\", which is child of megafunction instantiation \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_gvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gvf " "Found entity 1: decode_gvf" {  } { { "db/decode_gvf.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/decode_gvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303963382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303963382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_gvf dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_decode:wdecoder\|decode_gvf:auto_generated " "Elaborating entity \"decode_gvf\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_fifo_module:the_dma_controller_dma_0_fifo_module\|dma_controller_dma_0_fifo_module_fifo_ram_module:dma_controller_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|lpm_decode:wdecoder\|decode_gvf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_dma_0_mem_read dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_mem_read:the_dma_controller_dma_0_mem_read " "Elaborating entity \"dma_controller_dma_0_mem_read\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_mem_read:the_dma_controller_dma_0_mem_read\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "the_dma_controller_dma_0_mem_read" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_dma_0_mem_write dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_mem_write:the_dma_controller_dma_0_mem_write " "Elaborating entity \"dma_controller_dma_0_mem_write\" for hierarchy \"dma_controller:dma_0\|dma_controller_dma_0:dma_0\|dma_controller_dma_0_mem_write:the_dma_controller_dma_0_mem_write\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "the_dma_controller_dma_0_mem_write" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_onchip_memory2_0 dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"dma_controller_onchip_memory2_0\" for hierarchy \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/dma_controller/dma_controller.v" "onchip_memory2_0" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "the_altsyncram" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303963515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex " "Parameter \"init_file\" = \"/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963516 ""}  } { { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533303963516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1la2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1la2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1la2 " "Found entity 1: altsyncram_1la2" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303963635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303963635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1la2 dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated " "Elaborating entity \"altsyncram_1la2\" for hierarchy \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_mm_interconnect_0 dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"dma_controller_mm_interconnect_0\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/dma_controller/dma_controller.v" "mm_interconnect_0" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_write_master_translator\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "dma_0_write_master_translator" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "dma_0_read_master_translator" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_write_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "dma_0_write_master_translator_avalon_universal_master_0_agent" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_translator_avalon_universal_master_0_agent\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "dma_0_read_master_translator_avalon_universal_master_0_agent" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303963956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_mm_interconnect_0_addr_router dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"dma_controller_mm_interconnect_0_addr_router\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_addr_router:addr_router\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "addr_router" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_mm_interconnect_0_addr_router_default_decode dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_addr_router:addr_router\|dma_controller_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"dma_controller_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_addr_router:addr_router\|dma_controller_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_mm_interconnect_0_id_router dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_id_router:id_router " "Elaborating entity \"dma_controller_mm_interconnect_0_id_router\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_id_router:id_router\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "id_router" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_mm_interconnect_0_id_router_default_decode dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_id_router:id_router\|dma_controller_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"dma_controller_mm_interconnect_0_id_router_default_decode\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_id_router:id_router\|dma_controller_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_mm_interconnect_0_cmd_xbar_demux dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"dma_controller_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_mm_interconnect_0_cmd_xbar_mux dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"dma_controller_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_mm_interconnect_0_rsp_xbar_demux dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"dma_controller_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_mm_interconnect_0_rsp_xbar_mux dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"dma_controller_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|dma_controller_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "width_adapter" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"dma_controller:dma_0\|dma_controller_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "width_adapter_001" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dma_controller:dma_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dma_controller:dma_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/dma_controller/dma_controller.v" "rst_controller" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dma_controller:dma_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dma_controller:dma_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/dma_controller/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dma_controller:dma_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dma_controller:dma_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/dma_controller/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533303964336 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[0\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 45 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[1\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[2\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[3\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[4\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[5\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[6\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[7\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 332 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[8\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[9\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[10\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[11\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[12\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[13\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[14\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 619 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[15\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[16\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 701 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[17\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 742 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[18\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[19\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 824 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[20\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[21\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[22\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 947 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[23\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 988 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[24\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[25\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 1070 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[26\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 1111 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[27\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 1152 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[28\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[29\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 1234 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[30\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[31\] " "Synthesized away node \"dma_controller:dma_0\|dma_controller_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_1la2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_1la2.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/altsyncram_1la2.tdf" 1316 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 100 0 0 } } { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 82 0 0 } } { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303964930 "|DMA_Project|dma_controller:dma_0|dma_controller_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1la2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1533303964930 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1533303964930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "leds\[0\] " "Latch leds\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.state1_43 " "Ports D and ENA on the latch are fed by the same signal state.state1_43" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1533303965811 ""}  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1533303965811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.state1_43 " "Latch state.state1_43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.state1_43 " "Ports D and ENA on the latch are fed by the same signal state.state1_43" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1533303965811 ""}  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1533303965811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.idle_49 " "Latch state.idle_49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.state1_43 " "Ports D and ENA on the latch are fed by the same signal state.state1_43" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1533303965811 ""}  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1533303965811 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533303965851 "|DMA_Project|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533303965851 "|DMA_Project|led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1533303965851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1533303966094 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "312 " "312 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1533303966312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/output_files/DMA_Project.map.smsg " "Generated suppressed messages file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/output_files/DMA_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533303966418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1533303966678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303966678 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50M " "No output dependent on input pin \"clk_50M\"" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303966992 "|DMA_Project|clk_50M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button2 " "No output dependent on input pin \"button2\"" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303966992 "|DMA_Project|button2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1533303966992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1533303966993 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1533303966993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1533303966993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1533303966993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "717 " "Peak virtual memory: 717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533303967029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  3 10:46:07 2018 " "Processing ended: Fri Aug  3 10:46:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533303967029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533303967029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533303967029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533303967029 ""}
