
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/home/cyy/step_into_mips/lab_4/lab_4/lab_4.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/home/cyy/step_into_mips/lab_4/lab_4/lab_4.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/maindec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/maindec.v:23]
INFO: [Synth 8-6157] synthesizing module 'aludec' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/aludec.v:23]
WARNING: [Synth 8-151] case item 6'b000000 is unreachable [D:/workspace/hardware design/step_into_mips/lab_4/rtl/aludec.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/workspace/hardware design/step_into_mips/lab_4/rtl/aludec.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [D:/workspace/hardware design/step_into_mips/lab_4/rtl/aludec.v:29]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/aludec.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'alucontrol' does not match port width (8) of module 'aludec' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/controller.v:60]
INFO: [Synth 8-6157] synthesizing module 'floprc' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/floprc.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopr.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopr.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'q' does not match port width (8) of module 'flopr' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/controller.v:75]
WARNING: [Synth 8-689] width (2) of port connection 'q' does not match port width (8) of module 'flopr' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/controller.v:80]
WARNING: [Synth 8-3848] Net equalD in module/entity controller does not have driver. [D:/workspace/hardware design/step_into_mips/lab_4/rtl/controller.v:27]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (6#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/mux2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/pc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (9#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopenr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (11#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopenr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenrc' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopenrc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenrc' (12#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopenrc.v:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/signext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (13#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/signext.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (14#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/sl2.v:23]
INFO: [Synth 8-6157] synthesizing module 'eqcmp' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/eqcmp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eqcmp' (15#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/eqcmp.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized0' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/floprc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (15#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/floprc.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (15#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/mux3.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (16#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/mux3.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/alu.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/workspace/hardware design/step_into_mips/lab_4/rtl/alu.v:30]
INFO: [Synth 8-6155] done synthesizing module 'alu' (17#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/mux2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (17#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (17#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopr.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (17#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopr.v:23]
WARNING: [Synth 8-3848] Net flushD in module/entity datapath does not have driver. [D:/workspace/hardware design/step_into_mips/lab_4/rtl/datapath.v:57]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (18#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (19#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [D:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.runs/synth_1/.Xil/Vivado-21704-LAPTOP-ICDN7N0I/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (20#1) [D:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.runs/synth_1/.Xil/Vivado-21704-LAPTOP-ICDN7N0I/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.runs/synth_1/.Xil/Vivado-21704-LAPTOP-ICDN7N0I/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (21#1) [D:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.runs/synth_1/.Xil/Vivado-21704-LAPTOP-ICDN7N0I/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (22#1) [D:/workspace/hardware design/step_into_mips/lab_4/rtl/top.v:23]
WARNING: [Synth 8-7129] Port a[31] in module sl2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module sl2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.672 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1236.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'imem'
Finished Parsing XDC File [d:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'imem'
Parsing XDC File [d:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem/data_mem_in_context.xdc] for cell 'dmem'
Finished Parsing XDC File [d:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem/data_mem_in_context.xdc] for cell 'dmem'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1239.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1239.699 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1239.699 ; gain = 3.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1239.699 ; gain = 3.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for imem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dmem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1239.699 ; gain = 3.027
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'alucontrol_reg' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/aludec.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [D:/workspace/hardware design/step_into_mips/lab_4/rtl/alu.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1239.699 ; gain = 3.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   4 Input   32 Bit        Muxes := 2     
	   7 Input    9 Bit        Muxes := 1     
	  29 Input    8 Bit        Muxes := 1     
	  27 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	  29 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[25]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[28]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[29]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \mips/dp/alu/y_reg[17]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (mips/c/ad/alucontrol_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/c/ad/alucontrol_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/c/ad/alucontrol_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/c/ad/alucontrol_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/c/ad/alucontrol_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/c/ad/alucontrol_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/c/ad/alucontrol_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/c/ad/alucontrol_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.699 ; gain = 3.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+-----------+----------------------+--------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------+-----------+----------------------+--------------+
|top         | mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1239.699 ; gain = 3.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1239.699 ; gain = 3.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------+-----------+----------------------+--------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------+-----------+----------------------+--------------+
|top         | mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/y_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1239.699 ; gain = 3.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1243.637 ; gain = 6.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1243.637 ; gain = 6.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1243.637 ; gain = 6.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1243.637 ; gain = 6.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1243.637 ; gain = 6.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1243.637 ; gain = 6.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_mem      |         1|
|2     |data_mem      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_mem |     1|
|2     |inst_mem |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |    19|
|5     |LUT1     |     3|
|6     |LUT2     |    63|
|7     |LUT3     |     7|
|8     |LUT4     |    68|
|9     |LUT5     |    42|
|10    |LUT6     |   109|
|11    |RAM32M   |    10|
|12    |RAM32X1D |     4|
|13    |FDCE     |   156|
|14    |FDRE     |    63|
|15    |IBUF     |     2|
|16    |OBUF     |    65|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1243.637 ; gain = 6.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 491 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1243.637 ; gain = 3.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1243.637 ; gain = 6.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1255.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1259.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

Synth Design complete, checksum: 58cd4422
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1259.391 ; gain = 22.719
INFO: [Common 17-1381] The checkpoint 'D:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 15 10:51:12 2022...
