module PC(clk,ld,clr,up,data_in,data_out);
input clk,ld, clr, up;
input [15:0] data_in;
output logic [15:0] data_out;


always_ff @(posedge clk) begin
	if(clr)
		data_out <= 0;
	else if(up)
			data_out <= data_out + 1;
		  else if(ld)
            data_out <= data_out + {{8{data_in[7]}},data_in[7:0]};
				 
end



endmodule 