{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1473742253156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473742253162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 13:50:52 2016 " "Processing started: Tue Sep 13 13:50:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473742253162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742253162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AVR1911Digital -c AVRX1400H " "Command: quartus_map --read_settings_files=on --write_settings_files=off AVR1911Digital -c AVRX1400H" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742253162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1473742253553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1473742253554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bdf/avrx1400h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bdf/avrx1400h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AVRX1400H " "Found entity 1: AVRX1400H" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742269797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742269797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/lpm_ff5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/lpm_ff5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff5-SYN " "Found design unit 1: lpm_ff5-SYN" {  } { { "rtl/VHDL/lpm_ff5.vhd" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff5.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270458 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff5 " "Found entity 1: lpm_ff5" {  } { { "rtl/VHDL/lpm_ff5.vhd" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vhdl/lpm_ff1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vhdl/lpm_ff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff1-SYN " "Found design unit 1: lpm_ff1-SYN" {  } { { "rtl/VHDL/lpm_ff1.vhd" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270494 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff1 " "Found entity 1: lpm_ff1" {  } { { "rtl/VHDL/lpm_ff1.vhd" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/adcmcksel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/adcmcksel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCMCKSEL " "Found entity 1: ADCMCKSEL" {  } { { "rtl/verilog/ADCMCKSEL.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/ADCMCKSEL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/adc_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/adc_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_CLK_GEN " "Found entity 1: ADC_CLK_GEN" {  } { { "rtl/verilog/ADC_CLK_GEN.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/ADC_CLK_GEN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/adc_fs_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/adc_fs_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_FS_Manager " "Found entity 1: ADC_FS_Manager" {  } { { "rtl/verilog/ADC_FS_Manager.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/ADC_FS_Manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/clk_sync_exchanger.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/clk_sync_exchanger.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sync_exchanger " "Found entity 1: clk_sync_exchanger" {  } { { "rtl/verilog/clk_sync_exchanger.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/clk_sync_exchanger.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/delay1cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/delay1cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay1Cycle " "Found entity 1: Delay1Cycle" {  } { { "rtl/verilog/Delay1Cycle.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/Delay1Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/dsdtdm_ch_div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/dsdtdm_ch_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DSD_TDM_Channel_Divider " "Found entity 1: DSD_TDM_Channel_Divider" {  } { { "rtl/verilog/DSDTDM_Ch_Div.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/DSDTDM_Ch_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/expander.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/expander.v" { { "Info" "ISGN_ENTITY_NAME" "1 expander " "Found entity 1: expander" {  } { { "rtl/verilog/expander.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/expander.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/lego_workaround.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/lego_workaround.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEGO_Workaround " "Found entity 1: LEGO_Workaround" {  } { { "rtl/verilog/LEGO_Workaround.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/LEGO_Workaround.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/lpm_and_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/lpm_and_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and_wrapper " "Found entity 1: lpm_and_wrapper" {  } { { "rtl/verilog/lpm_and_wrapper.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/lpm_and_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/timing_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/timing_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_aligner " "Found entity 1: timing_aligner" {  } { { "rtl/verilog/timing_aligner.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/timing_aligner.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verilog/upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verilog/upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcounter " "Found entity 1: upcounter" {  } { { "rtl/verilog/upcounter.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/upcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AVRX1400H " "Elaborating entity \"AVRX1400H\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1473742270659 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AVRX1400HAudioPLD Ver. 60.00   31-Aug'-2016 " "Can't find a definition for parameter AVRX1400HAudioPLD -- assuming Ver. 60.00   31-Aug'-2016 was intended to be a quoted string" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { -88 24 312 -48 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1473742270687 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SLRCK " "Pin \"SLRCK\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2792 192 360 2808 "SLRCK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1473742270687 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SBCK " "Pin \"SBCK\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2816 192 360 2832 "SBCK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1473742270687 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPIO_2 " "Pin \"GPIO_2\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2296 608 776 2312 "GPIO_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1473742270687 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PLDERR2 " "Pin \"PLDERR2\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2632 168 336 2648 "PLDERR2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1473742270687 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SDOUT_I2S_2 " "Pin \"SDOUT_I2S_2\" not connected" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2328 592 776 2344 "SDOUT_I2S_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1473742270687 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rtl/megafunction/verilog/mux2in.tdf 1 1 " "Using design file rtl/megafunction/verilog/mux2in.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2in " "Found entity 1: MUX2in" {  } { { "mux2in.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/megafunction/verilog/mux2in.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1473742270703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2in MUX2in:inst210 " "Elaborating entity \"MUX2in\" for hierarchy \"MUX2in:inst210\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst210" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 136 6224 6304 216 "inst210" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742270704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX2in:inst210\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX2in:inst210\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2in.tdf" "LPM_MUX_component" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/megafunction/verilog/mux2in.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742270798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX2in:inst210\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX2in:inst210\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2in.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/megafunction/verilog/mux2in.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742270865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX2in:inst210\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX2in:inst210\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473742270866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473742270866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473742270866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473742270866 ""}  } { { "mux2in.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/megafunction/verilog/mux2in.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473742270866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i6c " "Found entity 1: mux_i6c" {  } { { "db/mux_i6c.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473742270945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742270945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i6c MUX2in:inst210\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated " "Elaborating entity \"mux_i6c\" for hierarchy \"MUX2in:inst210\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742270946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expander expander:inst141 " "Elaborating entity \"expander\" for hierarchy \"expander:inst141\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst141" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 72 488 632 168 "inst141" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742270963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2in MUX2in:inst75 " "Elaborating entity \"MUX2in\" for hierarchy \"MUX2in:inst75\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst75" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2232 2832 2912 2312 "inst75" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742270994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_CLK_GEN ADC_CLK_GEN:inst63 " "Elaborating entity \"ADC_CLK_GEN\" for hierarchy \"ADC_CLK_GEN:inst63\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst63" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2240 2432 2600 2328 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_FS_Manager ADC_FS_Manager:inst206 " "Elaborating entity \"ADC_FS_Manager\" for hierarchy \"ADC_FS_Manager:inst206\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst206" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2352 2152 2360 2464 "inst206" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter upcounter:inst19 " "Elaborating entity \"upcounter\" for hierarchy \"upcounter:inst19\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst19" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1472 664 800 1528 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff5 lpm_ff5:inst25 " "Elaborating entity \"lpm_ff5\" for hierarchy \"lpm_ff5:inst25\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst25" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2016 424 568 2096 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_ff5:inst25\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_ff5:inst25\|lpm_ff:lpm_ff_component\"" {  } { { "rtl/VHDL/lpm_ff5.vhd" "lpm_ff_component" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff5.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ff5:inst25\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"lpm_ff5:inst25\|lpm_ff:lpm_ff_component\"" {  } { { "rtl/VHDL/lpm_ff5.vhd" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff5.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ff5:inst25\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"lpm_ff5:inst25\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473742271114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473742271114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473742271114 ""}  } { { "rtl/VHDL/lpm_ff5.vhd" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/VHDL/lpm_ff5.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473742271114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter upcounter:inst134 " "Elaborating entity \"upcounter\" for hierarchy \"upcounter:inst134\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst134" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 136 2592 2744 232 "inst134" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2in MUX2in:inst73 " "Elaborating entity \"MUX2in\" for hierarchy \"MUX2in:inst73\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst73" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2840 3208 3288 2920 "inst73" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSD_TDM_Channel_Divider DSD_TDM_Channel_Divider:inst79 " "Elaborating entity \"DSD_TDM_Channel_Divider\" for hierarchy \"DSD_TDM_Channel_Divider:inst79\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst79" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2968 2696 2904 3080 "inst79" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEGO_Workaround LEGO_Workaround:inst211 " "Elaborating entity \"LEGO_Workaround\" for hierarchy \"LEGO_Workaround:inst211\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst211" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2968 2232 2400 3080 "inst211" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay1Cycle Delay1Cycle:inst66 " "Elaborating entity \"Delay1Cycle\" for hierarchy \"Delay1Cycle:inst66\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst66" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 3088 2496 2616 3160 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff1 lpm_ff1:inst97 " "Elaborating entity \"lpm_ff1\" for hierarchy \"lpm_ff1:inst97\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst97" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1136 5000 5144 1216 "inst97" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCMCKSEL ADCMCKSEL:inst102 " "Elaborating entity \"ADCMCKSEL\" for hierarchy \"ADCMCKSEL:inst102\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst102" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2776 5344 5448 2856 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_sync_exchanger clk_sync_exchanger:inst104 " "Elaborating entity \"clk_sync_exchanger\" for hierarchy \"clk_sync_exchanger:inst104\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst104" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1944 2568 2704 2136 "inst104" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing_aligner timing_aligner:inst111 " "Elaborating entity \"timing_aligner\" for hierarchy \"timing_aligner:inst111\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst111" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1984 2904 3048 2080 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and_wrapper lpm_and_wrapper:inst86 " "Elaborating entity \"lpm_and_wrapper\" for hierarchy \"lpm_and_wrapper:inst86\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst86" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 416 264 384 472 "inst86" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and lpm_and_wrapper:inst86\|lpm_and:lpm_and " "Elaborating entity \"lpm_and\" for hierarchy \"lpm_and_wrapper:inst86\|lpm_and:lpm_and\"" {  } { { "rtl/verilog/lpm_and_wrapper.v" "lpm_and" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/lpm_and_wrapper.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_and_wrapper:inst86\|lpm_and:lpm_and " "Elaborated megafunction instantiation \"lpm_and_wrapper:inst86\|lpm_and:lpm_and\"" {  } { { "rtl/verilog/lpm_and_wrapper.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/lpm_and_wrapper.v" 26 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473742271402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_and_wrapper:inst86\|lpm_and:lpm_and " "Instantiated megafunction \"lpm_and_wrapper:inst86\|lpm_and:lpm_and\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473742271402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473742271402 ""}  } { { "rtl/verilog/lpm_and_wrapper.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/lpm_and_wrapper.v" 26 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473742271402 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ADC_CLK_GEN:inst63\|LRCK_out " "Found clock multiplexer ADC_CLK_GEN:inst63\|LRCK_out" {  } { { "rtl/verilog/ADC_CLK_GEN.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/ADC_CLK_GEN.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1473742271563 "|AVRX1400H|ADC_CLK_GEN:inst63|LRCK_out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1473742271563 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst72\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst72\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1473742271611 "|AVRX1400H|MUX2in:inst72|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst156\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst156\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1473742271611 "|AVRX1400H|MUX2in:inst156|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst37\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst37\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1473742271611 "|AVRX1400H|MUX2in:inst37|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst164\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst164\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1473742271611 "|AVRX1400H|MUX2in:inst164|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst165\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst165\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1473742271611 "|AVRX1400H|MUX2in:inst165|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst10\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst10\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1473742271611 "|AVRX1400H|MUX2in:inst10|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2in:inst88\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer MUX2in:inst88\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i6c.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1473742271611 "|AVRX1400H|MUX2in:inst88|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1473742271611 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DSP1IN_/SW GND " "Pin \"DSP1IN_/SW\" is stuck at GND" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2336 200 376 2352 "DSP1IN_/SW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473742272102 "|AVRX1400H|DSP1IN_/SW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1473742272102 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "inst21 " "Logic cell \"inst21\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "inst21" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1608 584 632 1640 "inst21" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1473742272289 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1473742272289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC22M " "No output dependent on input pin \"OSC22M\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2800 4992 5160 2816 "OSC22M" "" } { 2808 5160 5344 2822 "OSC22M" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473742272295 "|AVRX1400H|OSC22M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1 " "No output dependent on input pin \"GPIO_1\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2864 4896 5064 2880 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473742272295 "|AVRX1400H|GPIO_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SLRCK " "No output dependent on input pin \"SLRCK\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2792 192 360 2808 "SLRCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473742272295 "|AVRX1400H|SLRCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SBCK " "No output dependent on input pin \"SBCK\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2816 192 360 2832 "SBCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473742272295 "|AVRX1400H|SBCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2 " "No output dependent on input pin \"GPIO_2\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2296 608 776 2312 "GPIO_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473742272295 "|AVRX1400H|GPIO_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PLDERR2 " "No output dependent on input pin \"PLDERR2\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2632 168 336 2648 "PLDERR2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473742272295 "|AVRX1400H|PLDERR2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDOUT_I2S_2 " "No output dependent on input pin \"SDOUT_I2S_2\"" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2328 592 776 2344 "SDOUT_I2S_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473742272295 "|AVRX1400H|SDOUT_I2S_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1473742272295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1473742272297 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1473742272297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1473742272297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1473742272297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "835 " "Peak virtual memory: 835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473742272461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 13:51:12 2016 " "Processing ended: Tue Sep 13 13:51:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473742272461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473742272461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473742272461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1473742272461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1473742274212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473742274216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 13:51:13 2016 " "Processing started: Tue Sep 13 13:51:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473742274216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1473742274216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AVR1911Digital -c AVRX1400H " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AVR1911Digital -c AVRX1400H" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1473742274217 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1473742274361 ""}
{ "Info" "0" "" "Project  = AVR1911Digital" {  } {  } 0 0 "Project  = AVR1911Digital" 0 0 "Fitter" 0 0 1473742274364 ""}
{ "Info" "0" "" "Revision = AVRX1400H" {  } {  } 0 0 "Revision = AVRX1400H" 0 0 "Fitter" 0 0 1473742274364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1473742274464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1473742274465 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AVRX1400H 5M570ZF256C5 " "Selected device 5M570ZF256C5 for design \"AVRX1400H\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1473742274468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473742274584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473742274584 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1473742274645 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1473742274654 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256I5 " "Device 5M570ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1473742274803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C5 " "Device 5M1270ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1473742274803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256I5 " "Device 5M1270ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1473742274803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C5 " "Device 5M2210ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1473742274803 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256I5 " "Device 5M2210ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1473742274803 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1473742274803 ""}
{ "Info" "ISTA_SDC_FOUND" "AVRX1400H.sdc " "Reading SDC File: 'AVRX1400H.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1473742274952 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DSP1IN_PLDADCBCK_96K inst190~2\|combout " "No paths exist between clock target \"inst190~2\|combout\" of clock \"MUXED_DSP1IN_PLDADCBCK_96K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1473742274998 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_DIRBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_DIRBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1473742274999 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_PLDADCBCK_96K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_PLDADCBCK_96K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1473742274999 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_HDMIBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_HDMIBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1473742274999 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_LEGOBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_LEGOBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1473742274999 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_LEGOBCK_DSD128 inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_LEGOBCK_DSD128\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1473742275000 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "TXBCK_192K TXBCK " "No paths exist between clock target \"TXBCK\" of clock \"TXBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1473742275000 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1473742275015 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 40 clocks " "Found 40 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DACBCK_DIRBCK_192K " "  81.380 DACBCK_DIRBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DACBCK_DSP1OUTBCK_192K " "  81.380 DACBCK_DSP1OUTBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DACBCK_HDMIBCK_192K " "  81.380 DACBCK_HDMIBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DACBCK_LEGOBCK_192K " "  81.380 DACBCK_LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 DACBCK_LEGOBCK_DSD128 " " 177.200 DACBCK_LEGOBCK_DSD128" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 DACBCK_PLDADCBCK_96K " " 162.760 DACBCK_PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380  DIRBCK_192K " "  81.380  DIRBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "5208.000 DIRLRCK_192K " "5208.000 DIRLRCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.690      DIRXMCK " "  40.690      DIRXMCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DSP1IN_DIRBCK_192K " "  81.380 DSP1IN_DIRBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DSP1IN_HDMIBCK_192K " "  81.380 DSP1IN_HDMIBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DSP1IN_LEGOBCK_192K " "  81.380 DSP1IN_LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 DSP1IN_LEGOBCK_DSD128 " " 177.200 DSP1IN_LEGOBCK_DSD128" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 DSP1IN_PLDADCBCK_96K " " 162.760 DSP1IN_PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 DSP1OUTBCK_192K " "  81.380 DSP1OUTBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "5208.000 DSP1OUTLRCK_192K " "5208.000 DSP1OUTLRCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 GEN_PLDADCBCK_96K " " 162.760 GEN_PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 HDMIBCK_192K " "  81.380 HDMIBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 LEGOBCK_192K " "  81.380 LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 LEGOBCK_DSD128 " " 177.200 LEGOBCK_DSD128" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 LEGOBCK_DSD128_0 " " 177.200 LEGOBCK_DSD128_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  88.600 LEGOBCK_DSD128TDM " "  88.600 LEGOBCK_DSD128TDM" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DACBCK_DIRBCK_192K " "  81.380 MUXED_DACBCK_DIRBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DACBCK_DSP1OUTBCK_192K " "  81.380 MUXED_DACBCK_DSP1OUTBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DACBCK_HDMIBCK_192K " "  81.380 MUXED_DACBCK_HDMIBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DACBCK_LEGOBCK_192K " "  81.380 MUXED_DACBCK_LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 MUXED_DACBCK_LEGOBCK_DSD128 " " 177.200 MUXED_DACBCK_LEGOBCK_DSD128" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 MUXED_DACBCK_PLDADCBCK_96K " " 162.760 MUXED_DACBCK_PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DSP1IN_DIRBCK_192K " "  81.380 MUXED_DSP1IN_DIRBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DSP1IN_HDMIBCK_192K " "  81.380 MUXED_DSP1IN_HDMIBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 MUXED_DSP1IN_LEGOBCK_192K " "  81.380 MUXED_DSP1IN_LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 177.200 MUXED_DSP1IN_LEGOBCK_DSD128 " " 177.200 MUXED_DSP1IN_LEGOBCK_DSD128" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 MUXED_DSP1IN_PLDADCBCK_96K " " 162.760 MUXED_DSP1IN_PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 325.520 NETI2S2IN48K " " 325.520 NETI2S2IN48K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 162.760 PLDADCBCK_96K " " 162.760 PLDADCBCK_96K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000       SPICLK " "1000.000       SPICLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "48000.000        SPICS " "48000.000        SPICS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380   TXBCK_192K " "  81.380   TXBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 325.520 Z2ADCBCK_48K " " 325.520 Z2ADCBCK_48K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 Z2DACBCK_LEGOBCK_192K " "  81.380 Z2DACBCK_LEGOBCK_192K" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473742275017 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1473742275017 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1473742275031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1473742275031 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1473742275043 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "SCLK_I2S_1 Global clock " "Automatically promoted signal \"SCLK_I2S_1\" to use Global clock" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2992 2064 2232 3008 "SCLK_I2S_1" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1473742275058 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "SCLK_I2S_1 " "Pin \"SCLK_I2S_1\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SCLK_I2S_1 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCLK_I2S_1" } } } } { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 2992 2064 2232 3008 "SCLK_I2S_1" "" } } } } { "temporary_test_loc" "" { Generic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/" { { 0 { 0 ""} 0 771 14046 14942 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1473742275058 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DSD_TDM_Channel_Divider:inst79\|TxLatch Global clock " "Automatically promoted signal \"DSD_TDM_Channel_Divider:inst79\|TxLatch\" to use Global clock" {  } { { "rtl/verilog/DSDTDM_Ch_Div.v" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/verilog/DSDTDM_Ch_Div.v" 25 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1473742275058 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DIRXMCK Global clock " "Automatically promoted some destinations of signal \"DIRXMCK\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MUX2in:inst35\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Destination \"MUX2in:inst35\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0\" may be non-global or may not use global clock" {  } { { "db/mux_i6c.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1473742275058 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MUX2in:inst75\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0 " "Destination \"MUX2in:inst75\|lpm_mux:LPM_MUX_component\|mux_i6c:auto_generated\|result_node\[0\]~0\" may be non-global or may not use global clock" {  } { { "db/mux_i6c.tdf" "" { Text "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/db/mux_i6c.tdf" 30 13 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1473742275058 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst183~1 " "Destination \"inst183~1\" may be non-global or may not use global clock" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1376 3328 3392 1424 "inst183" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1473742275058 ""}  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1304 584 752 1320 "DIRXMCK" "" } { 2256 1776 1920 2272 "DIRXMCK" "" } { 2752 4944 5088 2768 "DIRXMCK" "" } { 1312 752 808 1312 "DIRXMCK" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1473742275058 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "DIRXMCK " "Pin \"DIRXMCK\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { DIRXMCK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIRXMCK" } } } } { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 1304 584 752 1320 "DIRXMCK" "" } { 2256 1776 1920 2272 "DIRXMCK" "" } { 2752 4944 5088 2768 "DIRXMCK" "" } { 1312 752 808 1312 "DIRXMCK" "" } } } } { "temporary_test_loc" "" { Generic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/" { { 0 { 0 ""} 0 737 14046 14942 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1473742275059 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "AP_CK Global clock " "Automatically promoted signal \"AP_CK\" to use Global clock" {  } { { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 112 216 384 128 "AP_CK" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1473742275059 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "AP_CK " "Pin \"AP_CK\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { AP_CK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AP_CK" } } } } { "rtl/bdf/AVRX1400H.bdf" "" { Schematic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/rtl/bdf/AVRX1400H.bdf" { { 112 216 384 128 "AP_CK" "" } } } } { "temporary_test_loc" "" { Generic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/" { { 0 { 0 ""} 0 729 14046 14942 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1473742275059 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1473742275059 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1473742275063 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1473742275130 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1473742275152 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1473742275153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1473742275154 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1473742275154 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1473742275214 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1473742275329 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1473742275806 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1473742275807 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1473742276246 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1473742276252 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1473742276305 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1473742276305 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1473742276740 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1473742276741 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1473742277153 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1473742277155 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1473742277193 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1473742277195 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473742277197 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1473742277214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1473742277393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473742277594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1473742277601 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1473742277764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473742277765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1473742277836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1473742278050 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1473742278050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1473742278147 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1473742278147 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1473742278147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473742278148 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1473742278168 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473742278177 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1473742278264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/AVRX1400H.fit.smsg " "Generated suppressed messages file F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/AVRX1400H.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1473742278351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1095 " "Peak virtual memory: 1095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473742278431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 13:51:18 2016 " "Processing ended: Tue Sep 13 13:51:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473742278431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473742278431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473742278431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1473742278431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1473742279946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473742279951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 13:51:19 2016 " "Processing started: Tue Sep 13 13:51:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473742279951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1473742279951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AVR1911Digital -c AVRX1400H " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AVR1911Digital -c AVRX1400H" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1473742279951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1473742280302 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1473742280392 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1473742280403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473742280740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 13:51:20 2016 " "Processing ended: Tue Sep 13 13:51:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473742280740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473742280740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473742280740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1473742280740 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1473742281658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1473742282530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473742282535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 13:51:22 2016 " "Processing started: Tue Sep 13 13:51:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473742282535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742282535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AVR1911Digital -c AVRX1400H " "Command: quartus_sta AVR1911Digital -c AVRX1400H" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742282535 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1473742282691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742282856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742282856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742282949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742282949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283541 ""}
{ "Info" "ISTA_SDC_FOUND" "AVRX1400H.sdc " "Reading SDC File: 'AVRX1400H.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283617 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DSP1IN_PLDADCBCK_96K inst190~2\|combout " "No paths exist between clock target \"inst190~2\|combout\" of clock \"MUXED_DSP1IN_PLDADCBCK_96K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283641 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_DIRBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_DIRBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283641 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_PLDADCBCK_96K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_PLDADCBCK_96K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283641 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_HDMIBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_HDMIBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283642 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_LEGOBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_LEGOBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283642 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_LEGOBCK_DSD128 inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_LEGOBCK_DSD128\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283642 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "TXBCK_192K TXBCK " "No paths exist between clock target \"TXBCK\" of clock \"TXBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283642 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1473742283650 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1473742283670 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1473742283680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.543 " "Worst-case setup slack is 4.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.543               0.000 LEGOBCK_DSD128_0  " "    4.543               0.000 LEGOBCK_DSD128_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.355               0.000 DACBCK_LEGOBCK_192K  " "   14.355               0.000 DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.001               0.000 LEGOBCK_DSD128TDM  " "   23.001               0.000 LEGOBCK_DSD128TDM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.110               0.000 DACBCK_DSP1OUTBCK_192K  " "   24.110               0.000 DACBCK_DSP1OUTBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.822               0.000 Z2DACBCK_LEGOBCK_192K  " "   29.822               0.000 Z2DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.872               0.000 DIRXMCK  " "   29.872               0.000 DIRXMCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.057               0.000 LEGOBCK_192K  " "   74.057               0.000 LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  906.709               0.000 SPICLK  " "  906.709               0.000 SPICLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  984.943               0.000 SPICS  " "  984.943               0.000 SPICS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 5187.986               0.000 DIRLRCK_192K  " " 5187.986               0.000 DIRLRCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 3.105 " "Worst-case hold slack is 3.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.105               0.000 SPICLK  " "    3.105               0.000 SPICLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.179               0.000 LEGOBCK_DSD128TDM  " "    3.179               0.000 LEGOBCK_DSD128TDM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.351               0.000 DIRXMCK  " "    3.351               0.000 DIRXMCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.354               0.000 LEGOBCK_DSD128_0  " "    3.354               0.000 LEGOBCK_DSD128_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.389               0.000 LEGOBCK_192K  " "    3.389               0.000 LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.619               0.000 SPICS  " "    5.619               0.000 SPICS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.654               0.000 DIRLRCK_192K  " "   19.654               0.000 DIRLRCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.742               0.000 Z2DACBCK_LEGOBCK_192K  " "   28.742               0.000 Z2DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.170               0.000 DACBCK_DSP1OUTBCK_192K  " "   30.170               0.000 DACBCK_DSP1OUTBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.025               0.000 DACBCK_LEGOBCK_192K  " "   51.025               0.000 DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 20.006 " "Worst-case minimum pulse width slack is 20.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.006               0.000 DIRXMCK  " "   20.006               0.000 DIRXMCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.351               0.000 LEGOBCK_192K  " "   40.351               0.000 LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 DIRBCK_192K  " "   40.690               0.000 DIRBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 DSP1OUTBCK_192K  " "   40.690               0.000 DSP1OUTBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 HDMIBCK_192K  " "   40.690               0.000 HDMIBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DACBCK_DIRBCK_192K  " "   40.690               0.000 MUXED_DACBCK_DIRBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DACBCK_DSP1OUTBCK_192K  " "   40.690               0.000 MUXED_DACBCK_DSP1OUTBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DACBCK_HDMIBCK_192K  " "   40.690               0.000 MUXED_DACBCK_HDMIBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DACBCK_LEGOBCK_192K  " "   40.690               0.000 MUXED_DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DSP1IN_DIRBCK_192K  " "   40.690               0.000 MUXED_DSP1IN_DIRBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DSP1IN_HDMIBCK_192K  " "   40.690               0.000 MUXED_DSP1IN_HDMIBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DSP1IN_LEGOBCK_192K  " "   40.690               0.000 MUXED_DSP1IN_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.961               0.000 LEGOBCK_DSD128TDM  " "   43.961               0.000 LEGOBCK_DSD128TDM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DACBCK_DIRBCK_192K  " "   78.091               0.000 DACBCK_DIRBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DACBCK_DSP1OUTBCK_192K  " "   78.091               0.000 DACBCK_DSP1OUTBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DACBCK_HDMIBCK_192K  " "   78.091               0.000 DACBCK_HDMIBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DACBCK_LEGOBCK_192K  " "   78.091               0.000 DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DSP1IN_DIRBCK_192K  " "   78.091               0.000 DSP1IN_DIRBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DSP1IN_HDMIBCK_192K  " "   78.091               0.000 DSP1IN_HDMIBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DSP1IN_LEGOBCK_192K  " "   78.091               0.000 DSP1IN_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 TXBCK_192K  " "   78.091               0.000 TXBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 Z2DACBCK_LEGOBCK_192K  " "   78.091               0.000 Z2DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.380               0.000 GEN_PLDADCBCK_96K  " "   81.380               0.000 GEN_PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.380               0.000 MUXED_DACBCK_PLDADCBCK_96K  " "   81.380               0.000 MUXED_DACBCK_PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.380               0.000 MUXED_DSP1IN_PLDADCBCK_96K  " "   81.380               0.000 MUXED_DSP1IN_PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.261               0.000 LEGOBCK_DSD128  " "   88.261               0.000 LEGOBCK_DSD128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.261               0.000 LEGOBCK_DSD128_0  " "   88.261               0.000 LEGOBCK_DSD128_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.600               0.000 MUXED_DACBCK_LEGOBCK_DSD128  " "   88.600               0.000 MUXED_DACBCK_LEGOBCK_DSD128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.600               0.000 MUXED_DSP1IN_LEGOBCK_DSD128  " "   88.600               0.000 MUXED_DSP1IN_LEGOBCK_DSD128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.471               0.000 DACBCK_PLDADCBCK_96K  " "  159.471               0.000 DACBCK_PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.471               0.000 DSP1IN_PLDADCBCK_96K  " "  159.471               0.000 DSP1IN_PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.471               0.000 PLDADCBCK_96K  " "  159.471               0.000 PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  162.760               0.000 Z2ADCBCK_48K  " "  162.760               0.000 Z2ADCBCK_48K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  173.911               0.000 DACBCK_LEGOBCK_DSD128  " "  173.911               0.000 DACBCK_LEGOBCK_DSD128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  173.911               0.000 DSP1IN_LEGOBCK_DSD128  " "  173.911               0.000 DSP1IN_LEGOBCK_DSD128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  322.231               0.000 NETI2S2IN48K  " "  322.231               0.000 NETI2S2IN48K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.661               0.000 SPICLK  " "  499.661               0.000 SPICLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.661               0.000 DIRLRCK_192K  " " 2603.661               0.000 DIRLRCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.661               0.000 DSP1OUTLRCK_192K  " " 2603.661               0.000 DSP1OUTLRCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "23999.661               0.000 SPICS  " "23999.661               0.000 SPICS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742283712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283712 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742283989 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1473742283993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284412 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DSP1IN_PLDADCBCK_96K inst190~2\|combout " "No paths exist between clock target \"inst190~2\|combout\" of clock \"MUXED_DSP1IN_PLDADCBCK_96K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284436 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_DIRBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_DIRBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284436 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_PLDADCBCK_96K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_PLDADCBCK_96K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284436 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_HDMIBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_HDMIBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284436 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_LEGOBCK_192K inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_LEGOBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284436 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "MUXED_DACBCK_LEGOBCK_DSD128 inst184~1\|combout " "No paths exist between clock target \"inst184~1\|combout\" of clock \"MUXED_DACBCK_LEGOBCK_DSD128\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284436 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "TXBCK_192K TXBCK " "No paths exist between clock target \"TXBCK\" of clock \"TXBCK_192K\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.883 " "Worst-case setup slack is 22.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.883               0.000 DACBCK_DSP1OUTBCK_192K  " "   22.883               0.000 DACBCK_DSP1OUTBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.261               0.000 DACBCK_LEGOBCK_192K  " "   26.261               0.000 DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.407               0.000 Z2DACBCK_LEGOBCK_192K  " "   27.407               0.000 Z2DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.814               0.000 LEGOBCK_DSD128TDM  " "   34.814               0.000 LEGOBCK_DSD128TDM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.617               0.000 LEGOBCK_DSD128_0  " "   35.617               0.000 LEGOBCK_DSD128_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.556               0.000 DIRXMCK  " "   37.556               0.000 DIRXMCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.186               0.000 LEGOBCK_192K  " "   79.186               0.000 LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  901.435               0.000 SPICLK  " "  901.435               0.000 SPICLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.417               0.000 SPICS  " "  996.417               0.000 SPICS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 5203.064               0.000 DIRLRCK_192K  " " 5203.064               0.000 DIRLRCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.692 " "Worst-case hold slack is 0.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 SPICLK  " "    0.692               0.000 SPICLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 LEGOBCK_DSD128TDM  " "    0.730               0.000 LEGOBCK_DSD128TDM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 DIRXMCK  " "    0.848               0.000 DIRXMCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 LEGOBCK_DSD128_0  " "    0.852               0.000 LEGOBCK_DSD128_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 LEGOBCK_192K  " "    0.865               0.000 LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.397               0.000 SPICS  " "    1.397               0.000 SPICS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.597               0.000 DIRLRCK_192K  " "    4.597               0.000 DIRLRCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.818               0.000 Z2DACBCK_LEGOBCK_192K  " "   31.818               0.000 Z2DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.636               0.000 DACBCK_DSP1OUTBCK_192K  " "   34.636               0.000 DACBCK_DSP1OUTBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.119               0.000 DACBCK_LEGOBCK_192K  " "   39.119               0.000 DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 20.189 " "Worst-case minimum pulse width slack is 20.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.189               0.000 DIRXMCK  " "   20.189               0.000 DIRXMCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.534               0.000 LEGOBCK_192K  " "   40.534               0.000 LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 DIRBCK_192K  " "   40.690               0.000 DIRBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 DSP1OUTBCK_192K  " "   40.690               0.000 DSP1OUTBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 HDMIBCK_192K  " "   40.690               0.000 HDMIBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DACBCK_DIRBCK_192K  " "   40.690               0.000 MUXED_DACBCK_DIRBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DACBCK_DSP1OUTBCK_192K  " "   40.690               0.000 MUXED_DACBCK_DSP1OUTBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DACBCK_HDMIBCK_192K  " "   40.690               0.000 MUXED_DACBCK_HDMIBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DACBCK_LEGOBCK_192K  " "   40.690               0.000 MUXED_DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DSP1IN_DIRBCK_192K  " "   40.690               0.000 MUXED_DSP1IN_DIRBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DSP1IN_HDMIBCK_192K  " "   40.690               0.000 MUXED_DSP1IN_HDMIBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.690               0.000 MUXED_DSP1IN_LEGOBCK_192K  " "   40.690               0.000 MUXED_DSP1IN_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.144               0.000 LEGOBCK_DSD128TDM  " "   44.144               0.000 LEGOBCK_DSD128TDM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DACBCK_DIRBCK_192K  " "   78.091               0.000 DACBCK_DIRBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DACBCK_DSP1OUTBCK_192K  " "   78.091               0.000 DACBCK_DSP1OUTBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DACBCK_HDMIBCK_192K  " "   78.091               0.000 DACBCK_HDMIBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DACBCK_LEGOBCK_192K  " "   78.091               0.000 DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DSP1IN_DIRBCK_192K  " "   78.091               0.000 DSP1IN_DIRBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DSP1IN_HDMIBCK_192K  " "   78.091               0.000 DSP1IN_HDMIBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 DSP1IN_LEGOBCK_192K  " "   78.091               0.000 DSP1IN_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 TXBCK_192K  " "   78.091               0.000 TXBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.091               0.000 Z2DACBCK_LEGOBCK_192K  " "   78.091               0.000 Z2DACBCK_LEGOBCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.380               0.000 GEN_PLDADCBCK_96K  " "   81.380               0.000 GEN_PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.380               0.000 MUXED_DACBCK_PLDADCBCK_96K  " "   81.380               0.000 MUXED_DACBCK_PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.380               0.000 MUXED_DSP1IN_PLDADCBCK_96K  " "   81.380               0.000 MUXED_DSP1IN_PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.444               0.000 LEGOBCK_DSD128  " "   88.444               0.000 LEGOBCK_DSD128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.444               0.000 LEGOBCK_DSD128_0  " "   88.444               0.000 LEGOBCK_DSD128_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.600               0.000 MUXED_DACBCK_LEGOBCK_DSD128  " "   88.600               0.000 MUXED_DACBCK_LEGOBCK_DSD128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.600               0.000 MUXED_DSP1IN_LEGOBCK_DSD128  " "   88.600               0.000 MUXED_DSP1IN_LEGOBCK_DSD128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.471               0.000 DACBCK_PLDADCBCK_96K  " "  159.471               0.000 DACBCK_PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.471               0.000 DSP1IN_PLDADCBCK_96K  " "  159.471               0.000 DSP1IN_PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.471               0.000 PLDADCBCK_96K  " "  159.471               0.000 PLDADCBCK_96K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  162.760               0.000 Z2ADCBCK_48K  " "  162.760               0.000 Z2ADCBCK_48K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  173.911               0.000 DACBCK_LEGOBCK_DSD128  " "  173.911               0.000 DACBCK_LEGOBCK_DSD128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  173.911               0.000 DSP1IN_LEGOBCK_DSD128  " "  173.911               0.000 DSP1IN_LEGOBCK_DSD128 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  322.231               0.000 NETI2S2IN48K  " "  322.231               0.000 NETI2S2IN48K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.844               0.000 SPICLK  " "  499.844               0.000 SPICLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.844               0.000 DIRLRCK_192K  " " 2603.844               0.000 DIRLRCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2603.844               0.000 DSP1OUTLRCK_192K  " " 2603.844               0.000 DSP1OUTLRCK_192K " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "23999.844               0.000 SPICS  " "23999.844               0.000 SPICS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473742284487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284487 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284766 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284875 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742284877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473742285042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 13:51:25 2016 " "Processing ended: Tue Sep 13 13:51:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473742285042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473742285042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473742285042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742285042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473742287093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473742287167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 13:51:26 2016 " "Processing started: Tue Sep 13 13:51:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473742287167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1473742287167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AVR1911Digital -c AVRX1400H " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AVR1911Digital -c AVRX1400H" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1473742287168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1473742287901 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "AVRX1400H.vo\", \"AVRX1400H_fast.vo AVRX1400H_v.sdo AVRX1400H_v_fast.sdo F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/simulation/modelsim/ simulation " "Generated files \"AVRX1400H.vo\", \"AVRX1400H_fast.vo\", \"AVRX1400H_v.sdo\" and \"AVRX1400H_v_fast.sdo\" in directory \"F:/CPLD_FPGA/@Work/X1400/60.xx/AVR-X1400H_Digital60xx_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1473742288262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473742288412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 13:51:28 2016 " "Processing ended: Tue Sep 13 13:51:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473742288412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473742288412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473742288412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1473742288412 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1473742289219 ""}
