---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/siregisterinfo
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SIRegisterInfo` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class llvm::SIRegisterInfo</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Target/AMDGPU/SIRegisterInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/amdgpugenregisterinfo">AMDGPUGenRegisterInfo</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a4103353fd223c191f291d3ffaf5bfa4f">SIRegisterInfo</a> (const GCNSubtarget &amp;ST)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a57982dfc711f20ecf31431bc37259cd7">buildSpillLoadStore</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned LoadStoreOp, int Index, Register ValueReg, bool ValueIsKill, MCRegister ScratchOffsetReg, int64&#95;t InstrOffset, MachineMemOperand &#42;MMO, RegScavenger &#42;RS, LiveRegUnits &#42;LiveUnits=nullptr) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a> (SGPRSpillBuilder &amp;SB, int Index, int Offset, bool IsLoad, bool IsKill=true) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acd7a7dc7a2d3ba79fe5ee12378638317">eliminateFrameIndex</a> (MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger &#42;RS) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5236ffd9cb568bb917937e7273cc650a">eliminateSGPRToVGPRSpillFrameIndex</a> (MachineBasicBlock::iterator MI, int FI, RegScavenger &#42;RS, SlotIndexes &#42;Indexes=nullptr, LiveIntervals &#42;LIS=nullptr, bool SpillToPhysVGPRLane=false) const</>}>
Special case of eliminateFrameIndex. <a href="#a5236ffd9cb568bb917937e7273cc650a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a96cdbab4e65a936880975a58e0dde922">findReachingDef</a> (Register Reg, unsigned SubReg, MachineInstr &amp;Use, MachineRegisterInfo &amp;MRI, LiveIntervals &#42;LIS) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a18b7e735a8aa6ece99bb5e9ea399c7f4">findUnusedRegister</a> (const MachineRegisterInfo &amp;MRI, const TargetRegisterClass &#42;RC, const MachineFunction &amp;MF, bool ReserveHighestVGPR=false) const</>}>
Returns a lowest register that is not used at any point in the function. <a href="#a18b7e735a8aa6ece99bb5e9ea399c7f4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a2188a3779b5fa9631631a60b3512c81e">get32BitRegister</a> (MCPhysReg Reg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#ab8e0eab61769d9974aeed9345ce11baf">LLVM&#95;READONLY</a> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a> (unsigned BitWidth) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a6fe36d27e3fe50e1c4594b3438eeb8b8">getAlignedHighSGPRForRC</a> (const MachineFunction &amp;MF, const unsigned Align, const TargetRegisterClass &#42;RC) const</>}>
Return the largest available SGPR aligned to <code><a href="/docs/api/structs/llvm/align">Align</a></code> for the register class <code>RC</code>. <a href="#a6fe36d27e3fe50e1c4594b3438eeb8b8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#abb2b27ba8592dbf1220ca840abdda38e">getAllAGPRRegMask</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#a6d328ac32b1d8a39f355b3195db147ff">getAllAllocatableSRegMask</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#aa8124351ef6dec4eeea242717aa9398c">getAllSGPR128</a> (const MachineFunction &amp;MF) const</>}>
Return all SGPR128 which satisfy the waves per execution unit requirement of the subtarget. <a href="#aa8124351ef6dec4eeea242717aa9398c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#a4c8ff148cc4e90b6ae0362db6bb48bf1">getAllSGPR32</a> (const MachineFunction &amp;MF) const</>}>
Return all SGPR32 which satisfy the waves per execution unit requirement of the subtarget. <a href="#a4c8ff148cc4e90b6ae0362db6bb48bf1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#a14decdeb6229c84439416eddcebafc29">getAllSGPR64</a> (const MachineFunction &amp;MF) const</>}>
Return all SGPR64 which satisfy the waves per execution unit requirement of the subtarget. <a href="#a14decdeb6229c84439416eddcebafc29">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#a7a02e51c998cca0b6edec7728bde9479">getAllVectorRegMask</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#a423e24bdb9993c90a2c13e2c04ff257a">getAllVGPRRegMask</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a832c99f27458588b340a9c294f6fd200">getBaseRegister</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;</>}
  name={<><a href="#a44684a6923b734e7d14143bf086cbb87">getCalleeSavedRegs</a> (const MachineFunction &#42;MF) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;</>}
  name={<><a href="#a79100c984bb96e884a15246958f61c2d">getCalleeSavedRegsViaCopy</a> (const MachineFunction &#42;MF) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#a231685f805cba88c2b061802b1b95052">getCallPreservedMask</a> (const MachineFunction &amp;MF, CallingConv::ID) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ad7eff7d73e979a05739b21cc353f748c">getChannelFromSubReg</a> (unsigned SubReg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a0e83ecd12d46c80703ce5d3ef34ead33">getCompatibleSubRegClass</a> (const TargetRegisterClass &#42;SuperRC, const TargetRegisterClass &#42;SubRC, unsigned SubIdx) const</>}>
Returns a register class which is compatible with <code>SuperRC</code>, such that a subregister exists with class <code>SubRC</code> with subregister index <code>SubIdx</code>. <a href="#a0e83ecd12d46c80703ce5d3ef34ead33">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a> (const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a4861767cf942190a83cf6083003bba05">getCrossCopyRegClass</a> (const TargetRegisterClass &#42;RC) const override</>}>
Returns a legal register class to copy a register in the specified class to or from. <a href="#a4861767cf942190a83cf6083003bba05">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aad6ed1642c7c6a0432f86928a5c102ba">getCSRFirstUseCost</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a7c0bb4b4e2204e019541b6cd98bd9792">getEquivalentAGPRClass</a> (const TargetRegisterClass &#42;SRC) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a981883145186bf6da58e5bd7f6476f30">getEquivalentSGPRClass</a> (const TargetRegisterClass &#42;VRC) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a> (const TargetRegisterClass &#42;SRC) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#ad9528c639f619ab6f7cee1a52e3a7472">getExec</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>int64&#95;t</>}
  name={<><a href="#adc210f7d04be558143f8a891c892e550">getFrameIndexInstrOffset</a> (const MachineInstr &#42;MI, int Idx) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a> (const MachineFunction &amp;MF) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a954d76fe761bb4014b2da81cac2360cf">getHWRegIndex</a> (MCRegister Reg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a51be90716cd9b3020e0ca8a4bce547c0">getLargestLegalSuperClass</a> (const TargetRegisterClass &#42;RC, const MachineFunction &amp;MF) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, unsigned &gt;</>}
  name={<><a href="#a59e00b2ca262e101590cc2335dded3d8">getMaxNumVectorRegs</a> (const MachineFunction &amp;MF) const</>}>
Return a pair of maximum numbers of VGPRs and AGPRs that meet the number of waves per execution unit required for the function <code>MF</code>. <a href="#a59e00b2ca262e101590cc2335dded3d8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#a6927f52a74df8a472aae164cffd527b1">getNoPreservedMask</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aa1ce2155cda91c2070745f4aec2c66ac">getNumChannelsFromSubReg</a> (unsigned SubReg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a7435cc0e3ba036d3183793e46cdee546">getNumUsedPhysRegs</a> (const MachineRegisterInfo &amp;MRI, const TargetRegisterClass &amp;RC) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#ac9ec67a466802ee8e0c1f1b7aa7bbf39">getPointerRegClass</a> (const MachineFunction &amp;MF, unsigned Kind=0) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a2a24e95ba5416c84845c50bbf4c2ee4d">getProperlyAlignedRC</a> (const TargetRegisterClass &#42;RC) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/stringref">StringRef</a></>}
  name={<><a href="#a6d23e7ce3b1f81486f99bad83a5d71a2">getRegAsmName</a> (MCRegister Reg) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a> (unsigned RCID) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#af3b7e264a1a447b652821dae53bb1993">getRegClassAlignmentNumBits</a> (const TargetRegisterClass &#42;RC) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#aae4eaf548fa62f15dc35f4018fef3707">getRegClassForOperandReg</a> (const MachineRegisterInfo &amp;MRI, const MachineOperand &amp;MO) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a> (const MachineRegisterInfo &amp;MRI, Register Reg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a615681753cb320f792b5656571637921">getRegClassForSizeOnBank</a> (unsigned Size, const RegisterBank &amp;Bank) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a809fe721e6e5d39e8029eac15928a983">getRegClassForTypeOnBank</a> (LLT Ty, const RegisterBank &amp;Bank) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a> (const TargetRegisterClass &#42;RC, MachineFunction &amp;MF) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aad176a9433aea8ba75bcf6413209240d">getRegPressureSetLimit</a> (const MachineFunction &amp;MF, unsigned Idx) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; int16&#95;t &gt;</>}
  name={<><a href="#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a> (const TargetRegisterClass &#42;RC, unsigned EltSize) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> int &#42;</>}
  name={<><a href="#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a> (unsigned RegUnit) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/bitvector">BitVector</a></>}
  name={<><a href="#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a> (const MachineFunction &amp;MF) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a42bd3548ca638f68b47f7996f163c2b7">getReturnAddressReg</a> (const MachineFunction &amp;MF) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>int64&#95;t</>}
  name={<><a href="#a08a40d4d0736a73e47089ba3ef2e1566">getScratchInstrOffset</a> (const MachineInstr &#42;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ae24a21441afe482d6119ffa30efc33c1">getSubRegAlignmentNumBits</a> (const TargetRegisterClass &#42;RC, unsigned SubReg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#adbdf0119b398fd6464742936fe420056">getVCC</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#ab8e0eab61769d9974aeed9345ce11baf">LLVM&#95;READONLY</a> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a3a60ced6bc204b78bafcf33db515a087">getVectorSuperClassForBitWidth</a> (unsigned BitWidth) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#aed9393956ff6935e29af9881de204f1f">getVGPR64Class</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#ab8e0eab61769d9974aeed9345ce11baf">LLVM&#95;READONLY</a> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a> (unsigned BitWidth) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; <a href="/docs/api/classes/llvm/stringliteral">StringLiteral</a> &gt;</>}
  name={<><a href="#a9be1c0f1057f7c2a457719a6581ce49b">getVRegFlagsOfReg</a> (Register Reg, const MachineFunction &amp;MF) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; uint8&#95;t &gt;</>}
  name={<><a href="#ada0b6ddb4ec6dd34820e168d9c2a5224">getVRegFlagValue</a> (StringRef Name) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a449d102f1b4d3b881282d6609caf6023">hasBasePointer</a> (const MachineFunction &amp;MF) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acc61376f4183268183912910024e1f2c">isAGPR</a> (const MachineRegisterInfo &amp;MRI, Register Reg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5c4a909a1725cc86437f4f350ab35cdb">isAsmClobberable</a> (const MachineFunction &amp;MF, MCRegister PhysReg) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac1c2077ba7c905d8271fd4d7b9af0fe7">isDivergentRegClass</a> (const TargetRegisterClass &#42;RC) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0989f99e854e569e8096a89e73f2e046">isFrameOffsetLegal</a> (const MachineInstr &#42;MI, Register BaseReg, int64&#95;t Offset) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2adf69ba524926c5454f5d259c1c4dac">isProperlyAlignedRC</a> (const TargetRegisterClass &amp;RC) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ade66e9017b034317e0a4ba23bfe66876">isRegClassAligned</a> (const TargetRegisterClass &#42;RC, unsigned AlignNumBits) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab664dae585bc43224746468fa919da87">isSGPRClassID</a> (unsigned RCID) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad9b864efe9f37aaee60c010d2e5e6eb0">isSGPRPhysReg</a> (Register Reg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a> (const MachineRegisterInfo &amp;MRI, Register Reg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a66ec1a620b5a1409ba4bac8c1d6e4b5b">isUniformReg</a> (const MachineRegisterInfo &amp;MRI, const RegisterBankInfo &amp;RBI, Register Reg) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6d63c5cc5bfab2094fae30cf9472d436">isVectorRegister</a> (const MachineRegisterInfo &amp;MRI, Register Reg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#add069634d629007ba8a03a426c6bfea7">isVectorSuperClass</a> (const TargetRegisterClass &#42;RC) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a549e07395027c7b32774e27e9f28bc91">isVGPR</a> (const MachineRegisterInfo &amp;MRI, Register Reg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad38d8f2d6815113e60a7a04012e465a5">isVSSuperClass</a> (const TargetRegisterClass &#42;RC) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a06c8d8abacb01c870f729e8d2027364f">materializeFrameBaseRegister</a> (MachineBasicBlock &#42;MBB, int FrameIdx, int64&#95;t Offset) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aae2e3ed0f579b512e6a38d0f116553ea">needsFrameBaseReg</a> (MachineInstr &#42;MI, int64&#95;t Offset) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5f55007393b9c2edcdb84c55e5df5514">opCanUseInlineConstant</a> (unsigned OpType) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a83297079e933130ab3b78a428b7070e3">opCanUseLiteralConstant</a> (unsigned OpType) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a29ab56a48816c54d3db51d4724304663">requiresFrameIndexReplacementScavenging</a> (const MachineFunction &amp;MF) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a86d3fc8e591bfc7b5854f86d00241221">requiresFrameIndexScavenging</a> (const MachineFunction &amp;MF) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a> (const MachineFunction &amp;Fn) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae8ba4cd4553b5e0d7245b42c6d459418">requiresVirtualBaseRegisters</a> (const MachineFunction &amp;Fn) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a51db99e6baa393260b874d1d04e7ecdc">reservedPrivateSegmentBufferReg</a> (const MachineFunction &amp;MF) const</>}>
Return the end register initially reserved for the scratch buffer in case spilling is needed. <a href="#a51db99e6baa393260b874d1d04e7ecdc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae803619fba0f2282f638ddd36ba004de">resolveFrameIndex</a> (MachineInstr &amp;MI, Register BaseReg, int64&#95;t Offset) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2ab71844c6563b3998af3c09ff2e3368">restoreSGPR</a> (MachineBasicBlock::iterator MI, int FI, RegScavenger &#42;RS, SlotIndexes &#42;Indexes=nullptr, LiveIntervals &#42;LIS=nullptr, bool OnlyToVGPR=false, bool SpillToPhysVGPRLane=false) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abce857be755106a0d747fa67ac782857">shouldCoalesce</a> (MachineInstr &#42;MI, const TargetRegisterClass &#42;SrcRC, unsigned SubReg, const TargetRegisterClass &#42;DstRC, unsigned DstSubReg, const TargetRegisterClass &#42;NewRC, LiveIntervals &amp;LIS) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2aa5409f4a9ae9129ad49bd05ba293f6">shouldRealignStack</a> (const MachineFunction &amp;MF) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a891021470cc8979b7dfcc936fad1cd44">shouldRewriteCopySrc</a> (const TargetRegisterClass &#42;DefRC, unsigned DefSubReg, const TargetRegisterClass &#42;SrcRC, unsigned SrcSubReg) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3d4103d19eae05425cf7aee3ad915250">spillEmergencySGPR</a> (MachineBasicBlock::iterator MI, MachineBasicBlock &amp;RestoreMBB, Register SGPR, RegScavenger &#42;RS) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad48896d5bbe85488559a5007c3a4b7df">spillSGPR</a> (MachineBasicBlock::iterator MI, int FI, RegScavenger &#42;RS, SlotIndexes &#42;Indexes=nullptr, LiveIntervals &#42;LIS=nullptr, bool OnlyToVGPR=false, bool SpillToPhysVGPRLane=false) const</>}>
If <code>OnlyToVGPR</code> is true, this will only succeed if this manages to find a free VGPR lane to spill. <a href="#ad48896d5bbe85488559a5007c3a4b7df">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a> () const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a6b20bef91a090d2b2fb43153c9d29bfd">reserveRegisterTuples</a> (BitVector &amp;, MCRegister Reg) const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4a7eea978dd4a31f4e33aedf028be3a1">isWave32</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/bitvector">BitVector</a></>}
  name={<><a href="#a93912d0b8967964dd59f2dbf25ceee55">RegPressureIgnoredUnits</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3d1f1ebe12872b7a1cbccf98f75bfde5">SpillSGPRToVGPR</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp;</>}
  name={<><a href="#a871cbd1f1eb940f7783deb2dbc4fc5ec">ST</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Static Functions Index

<MembersIndex>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a1dd11f1c73a15ab0fc73bacd1cdb64a6">getNumCoveredRegs</a> (LaneBitmask LM)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#ab8e0eab61769d9974aeed9345ce11baf">LLVM&#95;READONLY</a> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a7d8aef424553a9b93de21ced693f0b09">getSGPRClassForBitWidth</a> (unsigned BitWidth)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a> (unsigned Channel, unsigned NumRegs=1)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a> (const TargetRegisterClass &#42;RC)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae2b17b04c6d4d3b578c7ba3497652df4">hasSGPRs</a> (const TargetRegisterClass &#42;RC)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2c4185689ad93fedfa57db7bfeb8ddd3">hasVectorRegisters</a> (const TargetRegisterClass &#42;RC)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a> (const TargetRegisterClass &#42;RC)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a> (const TargetRegisterClass &#42;RC)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5d029d76398d3153d0f6d8ab3be94c88">isChainScratchRegister</a> (Register VGPR)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a> (const TargetRegisterClass &#42;RC)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a> (const TargetRegisterClass &#42;RC)</>}>
</MembersIndexItem>

</MembersIndex>

## Private Static Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<>std::array&lt; std::vector&lt; int16&#95;t &gt;, 16 &gt;</>}
  name={<><a href="#ae1273be5e5df6942e8505bd30c59f3cb">RegSplitParts</a></>}>
Sub reg indexes for getRegSplitParts. <a href="#ae1273be5e5df6942e8505bd30c59f3cb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::array&lt; std::array&lt; uint16&#95;t, 32 &gt;, 9 &gt;</>}
  name={<><a href="#a5e3de70db165e23a99e7661e0dd1d291">SubRegFromChannelTable</a></>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 32 of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.

<SectionDefinition>

## Public Constructors

### SIRegisterInfo() {#a4103353fd223c191f291d3ffaf5bfa4f}

<MemberDefinition
  prototype={<>SIRegisterInfo::SIRegisterInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp; ST)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00054">54</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00328">328</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### buildSpillLoadStore() {#a57982dfc711f20ecf31431bc37259cd7}

<MemberDefinition
  prototype={<>void SIRegisterInfo::buildSpillLoadStore (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/debugloc">DebugLoc</a> &amp; DL, unsigned LoadStoreOp, int Index, <a href="/docs/api/classes/llvm/register">Register</a> ValueReg, bool ValueIsKill, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> ScratchOffsetReg, int64&#95;t InstrOffset, <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &#42; MMO, <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> &#42; RS, <a href="/docs/api/classes/llvm/liveregunits">LiveRegUnits</a> &#42; LiveUnits=nullptr) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00434">434</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l01521">1521</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### buildVGPRSpillLoadStore() {#aee68072e1038a895a2998d78395db856}

<MemberDefinition
  prototype={<>void SIRegisterInfo::buildVGPRSpillLoadStore (<a href="/docs/api/structs/llvm/sgprspillbuilder">SGPRSpillBuilder</a> &amp; SB, int Index, int Offset, bool IsLoad, bool IsKill=<a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#af6d5cafbdfc5313e65d990120021a3ec">true</a>) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00154">154</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l01921">1921</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### eliminateFrameIndex() {#acd7a7dc7a2d3ba79fe5ee12378638317}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::eliminateFrameIndex (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, int SPAdj, unsigned FIOperandNum, <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> &#42; RS) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00173">173</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l02276">2276</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### eliminateSGPRToVGPRSpillFrameIndex() {#a5236ffd9cb568bb917937e7273cc650a}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, int FI, <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> &#42; RS, <a href="/docs/api/classes/llvm/slotindexes">SlotIndexes</a> &#42; Indexes=nullptr, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42; LIS=nullptr, bool SpillToPhysVGPRLane=false) const</>}>
Special case of eliminateFrameIndex.

Returns true if the SGPR was spilled to a VGPR and the stack slot can be safely eliminated when all other users are handled.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00177">177</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l02237">2237</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### findReachingDef() {#a96cdbab4e65a936880975a58e0dde922}

<MemberDefinition
  prototype={<>MachineInstr &#42; SIRegisterInfo::findReachingDef (<a href="/docs/api/classes/llvm/register">Register</a> Reg, unsigned SubReg, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; Use, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42; LIS) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00374">374</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03745">3745</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### findUnusedRegister() {#a18b7e735a8aa6ece99bb5e9ea399c7f4}

<MemberDefinition
  prototype={<>MCRegister SIRegisterInfo::findUnusedRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, bool ReserveHighestRegister=false) const</>}>
Returns a lowest register that is not used at any point in the function.

If all registers are used, then this function will return AMDGPU::NoRegister. If <code>ReserveHighestRegister</code> = true, then return highest unused register.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00292">292</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03553">3553</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### get32BitRegister() {#a2188a3779b5fa9631631a60b3512c81e}

<MemberDefinition
  prototype={<>MCPhysReg SIRegisterInfo::get32BitRegister (<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> Reg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00407">407</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03798">3798</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getAGPRClassForBitWidth() {#a5c70283c6a0d2ce11aecfa43139e987e}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getAGPRClassForBitWidth (unsigned BitWidth) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00193">193</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03346">3346</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getAlignedHighSGPRForRC() {#a6fe36d27e3fe50e1c4594b3438eeb8b8}

<MemberDefinition
  prototype={<>MCRegister SIRegisterInfo::getAlignedHighSGPRForRC (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> unsigned Align, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}>
Return the largest available SGPR aligned to <code><a href="/docs/api/structs/llvm/align">Align</a></code> for the register class <code>RC</code>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00077">77</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00559">559</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getAllAGPRRegMask() {#abb2b27ba8592dbf1220ca840abdda38e}

<MemberDefinition
  prototype={<>const uint32&#95;t &#42; SIRegisterInfo::getAllAGPRRegMask () const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00380">380</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00537">537</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getAllAllocatableSRegMask() {#a6d328ac32b1d8a39f355b3195db147ff}

<MemberDefinition
  prototype={<>const uint32&#95;t &#42; SIRegisterInfo::getAllAllocatableSRegMask () const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00382">382</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00545">545</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getAllSGPR128() {#aa8124351ef6dec4eeea242717aa9398c}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCPhysReg &gt; SIRegisterInfo::getAllSGPR128 (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>
Return all SGPR128 which satisfy the waves per execution unit requirement of the subtarget.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00420">420</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03850">3850</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getAllSGPR32() {#a4c8ff148cc4e90b6ae0362db6bb48bf1}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCPhysReg &gt; SIRegisterInfo::getAllSGPR32 (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>
Return all SGPR32 which satisfy the waves per execution unit requirement of the subtarget.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00428">428</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03860">3860</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getAllSGPR64() {#a14decdeb6229c84439416eddcebafc29}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCPhysReg &gt; SIRegisterInfo::getAllSGPR64 (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>
Return all SGPR64 which satisfy the waves per execution unit requirement of the subtarget.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00424">424</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03855">3855</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getAllVectorRegMask() {#a7a02e51c998cca0b6edec7728bde9479}

<MemberDefinition
  prototype={<>const uint32&#95;t &#42; SIRegisterInfo::getAllVectorRegMask () const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00381">381</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00541">541</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getAllVGPRRegMask() {#a423e24bdb9993c90a2c13e2c04ff257a}

<MemberDefinition
  prototype={<>const uint32&#95;t &#42; SIRegisterInfo::getAllVGPRRegMask () const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00379">379</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00533">533</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getBaseRegister() {#a832c99f27458588b340a9c294f6fd200}

<MemberDefinition
  prototype="Register SIRegisterInfo::getBaseRegister () const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00118">118</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00531">531</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getBoolRC() {#ac3849d39b02d4071b4fca54e2c7f49c7}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; llvm::SIRegisterInfo::getBoolRC () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00353">353</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### getCalleeSavedRegs() {#a44684a6923b734e7d14143bf086cbb87}

<MemberDefinition
  prototype={<>const MCPhysReg &#42; SIRegisterInfo::getCalleeSavedRegs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00094">94</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00400">400</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getCalleeSavedRegsViaCopy() {#a79100c984bb96e884a15246958f61c2d}

<MemberDefinition
  prototype={<>const MCPhysReg &#42; SIRegisterInfo::getCalleeSavedRegsViaCopy (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00095">95</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00423">423</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getCallPreservedMask() {#a231685f805cba88c2b061802b1b95052}

<MemberDefinition
  prototype={<>const uint32&#95;t &#42; SIRegisterInfo::getCallPreservedMask (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00096">96</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00427">427</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getChannelFromSubReg() {#ad7eff7d73e979a05739b21cc353f748c}

<MemberDefinition
  prototype="unsigned llvm::SIRegisterInfo::getChannelFromSubReg (unsigned SubReg) const"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00396">396</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### getCompatibleSubRegClass() {#a0e83ecd12d46c80703ce5d3ef34ead33}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getCompatibleSubRegClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; SuperRC, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; SubRC, unsigned SubIdx) const</>}>
Returns a register class which is compatible with <code>SuperRC</code>, such that a subregister exists with class <code>SubRC</code> with subregister index <code>SubIdx</code>.

If this is impossible (e.g., an unaligned subregister index within a register tuple), return null.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00274">274</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03501">3501</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getConstrainedRegClassForOperand() {#a627e6584be398e0555f4b38d8f26f546}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getConstrainedRegClassForOperand (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; MO, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00350">350</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03704">3704</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getCrossCopyRegClass() {#a4861767cf942190a83cf6083003bba05}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getCrossCopyRegClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}>
Returns a legal register class to copy a register in the specified class to or from.

If it is possible to copy the register directly without using a cross register class copy, return the specified RC. Returns NULL if it is not possible to copy between two registers of the specified class.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00152">152</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l01142">1142</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getCSRFirstUseCost() {#aad6ed1642c7c6a0432f86928a5c102ba}

<MemberDefinition
  prototype="unsigned llvm::SIRegisterInfo::getCSRFirstUseCost () const"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00107">107</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### getEquivalentAGPRClass() {#a7c0bb4b4e2204e019541b6cd98bd9792}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getEquivalentAGPRClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; SRC) const</>}>

<SectionUser title="Returns">
An AGPR reg class with the same width as <code>SRC</code>
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00263">263</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03483">3483</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getEquivalentSGPRClass() {#a981883145186bf6da58e5bd7f6476f30}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getEquivalentSGPRClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; VRC) const</>}>

<SectionUser title="Returns">
A SGPR reg class with the same width as <code>SRC</code>
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00267">267</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03491">3491</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getEquivalentVGPRClass() {#a2fcc4d3294381da29adb855c5f56c0d5}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getEquivalentVGPRClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; SRC) const</>}>

<SectionUser title="Returns">
A VGPR reg class with the same width as <code>SRC</code>
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00259">259</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03475">3475</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getExec() {#ad9528c639f619ab6f7cee1a52e3a7472}

<MemberDefinition
  prototype="MCRegister SIRegisterInfo::getExec () const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00369">369</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03720">3720</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getFrameIndexInstrOffset() {#adc210f7d04be558143f8a891c892e550}

<MemberDefinition
  prototype={<>int64&#95;t SIRegisterInfo::getFrameIndexInstrOffset (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, int Idx) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00130">130</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00826">826</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getFrameRegister() {#a317bd7480ba741300b70f6243d33ff1f}

<MemberDefinition
  prototype={<>Register SIRegisterInfo::getFrameRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00115">115</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00511">511</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getHWRegIndex() {#a954d76fe761bb4014b2da81cac2360cf}

<MemberDefinition
  prototype={<>unsigned llvm::SIRegisterInfo::getHWRegIndex (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00185">185</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### getLargestLegalSuperClass() {#a51be90716cd9b3020e0ca8a4bce547c0}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getLargestLegalSuperClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00112">112</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00457">457</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getMaxNumVectorRegs() {#a59e00b2ca262e101590cc2335dded3d8}

<MemberDefinition
  prototype={<>std::pair&lt; unsigned, unsigned &gt; SIRegisterInfo::getMaxNumVectorRegs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>
Return a pair of maximum numbers of VGPRs and AGPRs that meet the number of waves per execution unit required for the function <code>MF</code>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00088">88</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00573">573</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getNoPreservedMask() {#a6927f52a74df8a472aae164cffd527b1}

<MemberDefinition
  prototype={<>const uint32&#95;t &#42; SIRegisterInfo::getNoPreservedMask () const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00098">98</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00448">448</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getNumChannelsFromSubReg() {#aa1ce2155cda91c2070745f4aec2c66ac}

<MemberDefinition
  prototype="unsigned llvm::SIRegisterInfo::getNumChannelsFromSubReg (unsigned SubReg) const"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00401">401</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### getNumUsedPhysRegs() {#a7435cc0e3ba036d3183793e46cdee546}

<MemberDefinition
  prototype={<>unsigned SIRegisterInfo::getNumUsedPhysRegs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00463">463</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03881">3881</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getPointerRegClass() {#ac9ec67a466802ee8e0c1f1b7aa7bbf39}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getPointerRegClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, unsigned Kind=0) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00144">144</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l01133">1133</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getProperlyAlignedRC() {#a2a24e95ba5416c84845c50bbf4c2ee4d}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getProperlyAlignedRC (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00416">416</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03831">3831</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getRegAsmName() {#a6d23e7ce3b1f81486f99bad83a5d71a2}

<MemberDefinition
  prototype={<>StringRef SIRegisterInfo::getRegAsmName (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00182">182</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03197">3197</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getRegClass() {#a0e2008041a23dfc43ff1e90b014a2936}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getRegClass (unsigned RCID) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00371">371</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03731">3731</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getRegClassAlignmentNumBits() {#af3b7e264a1a447b652821dae53bb1993}

<MemberDefinition
  prototype={<>unsigned llvm::SIRegisterInfo::getRegClassAlignmentNumBits (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00443">443</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### getRegClassForOperandReg() {#aae4eaf548fa62f15dc35f4018fef3707}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getRegClassForOperandReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; MO) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00300">300</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03600">3600</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getRegClassForReg() {#a77b95c7a5620b2e92ef8ca3aa8be15bd}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getRegClassForReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00297">297</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03594">3594</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getRegClassForSizeOnBank() {#a615681753cb320f792b5656571637921}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getRegClassForSizeOnBank (unsigned Size, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/registerbank">RegisterBank</a> &amp; Bank) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00342">342</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03685">3685</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getRegClassForTypeOnBank() {#a809fe721e6e5d39e8029eac15928a983}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; llvm::SIRegisterInfo::getRegClassForTypeOnBank (<a href="/docs/api/classes/llvm/llt">LLT</a> Ty, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/registerbank">RegisterBank</a> &amp; Bank) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00345">345</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### getRegPressureLimit() {#aa7dbd22ec4e0cc058f8290a8b98cacc6}

<MemberDefinition
  prototype={<>unsigned SIRegisterInfo::getRegPressureLimit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00331">331</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03642">3642</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getRegPressureSetLimit() {#aad176a9433aea8ba75bcf6413209240d}

<MemberDefinition
  prototype={<>unsigned SIRegisterInfo::getRegPressureSetLimit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, unsigned Idx) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00334">334</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03656">3656</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getRegSplitParts() {#a4b7ead7725a07da4240f0edea1e4a2d6}

<MemberDefinition
  prototype={<>ArrayRef&lt; int16&#95;t &gt; SIRegisterInfo::getRegSplitParts (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, unsigned EltSize) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00320">320</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03578">3578</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getRegUnitPressureSets() {#afc03c7ece1270aa0066e484af24eb28f}

<MemberDefinition
  prototype={<>const int &#42; SIRegisterInfo::getRegUnitPressureSets (unsigned RegUnit) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00337">337</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03670">3670</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getReservedRegs() {#aae11cbd7196aeff4a4b2a12be9835f28}

<MemberDefinition
  prototype={<>BitVector SIRegisterInfo::getReservedRegs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00090">90</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00603">603</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getReturnAddressReg() {#a42bd3548ca638f68b47f7996f163c2b7}

<MemberDefinition
  prototype={<>MCRegister SIRegisterInfo::getReturnAddressReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00339">339</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03679">3679</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getScratchInstrOffset() {#a08a40d4d0736a73e47089ba3ef2e1566}

<MemberDefinition
  prototype={<>int64&#95;t SIRegisterInfo::getScratchInstrOffset (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00128">128</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00818">818</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getSubRegAlignmentNumBits() {#ae24a21441afe482d6119ffa30efc33c1}

<MemberDefinition
  prototype={<>unsigned SIRegisterInfo::getSubRegAlignmentNumBits (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, unsigned SubReg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00458">458</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03865">3865</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getVCC() {#adbdf0119b398fd6464742936fe420056}

<MemberDefinition
  prototype="MCRegister SIRegisterInfo::getVCC () const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00367">367</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03716">3716</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getVectorSuperClassForBitWidth() {#a3a60ced6bc204b78bafcf33db515a087}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getVectorSuperClassForBitWidth (unsigned BitWidth) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00197">197</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03420">3420</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getVGPR64Class() {#aed9393956ff6935e29af9881de204f1f}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getVGPR64Class () const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00365">365</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03724">3724</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getVGPRClassForBitWidth() {#a858849019ce7366904469c53972c54dc}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getVGPRClassForBitWidth (unsigned BitWidth) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00190">190</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03270">3270</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getVRegFlagsOfReg() {#a9be1c0f1057f7c2a457719a6581ce49b}

<MemberDefinition
  prototype={<>SmallVector&lt; StringLiteral &gt; SIRegisterInfo::getVRegFlagsOfReg (<a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00472">472</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03890">3890</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getVRegFlagValue() {#ada0b6ddb4ec6dd34820e168d9c2a5224}

<MemberDefinition
  prototype={<>std::optional&lt; uint8&#95;t &gt; llvm::SIRegisterInfo::getVRegFlagValue (<a href="/docs/api/classes/llvm/stringref">StringRef</a> Name) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00466">466</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### getWaveMaskRegClass() {#ae13a2d4e77a20d7844faee6e8cbcec42}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; llvm::SIRegisterInfo::getWaveMaskRegClass () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00358">358</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### hasBasePointer() {#a449d102f1b4d3b881282d6609caf6023}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::hasBasePointer (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00117">117</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00525">525</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### isAGPR() {#acc61376f4183268183912910024e1f2c}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::isAGPR (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00304">304</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03613">3613</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### isAsmClobberable() {#a5c4a909a1725cc86437f4f350ab35cdb}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::isAsmClobberable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00091">91</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00768">768</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### isDivergentRegClass() {#ac1c2077ba7c905d8271fd4d7b9af0fe7}

<MemberDefinition
  prototype={<>bool llvm::SIRegisterInfo::isDivergentRegClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00313">313</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### isFrameOffsetLegal() {#a0989f99e854e569e8096a89e73f2e046}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::isFrameOffsetLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, <a href="/docs/api/classes/llvm/register">Register</a> BaseReg, int64&#95;t Offset) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00141">141</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l01105">1105</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### isProperlyAlignedRC() {#a2adf69ba524926c5454f5d259c1c4dac}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::isProperlyAlignedRC (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00411">411</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03815">3815</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### isRegClassAligned() {#ade66e9017b034317e0a4ba23bfe66876}

<MemberDefinition
  prototype={<>bool llvm::SIRegisterInfo::isRegClassAligned (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, unsigned AlignNumBits) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00448">448</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### isSGPRClassID() {#ab664dae585bc43224746468fa919da87}

<MemberDefinition
  prototype="bool llvm::SIRegisterInfo::isSGPRClassID (unsigned RCID) const"
  labels = {["inline"]}>

<SectionUser title="Returns">
true if this class <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> contains only SGPR registers
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00208">208</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### isSGPRPhysReg() {#ad9b864efe9f37aaee60c010d2e5e6eb0}

<MemberDefinition
  prototype={<>bool llvm::SIRegisterInfo::isSGPRPhysReg (<a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00213">213</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### isSGPRReg() {#a980c731f7723b02b66010f4fce010c0f}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::isSGPRReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00212">212</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03464">3464</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### isUniformReg() {#a66ec1a620b5a1409ba4bac8c1d6e4b5b}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::isUniformReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/registerbankinfo">RegisterBankInfo</a> &amp; RBI, <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00317">317</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03568">3568</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### isVectorRegister() {#a6d63c5cc5bfab2094fae30cf9472d436}

<MemberDefinition
  prototype={<>bool llvm::SIRegisterInfo::isVectorRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00305">305</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### isVectorSuperClass() {#add069634d629007ba8a03a426c6bfea7}

<MemberDefinition
  prototype={<>bool llvm::SIRegisterInfo::isVectorSuperClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline"]}>

<SectionUser title="Returns">
true only if this class contains both VGPR and AGPR registers
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00228">228</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### isVGPR() {#a549e07395027c7b32774e27e9f28bc91}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::isVGPR (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00303">303</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03606">3606</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### isVSSuperClass() {#ad38d8f2d6815113e60a7a04012e465a5}

<MemberDefinition
  prototype={<>bool llvm::SIRegisterInfo::isVSSuperClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline"]}>

<SectionUser title="Returns">
true only if this class contains both VGPR and SGPR registers
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00233">233</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### materializeFrameBaseRegister() {#a06c8d8abacb01c870f729e8d2027364f}

<MemberDefinition
  prototype={<>Register SIRegisterInfo::materializeFrameBaseRegister (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, int FrameIdx, int64&#95;t Offset) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00135">135</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00924">924</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### needsFrameBaseReg() {#aae2e3ed0f579b512e6a38d0f116553ea}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::needsFrameBaseReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, int64&#95;t Offset) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00133">133</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00876">876</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### opCanUseInlineConstant() {#a5f55007393b9c2edcdb84c55e5df5514}

<MemberDefinition
  prototype="bool SIRegisterInfo::opCanUseInlineConstant (unsigned OpType) const">

<SectionUser title="Returns">
True if operands defined with this operand type can accept an inline constant. i.e. An integer value in the range (-16, 64) or -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00290">290</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03510">3510</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### opCanUseLiteralConstant() {#a83297079e933130ab3b78a428b7070e3}

<MemberDefinition
  prototype="bool SIRegisterInfo::opCanUseLiteralConstant (unsigned OpType) const">

<SectionUser title="Returns">
True if operands defined with this operand type can accept a literal constant (i.e. any 32-bit immediate).
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00285">285</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03543">3543</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### requiresFrameIndexReplacementScavenging() {#a29ab56a48816c54d3db51d4724304663}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::requiresFrameIndexReplacementScavenging (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00124">124</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00806">806</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### requiresFrameIndexScavenging() {#a86d3fc8e591bfc7b5854f86d00241221}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::requiresFrameIndexScavenging (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00123">123</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00797">797</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### requiresRegisterScavenging() {#a5eafea62423808eaf1bec18900ec929e}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::requiresRegisterScavenging (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; Fn) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00121">121</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00786">786</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### requiresVirtualBaseRegisters() {#ae8ba4cd4553b5e0d7245b42c6d459418}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::requiresVirtualBaseRegisters (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; Fn) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00126">126</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00812">812</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### reservedPrivateSegmentBufferReg() {#a51db99e6baa393260b874d1d04e7ecdc}

<MemberDefinition
  prototype={<>MCRegister SIRegisterInfo::reservedPrivateSegmentBufferReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>
Return the end register initially reserved for the scratch buffer in case spilling is needed.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00083">83</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00567">567</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### resolveFrameIndex() {#ae803619fba0f2282f638ddd36ba004de}

<MemberDefinition
  prototype={<>void SIRegisterInfo::resolveFrameIndex (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/register">Register</a> BaseReg, int64&#95;t Offset) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00138">138</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00977">977</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### restoreSGPR() {#a2ab71844c6563b3998af3c09ff2e3368}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::restoreSGPR (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, int FI, <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> &#42; RS, <a href="/docs/api/classes/llvm/slotindexes">SlotIndexes</a> &#42; Indexes=nullptr, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42; LIS=nullptr, bool OnlyToVGPR=false, bool SpillToPhysVGPRLane=false) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00164">164</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l02085">2085</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### shouldCoalesce() {#abce857be755106a0d747fa67ac782857}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::shouldCoalesce (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; SrcRC, unsigned SubReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; DstRC, unsigned DstSubReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; NewRC, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &amp; LIS) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00323">323</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03621">3621</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### shouldRealignStack() {#a2aa5409f4a9ae9129ad49bd05ba293f6}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::shouldRealignStack (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00120">120</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00773">773</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### shouldRewriteCopySrc() {#a891021470cc8979b7dfcc936fad1cd44}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::shouldRewriteCopySrc (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; DefRC, unsigned DefSubReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; SrcRC, unsigned SrcSubReg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00278">278</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03519">3519</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### spillEmergencySGPR() {#a3d4103d19eae05425cf7aee3ad915250}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::spillEmergencySGPR (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; RestoreMBB, <a href="/docs/api/classes/llvm/register">Register</a> SGPR, <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> &#42; RS) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00169">169</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l02165">2165</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### spillSGPR() {#ad48896d5bbe85488559a5007c3a4b7df}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::spillSGPR (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, int FI, <a href="/docs/api/classes/llvm/regscavenger">RegScavenger</a> &#42; RS, <a href="/docs/api/classes/llvm/slotindexes">SlotIndexes</a> &#42; Indexes=nullptr, <a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42; LIS=nullptr, bool OnlyToVGPR=false, bool SpillToPhysVGPRLane=false) const</>}>
If <code>OnlyToVGPR</code> is true, this will only succeed if this manages to find a free VGPR lane to spill.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00159">159</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l01954">1954</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### spillSGPRToVGPR() {#aed80e0d9bfe4e57de24283efa7572eb4}

<MemberDefinition
  prototype="bool llvm::SIRegisterInfo::spillSGPRToVGPR () const"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00071">71</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### reserveRegisterTuples() {#a6b20bef91a090d2b2fb43153c9d29bfd}

<MemberDefinition
  prototype={<>void SIRegisterInfo::reserveRegisterTuples (<a href="/docs/api/classes/llvm/bitvector">BitVector</a> &amp; Reserved, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00051">51</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00393">393</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### isWave32 {#a4a7eea978dd4a31f4e33aedf028be3a1}

<MemberDefinition
  prototype="bool llvm::SIRegisterInfo::isWave32">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00036">36</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### RegPressureIgnoredUnits {#a93912d0b8967964dd59f2dbf25ceee55}

<MemberDefinition
  prototype="BitVector llvm::SIRegisterInfo::RegPressureIgnoredUnits">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00037">37</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### SpillSGPRToVGPR {#a3d1f1ebe12872b7a1cbccf98f75bfde5}

<MemberDefinition
  prototype="bool llvm::SIRegisterInfo::SpillSGPRToVGPR">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00035">35</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### ST {#a871cbd1f1eb940f7783deb2dbc4fc5ec}

<MemberDefinition
  prototype={<>const GCNSubtarget&amp; llvm::SIRegisterInfo::ST</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00034">34</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Functions

### getNumCoveredRegs() {#a1dd11f1c73a15ab0fc73bacd1cdb64a6}

<MemberDefinition
  prototype={<>static unsigned llvm::SIRegisterInfo::getNumCoveredRegs (<a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a> LM)</>}
  labels = {["inline", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00385">385</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### getSGPRClassForBitWidth() {#a7d8aef424553a9b93de21ced693f0b09}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SIRegisterInfo::getSGPRClassForBitWidth (unsigned BitWidth)</>}
  labels = {["static"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00200">200</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l03429">3429</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### getSubRegFromChannel() {#a1be43761db2568933db89648201ab15c}

<MemberDefinition
  prototype="unsigned SIRegisterInfo::getSubRegFromChannel (unsigned Channel, unsigned NumRegs=1)"
  labels = {["static"]}>

<SectionUser title="Returns">
the sub reg enum value for the given <code>Channel</code> (e.g. getSubRegFromChannel(0) -&gt; AMDGPU::sub0)
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00069">69</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00549">549</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### hasAGPRs() {#ae1364aa9eb8390d678c037be69450deb}

<MemberDefinition
  prototype={<>static bool llvm::SIRegisterInfo::hasAGPRs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC)</>}
  labels = {["inline", "static"]}>

<SectionUser title="Returns">
true if this class contains AGPR registers.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00243">243</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### hasSGPRs() {#ae2b17b04c6d4d3b578c7ba3497652df4}

<MemberDefinition
  prototype={<>static bool llvm::SIRegisterInfo::hasSGPRs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC)</>}
  labels = {["inline", "static"]}>

<SectionUser title="Returns">
true if this class contains SGPR registers.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00248">248</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### hasVectorRegisters() {#a2c4185689ad93fedfa57db7bfeb8ddd3}

<MemberDefinition
  prototype={<>static bool llvm::SIRegisterInfo::hasVectorRegisters (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC)</>}
  labels = {["inline", "static"]}>

<SectionUser title="Returns">
true if this class contains any vector registers.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00253">253</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### hasVGPRs() {#a8cb8776ee5f539fe6391a6d521af25f1}

<MemberDefinition
  prototype={<>static bool llvm::SIRegisterInfo::hasVGPRs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC)</>}
  labels = {["inline", "static"]}>

<SectionUser title="Returns">
true if this class contains VGPR registers.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00238">238</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### isAGPRClass() {#afb15c9a705b04d0a7709e0c0f8af33fa}

<MemberDefinition
  prototype={<>static bool llvm::SIRegisterInfo::isAGPRClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC)</>}
  labels = {["inline", "static"]}>

<SectionUser title="Returns">
true if this class contains only AGPR registers
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00223">223</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### isChainScratchRegister() {#a5d029d76398d3153d0f6d8ab3be94c88}

<MemberDefinition
  prototype={<>bool SIRegisterInfo::isChainScratchRegister (<a href="/docs/api/classes/llvm/register">Register</a> VGPR)</>}
  labels = {["static"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00103">103</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp/#l00452">452</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a>.
</MemberDefinition>

### isSGPRClass() {#af58d646af8dd60e4e514303dfa81de9c}

<MemberDefinition
  prototype={<>static bool llvm::SIRegisterInfo::isSGPRClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC)</>}
  labels = {["inline", "static"]}>

<SectionUser title="Returns">
true if this class contains only SGPR registers
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00203">203</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### isVGPRClass() {#a929252209ec1fab87cd43439ed3365c7}

<MemberDefinition
  prototype={<>static bool llvm::SIRegisterInfo::isVGPRClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC)</>}
  labels = {["inline", "static"]}>

<SectionUser title="Returns">
true if this class contains only VGPR registers
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00218">218</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Static Attributes

### RegSplitParts {#ae1273be5e5df6942e8505bd30c59f3cb}

<MemberDefinition
  prototype={<>std::array&lt; std::vector&lt; int16&#95;t &gt;, 16 &gt; SIRegisterInfo::RegSplitParts</>}
  labels = {["static"]}>
Sub reg indexes for getRegSplitParts.

First index represents subreg size from 1 to 16 DWORDs. The inner vector is sorted by bit offset. Provided a register can be fully split with given subregs, all elements of the inner vector combined give a full lane mask.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00044">44</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

### SubRegFromChannelTable {#a5e3de70db165e23a99e7661e0dd1d291}

<MemberDefinition
  prototype={<>std::array&lt; std::array&lt; uint16&#95;t, 32 &gt;, 9 &gt; SIRegisterInfo::SubRegFromChannelTable</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h/#l00049">49</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-cpp">SIRegisterInfo.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a></li>
</ul>

</DoxygenPage>
