ibrary IEEE;
use IEEE.Std_Logic_1164.all;
entity muxRom is
port (A, B, C, D: in std_logic_vector(1 downto 0);
	sel: in std_logic_vector(1 downto 0);
	S: out std_logic_vector(7 downto 0)
);
end muxRom;

architecture circuitoMuxRom of muxRom is

component rom 
    port ( address : in std_logic_vector(1 downto 0);
         data : out std_logic_vector(7 downto 0) );
end component;

begin
	
	muxRom: rom port map(sel, S);
	


end circuitoMuxRom;