# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_RX.srcs/sources_1/new/RX_UART.vhd" \
"../../../../UART_RX.srcs/sim_1/new/sim_UART_RX.vhd" \

# Do not sort compile order
nosort
