#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Jan 10 16:14:36 2018
# Process ID: 14824
# Current directory: C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15484 C:\Users\Karma\Documents\workspace\final_project\project_bubble_vga\project_bubble_vga.xpr
# Log file: C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/vivado.log
# Journal file: C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/bd/system/system.bd}
import_files
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
set_property location {4 1738 1232} [get_bd_cells v_tc_0]
delete_bd_objs [get_bd_cells v_tc_0]
create_project managed_ip_project C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/managed_ip_project -part xc7vx485tffg1157-1 -ip
set_property target_simulator XSim [current_project]
close_project
open_bd_design {C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/bd/system/system.bd}
add_files -scan_for_includes {C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_c_1.0/example_designs/bfm_design/vga_axi_c_v1_0_tb.sv C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_c_1.0/hdl/vga_axi_c_v1_0.v C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_c_1.0/hdl/vga_controller.v C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_c_1.0/hdl/vga_axi_c_v1_0_S00_AXI.v C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_c_1.0/drivers/vga_axi_c_v1_0/src/vga_axi_c.h}
import_files {C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_c_1.0/example_designs/bfm_design/vga_axi_c_v1_0_tb.sv C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_c_1.0/hdl/vga_axi_c_v1_0.v C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_c_1.0/hdl/vga_controller.v C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_c_1.0/hdl/vga_axi_c_v1_0_S00_AXI.v C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/vga_axi_c_1.0/drivers/vga_axi_c_v1_0/src/vga_axi_c.h}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference vga_axi_c_v1_0 vga_axi_c_v1_0_0
delete_bd_objs [get_bd_cells vga_axi_c_v1_0_0]
create_bd_cell -type module -reference vga_axi_c_v1_0_S00_AXI vga_axi_c_v1_0_S00_AXI_0
delete_bd_objs [get_bd_cells vga_axi_c_v1_0_S00_AXI_0]
remove_files  {C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/vga_axi_c_1.0/hdl/vga_axi_c_v1_0.v C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/vga_axi_c_1.0/example_designs/bfm_design/vga_axi_c_v1_0_tb.sv}
remove_files  C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/vga_axi_c_1.0/hdl/vga_axi_c_v1_0_S00_AXI.v
file delete -force C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/vga_axi_c_1.0/hdl/vga_axi_c_v1_0_S00_AXI.v
remove_files  C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/vga_axi_c_1.0/hdl/vga_controller.v
file delete -force C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/vga_axi_c_1.0/hdl/vga_controller.v
save_bd_design
remove_files  C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/vga_axi_c_1.0/drivers/vga_axi_c_v1_0/src/vga_axi_c.h
file delete -force C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/imports/vga_axi_c_1.0/drivers/vga_axi_c_v1_0/src/vga_axi_c.h
import_files
create_peripheral xilinx.com user VGA_B 1.0 -dir C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:VGA_B:1.0]
set_property VALUE 32 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:VGA_B:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:VGA_B:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:VGA_B:1.0]
set_property  ip_repo_paths  C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/VGA_B_1.0 [current_project]
update_ip_catalog -rebuild
open_bd_design {C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/project_bubble_vga.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA_B:1.0 VGA_B_0
endgroup
ipx::edit_ip_in_project -upgrade true -name VGA_B_v1_0_project -directory C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/VGA_B_v1_0_project c:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/VGA_B_1.0/component.xml
update_compile_order -fileset sources_1
close [ open C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/VGA_B_1.0/hdl/vga_b.v w ]
add_files C:/Users/Karma/Documents/workspace/final_project/project_bubble_vga/ip_repo/VGA_B_1.0/hdl/vga_b.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project project_bubble_vga
save_bd_design
