#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556bcfdaff40 .scope module, "ram_test" "ram_test" 2 2;
 .timescale -9 -12;
P_0x556bcfdb00c0 .param/l "base_addr" 0 2 22, C4<0000000000000000000000000000000000000000000000000000000011111111>;
v0x556bcfdd17a0_0 .var "icode", 3 0;
v0x556bcfdd1880_0 .var/i "k", 31 0;
v0x556bcfdd1960_0 .net "mem_addr", 63 0, v0x556bcfdcfd20_0;  1 drivers
v0x556bcfdd1a00_0 .net "mem_data", 63 0, v0x556bcfdd03e0_0;  1 drivers
v0x556bcfdd1b10_0 .net "rd", 0 0, v0x556bcfdd0a50_0;  1 drivers
v0x556bcfdd1c50_0 .var "valA", 63 0;
v0x556bcfdd1d60_0 .var "valE", 63 0;
v0x556bcfdd1e20_0 .net "valM", 63 0, v0x556bcfdd1580_0;  1 drivers
v0x556bcfdd1ec0_0 .var "valP", 63 0;
v0x556bcfdd1f60_0 .net "wr", 0 0, v0x556bcfdd0e20_0;  1 drivers
S_0x556bcfdb01b0 .scope module, "Ma" "Mem_addr" 2 17, 3 46 0, S_0x556bcfdaff40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode"
    .port_info 1 /INPUT 64 "valE"
    .port_info 2 /INPUT 64 "valA"
    .port_info 3 /OUTPUT 64 "mem_addr"
v0x556bcfdab610_0 .net "icode", 3 0, v0x556bcfdd17a0_0;  1 drivers
v0x556bcfdcfd20_0 .var "mem_addr", 63 0;
v0x556bcfdcfe00_0 .net "valA", 63 0, v0x556bcfdd1c50_0;  1 drivers
v0x556bcfdcfec0_0 .net "valE", 63 0, v0x556bcfdd1d60_0;  1 drivers
E_0x556bcfda45b0 .event edge, v0x556bcfdcfec0_0, v0x556bcfdcfe00_0, v0x556bcfdab610_0;
S_0x556bcfdd0050 .scope module, "Md" "Mem_data" 2 18, 3 63 0, S_0x556bcfdaff40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode"
    .port_info 1 /INPUT 64 "valA"
    .port_info 2 /INPUT 64 "valP"
    .port_info 3 /OUTPUT 64 "mem_data"
v0x556bcfdd02d0_0 .net "icode", 3 0, v0x556bcfdd17a0_0;  alias, 1 drivers
v0x556bcfdd03e0_0 .var "mem_data", 63 0;
v0x556bcfdd04a0_0 .net "valA", 63 0, v0x556bcfdd1c50_0;  alias, 1 drivers
v0x556bcfdd05a0_0 .net "valP", 63 0, v0x556bcfdd1ec0_0;  1 drivers
E_0x556bcfda2050 .event edge, v0x556bcfdd05a0_0, v0x556bcfdcfe00_0, v0x556bcfdab610_0;
S_0x556bcfdd0710 .scope module, "Mr" "Mem_read" 2 15, 3 18 0, S_0x556bcfdaff40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode"
    .port_info 1 /OUTPUT 1 "rd"
v0x556bcfdd0920_0 .net "icode", 3 0, v0x556bcfdd17a0_0;  alias, 1 drivers
v0x556bcfdd0a50_0 .var "rd", 0 0;
E_0x556bcfda2770 .event edge, v0x556bcfdab610_0;
S_0x556bcfdd0b70 .scope module, "Mw" "Mem_write" 2 16, 3 32 0, S_0x556bcfdaff40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode"
    .port_info 1 /OUTPUT 1 "wr"
v0x556bcfdd0d40_0 .net "icode", 3 0, v0x556bcfdd17a0_0;  alias, 1 drivers
v0x556bcfdd0e20_0 .var "wr", 0 0;
S_0x556bcfdd0f40 .scope module, "ram1" "RAM" 2 14, 3 2 0, S_0x556bcfdaff40;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "mem_addr"
    .port_info 1 /INPUT 64 "mem_data"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /OUTPUT 64 "valM"
v0x556bcfdd1210 .array "mem", 0 8191, 63 0;
v0x556bcfdd12f0_0 .net "mem_addr", 63 0, v0x556bcfdcfd20_0;  alias, 1 drivers
v0x556bcfdd13b0_0 .net "mem_data", 63 0, v0x556bcfdd03e0_0;  alias, 1 drivers
v0x556bcfdd14b0_0 .net "rd", 0 0, v0x556bcfdd0a50_0;  alias, 1 drivers
v0x556bcfdd1580_0 .var "valM", 63 0;
v0x556bcfdd1670_0 .net "wr", 0 0, v0x556bcfdd0e20_0;  alias, 1 drivers
E_0x556bcfdaf610 .event edge, v0x556bcfdcfd20_0, v0x556bcfdd03e0_0, v0x556bcfdd0a50_0, v0x556bcfdd0e20_0;
    .scope S_0x556bcfdd0f40;
T_0 ;
    %wait E_0x556bcfdaf610;
    %load/vec4 v0x556bcfdd1670_0;
    %load/vec4 v0x556bcfdd14b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x556bcfdd13b0_0;
    %ix/getv 4, v0x556bcfdd12f0_0;
    %store/vec4a v0x556bcfdd1210, 4, 0;
T_0.0 ;
    %load/vec4 v0x556bcfdd14b0_0;
    %load/vec4 v0x556bcfdd1670_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %ix/getv 4, v0x556bcfdd12f0_0;
    %load/vec4a v0x556bcfdd1210, 4;
    %store/vec4 v0x556bcfdd1580_0, 0, 64;
T_0.2 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x556bcfdd0710;
T_1 ;
    %wait E_0x556bcfda2770;
    %load/vec4 v0x556bcfdd0920_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556bcfdd0a50_0, 0;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556bcfdd0a50_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556bcfdd0a50_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556bcfdd0a50_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x556bcfdd0b70;
T_2 ;
    %wait E_0x556bcfda2770;
    %load/vec4 v0x556bcfdd0d40_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556bcfdd0e20_0, 0;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556bcfdd0e20_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556bcfdd0e20_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556bcfdd0e20_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556bcfdb01b0;
T_3 ;
    %wait E_0x556bcfda45b0;
    %load/vec4 v0x556bcfdab610_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x556bcfdcfec0_0;
    %assign/vec4 v0x556bcfdcfd20_0, 0;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x556bcfdcfec0_0;
    %assign/vec4 v0x556bcfdcfd20_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x556bcfdcfec0_0;
    %assign/vec4 v0x556bcfdcfd20_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x556bcfdcfec0_0;
    %assign/vec4 v0x556bcfdcfd20_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x556bcfdcfe00_0;
    %assign/vec4 v0x556bcfdcfd20_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x556bcfdcfe00_0;
    %assign/vec4 v0x556bcfdcfd20_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x556bcfdd0050;
T_4 ;
    %wait E_0x556bcfda2050;
    %load/vec4 v0x556bcfdd02d0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x556bcfdd04a0_0;
    %assign/vec4 v0x556bcfdd03e0_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x556bcfdd04a0_0;
    %assign/vec4 v0x556bcfdd03e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x556bcfdd05a0_0;
    %assign/vec4 v0x556bcfdd03e0_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556bcfdaff40;
T_5 ;
    %vpi_call 2 26 "$dumpfile", "ram_test.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556bcfdaff40 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556bcfdd1880_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x556bcfdd1880_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x556bcfdd17a0_0, 0;
    %load/vec4 v0x556bcfdd1880_0;
    %pad/u 64;
    %addi 255, 0, 64;
    %assign/vec4 v0x556bcfdd1d60_0, 0;
    %load/vec4 v0x556bcfdd1880_0;
    %pad/s 64;
    %vpi_func 2 34 "$random" 32 {0 0 0};
    %pad/s 64;
    %add;
    %assign/vec4 v0x556bcfdd1c50_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x556bcfdd1880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556bcfdd1880_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556bcfdd1880_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x556bcfdd1880_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x556bcfdd17a0_0, 0;
    %load/vec4 v0x556bcfdd1880_0;
    %pad/u 64;
    %addi 255, 0, 64;
    %assign/vec4 v0x556bcfdd1d60_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x556bcfdd1880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556bcfdd1880_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %delay 20000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_test.v";
    "ram.v";
