entity Lab_3_topmodule is
Port (A: in std_logic;
      B: in std_logic;
      C: in std_logic;
      X: out std_logic);
end Lab_3_topmodule;
architecture Behavioral of Lab_3_topmodule is

signal S1: std_logic;
signal S2: std_logic;
signal S3: std_logic;
begin

S1<=((NOT A) AND (B OR C));
S2<=(B AND C);
S3<= A AND ( (NOT B) AND (NOT C));
X<=(S1) OR (S2 OR S3);
end Behavioral;
