INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Arithmetic_Unit
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module Logic_Unit
INFO: [VRFC 10-311] analyzing module Shifter_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sources_1/new/core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sources_1/new/immediate_extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sources_1/new/instr_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sources_1/new/muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_pcnext
INFO: [VRFC 10-311] analyzing module mux_Bin
INFO: [VRFC 10-311] analyzing module mux_result
INFO: [VRFC 10-311] analyzing module mux_jalr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sources_1/new/plus_four.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus_four
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sources_1/new/plus_imm_extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus_imm_extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sources_1/new/rf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/risc_hw/risc_hw.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
