#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Sep 30 22:12:05 2023
# Process ID: 24740
# Current directory: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4240 D:\000Mygit\001CourseWare\004IntegratedSystemDesign\Lab\lab1\ChanghongLi_lab1_183\ChanghongLi_lab1_183.xpr
# Log file: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/vivado.log
# Journal file: D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.xpr
update_compile_order -fileset sources_1
close_project
open_project D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.xpr
update_compile_order -fileset sources_1
save_project_as ChanghongLi_lab1_182 D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182 -force
launch_simulation
source lab1_top_tb.tcl
close_sim
launch_simulation
source lab1_top_tb.tcl
run all
run all
close_sim
launch_simulation
source lab1_top_tb.tcl
run all
close_sim
launch_simulation
source lab1_top_tb.tcl
run 10 us
run 10 us
run 10 us
run all
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/impl_1/lab1_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.runs/impl_1/lab1_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
close_sim
launch_simulation
source lab1_top_tb.tcl
run all
close_sim
launch_simulation
source lab1_top_tb.tcl
run all
close_sim
launch_simulation
source lab1_top_tb.tcl
run all
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
source lab1_top_tb.tcl
run all
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 123
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 123
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 122
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 125
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 110
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 116
restart
restart
run all
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 111
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 110
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 116
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 122
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 111
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 123
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 125
run all
step
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 111
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 111
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 123
close_sim
launch_simulation
source lab1_top_tb.tcl
run all
add_bp {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} 91
remove_bps -file {D:/000Mygit/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_182/ChanghongLi_lab1_182.srcs/sources_1/new/FSM.sv} -line 91
close_sim
