{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651341687722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651341687724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 21:01:26 2022 " "Processing started: Sat Apr 30 21:01:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651341687724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651341687724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651341687724 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651341688218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651341688773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651341688773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341688831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341688831 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651341689185 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651341689228 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341689229 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timer90:Timer\|Experiment05PartA:Clock\|clkout Timer90:Timer\|Experiment05PartA:Clock\|clkout " "create_clock -period 1.000 -name Timer90:Timer\|Experiment05PartA:Clock\|clkout Timer90:Timer\|Experiment05PartA:Clock\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651341689232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651341689232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " "create_clock -period 1.000 -name FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651341689232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " "create_clock -period 1.000 -name FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651341689232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sa Sa " "create_clock -period 1.000 -name Sa Sa" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651341689232 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651341689232 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651341689239 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651341689241 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651341689243 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651341689274 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651341689289 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651341689291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.757 " "Worst-case setup slack is -4.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.757             -53.169 Sa  " "   -4.757             -53.169 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.417             -51.089 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -4.417             -51.089 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.217             -80.029 clk  " "   -3.217             -80.029 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.049             -11.114 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -2.049             -11.114 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.537              -9.425 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -1.537              -9.425 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341689297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "    0.378               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 clk  " "    0.639               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "    0.793               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.204               0.000 Sa  " "    1.204               0.000 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.381               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "    3.381               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341689306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341689319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341689326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 clk  " "   -3.000             -53.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Sa  " "   -3.000              -3.000 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -18.239 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -1.403             -18.239 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -1.403              -9.821 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -1.403              -8.418 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341689332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341689332 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651341689356 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651341689400 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651341690567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651341690823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651341690859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.565 " "Worst-case setup slack is -4.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.565             -50.884 Sa  " "   -4.565             -50.884 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.976             -45.701 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -3.976             -45.701 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.908             -69.262 clk  " "   -2.908             -69.262 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.805              -9.713 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -1.805              -9.713 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302              -7.950 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -1.302              -7.950 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341690865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "    0.339               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 clk  " "    0.590               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "    0.732               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 Sa  " "    1.068               0.000 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.135               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "    3.135               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341690880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341690891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341690903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 clk  " "   -3.000             -53.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Sa  " "   -3.000              -3.000 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -18.239 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -1.403             -18.239 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -1.403              -9.821 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -1.403              -8.418 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341690909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341690909 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651341690932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651341691216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651341691218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.167 " "Worst-case setup slack is -2.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.167             -23.639 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -2.167             -23.639 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.708             -17.537 Sa  " "   -1.708             -17.537 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881             -13.257 clk  " "   -0.881             -13.257 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398              -1.989 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -0.398              -1.989 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.014 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -0.010              -0.014 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341691241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "    0.166               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 clk  " "    0.245               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "    0.311               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 Sa  " "    0.520               0.000 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.436               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "    1.436               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341691251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341691258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341691271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.258 clk  " "   -3.000             -40.258 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Sa  " "   -3.000              -3.000 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -1.000             -13.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -1.000              -7.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -1.000              -6.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341691277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341691277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651341692688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651341692696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651341692899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 21:01:32 2022 " "Processing ended: Sat Apr 30 21:01:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651341692899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651341692899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651341692899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651341692899 ""}
