Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 02:05:07 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_50_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.974ns (29.399%)  route 2.339ns (70.601%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 6.598 - 4.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.192ns (routing 1.131ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.951ns (routing 1.026ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=6334, routed)        2.192     3.129    Delay1No10_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y209       FDCE                                         r  Delay1No10_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y209       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.209 r  Delay1No10_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.483     3.692    Delay1No10_instance/Q[0]
    SLICE_X131Y210       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.841 r  Delay1No10_instance/geqOp_carry_i_16__2/O
                         net (fo=1, routed)           0.009     3.850    Sum13_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X131Y210       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.040 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.066    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X131Y211       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.081 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.107    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X131Y212       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.159 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.350     4.509    Delay1No10_instance/CO[0]
    SLICE_X132Y211       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.575 f  Delay1No10_instance/shiftedFracY_d1[32]_i_16__2/O
                         net (fo=2, routed)           0.199     4.774    Delay1No10_instance/Sum13_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X132Y211       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.923 f  Delay1No10_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.099     5.022    Delay1No10_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X132Y210       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     5.121 r  Delay1No10_instance/shiftedFracY_d1[49]_i_7__2/O
                         net (fo=32, routed)          0.261     5.382    Delay1No11_instance/Y_reg[23]_0
    SLICE_X130Y209       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     5.417 r  Delay1No11_instance/shiftedFracY_d1[18]_i_3__2/O
                         net (fo=5, routed)           0.518     5.935    Delay1No11_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X125Y210       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.985 r  Delay1No11_instance/shiftedFracY_d1[6]_i_1__2/O
                         net (fo=2, routed)           0.320     6.305    Delay1No11_instance/level4__0[2]
    SLICE_X127Y209       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.394 r  Delay1No11_instance/shiftedFracY_d1[22]_i_1__2/O
                         net (fo=1, routed)           0.048     6.442    Sum13_1_impl_instance/FPAddSubOp_instance/D[11]
    SLICE_X127Y209       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=6334, routed)        1.951     6.598    Sum13_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X127Y209       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.451     7.049    
                         clock uncertainty           -0.035     7.013    
    SLICE_X127Y209       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.038    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  0.596    




