Sections:
00: "segf00" (F00-1601)


Source: "pong.s"
                        	     1: ; [PONG]
                        	     2: 
                        	     3: ; TMS9918A
                        	     4: VDP_VRAM               = $8800		; address to set MODE low for a video ram operation on the TMS9918A Video Display Proce
                        	     5: VDP_REG                = $8801		; address to set MODE high for a video register operation on the TMS9918A Video Display
                        	     6: VDP_WRITE_VRAM_BIT     = %01000000  	; pattern of second vram address write: 01AAAAAA
                        	     7: VDP_REGISTER_BITS      = %10000000  	; pattern of second register write: 10000RRR
                        	     8: 
                        	     9: VDP_RAM_START = $0000
                        	    10: VDP_PATTERN_TABLE_BASE = $0800
                        	    11: VDP_SPRITE_PATTERN_TABLE_BASE = $0000
                        	    12: VDP_COLOR_TABLE_BASE = $2000
                        	    13: VDP_NAME_TABLE_BASE = $0400
                        	    14: VDP_SPR_ATT_TABLE_BASE = $0700
                        	    15: 
                        	    16: TEXT_LOC		= VDP_NAME_TABLE_BASE+15
                        	    17: P2_PADDLE_SPR		= VDP_SPR_ATT_TABLE_BASE+4 
                        	    18: P1_PADDLE_SPR		= VDP_SPR_ATT_TABLE_BASE+16
                        	    19: 
                        	    20: ; zero page addresses
                        	    21: VDP_PATTERN_INIT    	= $30
                        	    22: VDP_PATTERN_INIT_HI 	= $31
                        	    23: 
                        	    24: VDP_NAME_POINTER        = $32
                        	    25: 
                        	    26: fc = $34
                        	    27: 
                        	    28: p1dex = $35
                        	    29: p2dex = $37
                        	    30: 
                        	    31: P1_PAD = $39
                        	    32: P2_PAD = $3a
                        	    33: 
                        	    34: P1_PADDLE = $b819
                        	    35: P2_PADDLE = $b81a
                        	    36: 
                        	    37:   .org $0f00
                        	    38:   .macro vdp_write_vram			; macro to store address in vdp_reg for write
                        	    39:   pha
                        	    40:   lda #<(\1)
                        	    41:   sta VDP_REG
                        	    42:   lda #(VDP_WRITE_VRAM_BIT | >\1)
                        	    43:   sta VDP_REG
                        	    44:   pla
                        	    45:   .endm
                        	    46: ;;;;;;;;;;;;;;;;;;; reset ;;;;;;;;;;;;;;;;;;;
                        	    47: 
                        	    48: reset:
                        	    49: 
                        	    50: ;;;;;;;;;;;;;;;;;;; setup subroutines ;;;;;;;;;;;;;;;;;;;;;;;
                        	    51: 
00:0F00 78              	    52:   sei
                        	    53:   ; store irq location
                        	    54:   ;lda #<vdp_irq
                        	    55:   ;sta $7ffe
                        	    56:   ;lda #>vdp_irq
                        	    57:   ;sta $7fff
00:0F01 9C0EB0          	    58:   stz $b00e     ; argguahububefhia! that darn via! short circut!!1!! this is d fix
                        	    59: 
00:0F04 20C60F          	    60:   jsr vdp_set_registers
00:0F07 204F0F          	    61:   jsr vdp_setup
00:0F0A A9FF            	    62:   lda #$ff	; activate display
00:0F0C 8D02B0          	    63:   sta $b002
00:0F0F 8D00B0          	    64:   sta $b000
                        	    65:   ;lda #0
                        	    66:   ;jsr InitSid
00:0F12 A910            	    67:   lda #16
00:0F14 8534            	    68:   sta fc
00:0F16 A904            	    69:   lda #4
00:0F18 8535            	    70:   sta p1dex
00:0F1A 8537            	    71:   sta p2dex
                        	    72:   ;cli
                        	    73: holding:
                        	    74:   ;;jsr changecolor
00:0F1C AD0188          	    75:   lda VDP_REG
00:0F1F 2980            	    76:   and #$80
00:0F21 F0F9            	    77:   beq holding
                        	    78: ;  lda #$0e
                        	    79: ;  sta VDP_REG
                        	    80: ;  lda #$87
                        	    81: ;  sta VDP_REG
                        	    82: ;  jsr PlaySid
                        	    83: ;  lda #$00
                        	    84: ;  sta VDP_REG
                        	    85: ;  lda #$87
                        	    86: ;  sta VDP_REG
                        	    87:   ;jmp holding
                        	    88: ;vdp_irq:
00:0F23 AD19B8          	    89:   lda P1_PADDLE
00:0F26 8539            	    90:   sta P1_PAD
00:0F28 A200            	    91:   ldx #0
                        	    92: p1cp: 
00:0F2A A539            	    93:   lda P1_PAD
00:0F2C 9DB90F          	    94:   sta vdp_spr+16,x
00:0F2F 6910            	    95:   adc #$10
00:0F31 8539            	    96:   sta P1_PAD
00:0F33 E8              	    97:   inx
00:0F34 E8              	    98:   inx
00:0F35 E8              	    99:   inx
00:0F36 E8              	   100:   inx
00:0F37 E01C            	   101:   cpx #28
00:0F39 D0EF            	   102:   bne p1cp
                        	   103: 
00:0F3B 208B0F          	   104:   jsr vdp_put_spr
                        	   105:  
                        	   106:   ;and #%00100000
                        	   107:   ;bne collision
                        	   108:   ;rti
                        	   109: ;collision:
00:0F3E E634            	   110:   inc fc
00:0F40 F003            	   111:   beq col
                        	   112:   ; do nothing yet
                        	   113:   ;rti
00:0F42 4C1C0F          	   114:   jmp holding
                        	   115: col:
00:0F45 A910            	   116:   lda #16
00:0F47 8534            	   117:   sta fc
00:0F49 200A10          	   118:   jsr changecolor
                        	   119:   ;rti
00:0F4C 4C1C0F          	   120:   jmp holding
                        	   121: 
                        	   122: ;;;;;;;;;;;;;;;;;;; vdp_setup subroutines ;;;;;;;;;;;;;;;;;;;;
                        	   123: 
                        	   124: vdp_setup:
00:0F4F 20DE0F          	   125:   jsr vdp_zapram
00:0F52 201B10          	   126:   jsr vdp_initialize_name_table
00:0F55 209310          	   127:   jsr vdp_initialize_color_table
00:0F58 204210          	   128:   jsr vdp_write_name_table
00:0F5B 206110          	   129:   jsr vdp_initialize_pattern_table
00:0F5E 20680F          	   130:   jsr vdp_copysprites
00:0F61 208B0F          	   131:   jsr vdp_put_spr
00:0F64 20B010          	   132:   jsr vdp_enable_display
00:0F67 60              	   133:   rts
                        	   134: 
                        	   135: vdp_copysprites:
00:0F68 48              	   136:   pha
00:0F69 DA              	   137:   phx
                        	   138:   vdp_write_vram VDP_SPRITE_PATTERN_TABLE_BASE
00:0F6A 48              	     1M   pha
00:0F6B A900            	     2M   lda #<(VDP_SPRITE_PATTERN_TABLE_BASE)
00:0F6D 8D0188          	     3M   sta VDP_REG
00:0F70 A940            	     4M   lda #(VDP_WRITE_VRAM_BIT | >VDP_SPRITE_PATTERN_TABLE_BASE)
00:0F72 8D0188          	     5M   sta VDP_REG
00:0F75 68              	     6M   pla
00:0F76 A200            	   139:   ldx #0
                        	   140: .loop:
00:0F78 BDCE10          	   141:   lda vdp_block,x
00:0F7B 8D0088          	   142:   sta VDP_VRAM
00:0F7E E8              	   143:   inx
00:0F7F E040            	   144:   cpx #64 ; also copy the ball sprite
00:0F81 D0F5            	   145:   bne .loop
00:0F83 A9D0            	   146:   lda #$d0
00:0F85 8D0088          	   147:   sta VDP_VRAM
00:0F88 FA              	   148:   plx
00:0F89 68              	   149:   pla
00:0F8A 60              	   150:   rts
                        	   151: 
                        	   152: vdp_put_spr:
00:0F8B 48              	   153:   pha
00:0F8C DA              	   154:   phx
                        	   155:   vdp_write_vram VDP_SPR_ATT_TABLE_BASE 
00:0F8D 48              	     1M   pha
00:0F8E A900            	     2M   lda #<(VDP_SPR_ATT_TABLE_BASE )
00:0F90 8D0188          	     3M   sta VDP_REG
00:0F93 A947            	     4M   lda #(VDP_WRITE_VRAM_BIT | >VDP_SPR_ATT_TABLE_BASE )
00:0F95 8D0188          	     5M   sta VDP_REG
00:0F98 68              	     6M   pla
00:0F99 A200            	   156:   ldx #0
                        	   157: .loop
00:0F9B BDA90F          	   158:   lda vdp_spr,x
00:0F9E 8D0088          	   159:   sta VDP_VRAM
00:0FA1 E8              	   160:   inx
00:0FA2 E01D            	   161:   cpx #$1d
00:0FA4 D0F5            	   162:   bne .loop
00:0FA6 FA              	   163:   plx 
00:0FA7 68              	   164:   pla
00:0FA8 60              	   165:   rts
                        	   166: 
                        	   167: vdp_spr:
                        	   168:   ; ball
                        	   169:   ; Y=0x5f, X=0x77, NAME=4, COL=White
00:0FA9 5F              	   170:   .byte $5f,$77,$04,$0f
00:0FAA 77
00:0FAB 04
00:0FAC 0F
                        	   171:   ; left paddle
00:0FAD 6F              	   172:   .byte $6f,$00,$00,$0f
00:0FAE 00
00:0FAF 00
00:0FB0 0F
00:0FB1 5F              	   173:   .byte $5f,$00,$00,$0f
00:0FB2 00
00:0FB3 00
00:0FB4 0F
00:0FB5 4F              	   174:   .byte $4f,$00,$00,$0f
00:0FB6 00
00:0FB7 00
00:0FB8 0F
                        	   175:   ; right paddle
00:0FB9 6F              	   176:   .byte $6f,$f1,$00,$0f
00:0FBA F1
00:0FBB 00
00:0FBC 0F
00:0FBD 5F              	   177:   .byte $5f,$f1,$00,$0f
00:0FBE F1
00:0FBF 00
00:0FC0 0F
00:0FC1 4F              	   178:   .byte $4f,$f1,$00,$0f
00:0FC2 F1
00:0FC3 00
00:0FC4 0F
                        	   179:   ; end (Y=0xD0 means last entry)
00:0FC5 D0              	   180:   .byte $d0
                        	   181: 
                        	   182: ;;;;;;;;;;;;;;;;;;; vdp_set_registers ;;;;;;;;;;;;;;;;;;;;;;;;
                        	   183: 
                        	   184: vdp_set_registers:
00:0FC6 48              	   185:   pha
00:0FC7 DA              	   186:   phx
00:0FC8 A200            	   187:   ldx #0
                        	   188: .loop:
00:0FCA BDC610          	   189:   lda vdp_register_inits,x
00:0FCD 8D0188          	   190:   sta VDP_REG
00:0FD0 8A              	   191:   txa
00:0FD1 0980            	   192:   ora #VDP_REGISTER_BITS 				; combine the register number with the second write pattern
00:0FD3 8D0188          	   193:   sta VDP_REG
00:0FD6 E8              	   194:   inx
00:0FD7 E008            	   195:   cpx #8
00:0FD9 D0EF            	   196:   bne .loop
00:0FDB FA              	   197:   plx
00:0FDC 68              	   198:   pla
00:0FDD 60              	   199:   rts
                        	   200: 
                        	   201: vdp_zapram:
00:0FDE 48              	   202:   pha
00:0FDF 5A              	   203:   phy
00:0FE0 DA              	   204:   phx
00:0FE1 A040            	   205:   ldy #$40
00:0FE3 A900            	   206:   lda #0
00:0FE5 8D0188          	   207:   sta VDP_REG
00:0FE8 8C0188          	   208:   sty VDP_REG
00:0FEB A2C0            	   209:   ldx #$c0
                        	   210: nexf:
00:0FED A000            	   211:   ldy #0
                        	   212: zapf:
00:0FEF 8D0088          	   213:   sta VDP_VRAM
00:0FF2 C8              	   214:   iny
00:0FF3 D0FA            	   215:   bne zapf
00:0FF5 E8              	   216:   inx
00:0FF6 D0F5            	   217:   bne nexf
00:0FF8 FA              	   218:   plx
00:0FF9 7A              	   219:   ply
00:0FFA 68              	   220:   pla
00:0FFB 60              	   221:   rts
                        	   222: 
                        	   223: wait:
00:0FFC DA              	   224: 	phx
00:0FFD 5A              	   225: 	phy
00:0FFE A8              	   226:         tay          ; load secondary loop cycle count (A reg)
00:0FFF A2FF            	   227:         ldx  #$ff
00:1001 CA              	   228: delay   dex          ; (2 cycles)
00:1002 D0FD            	   229:         bne  delay   ; (3 cycles in loop, 2 cycles at end)
00:1004 88              	   230:         dey          ; (2 cycles)
00:1005 D0FA            	   231:         bne  delay   ; (3 cycles in loop, 2 cycles at end)
00:1007 7A              	   232: 	ply
00:1008 FA              	   233: 	plx
00:1009 60              	   234: 	rts
                        	   235: 
                        	   236: changecolor:
00:100A 48              	   237:   pha
00:100B EECD10          	   238:   inc vdp_register_7
00:100E ADCD10          	   239:   lda vdp_register_7
00:1011 8D0188          	   240:   sta VDP_REG
00:1014 A987            	   241:   lda #$87
00:1016 8D0188          	   242:   sta VDP_REG
00:1019 68              	   243:   pla
00:101A 60              	   244:   rts
                        	   245: 
                        	   246: ;;;;;;;;;;;;;;;;;;; vdp_initialize_name_table ;;;;;;;;;;;;;;;;;;;
                        	   247: 
                        	   248: vdp_initialize_name_table:
00:101B 48              	   249:   pha
00:101C DA              	   250:   phx
00:101D 5A              	   251:   phy
                        	   252:   vdp_write_vram VDP_NAME_TABLE_BASE
00:101E 48              	     1M   pha
00:101F A900            	     2M   lda #<(VDP_NAME_TABLE_BASE)
00:1021 8D0188          	     3M   sta VDP_REG
00:1024 A944            	     4M   lda #(VDP_WRITE_VRAM_BIT | >VDP_NAME_TABLE_BASE)
00:1026 8D0188          	     5M   sta VDP_REG
00:1029 68              	     6M   pla
00:102A 6432            	   253:   stz VDP_NAME_POINTER
00:102C A920            	   254:   lda #$20
00:102E A000            	   255:   ldy #0
                        	   256: vdp_name_table_loop:
                        	   257:   ;sty VDP_VRAM
00:1030 8D0088          	   258:   sta VDP_VRAM
00:1033 C8              	   259:   iny
00:1034 D0FA            	   260:   bne vdp_name_table_loop
                        	   261: 
00:1036 E632            	   262:   inc VDP_NAME_POINTER
00:1038 A632            	   263:   ldx VDP_NAME_POINTER
00:103A E003            	   264:   cpx #3
00:103C D0F2            	   265:   bne vdp_name_table_loop
                        	   266:   
00:103E 7A              	   267:   ply
00:103F FA              	   268:   plx
00:1040 68              	   269:   pla
00:1041 60              	   270:   rts
                        	   271: 
                        	   272: vdp_write_name_table:
00:1042 48              	   273:   pha
00:1043 DA              	   274:   phx
                        	   275:   vdp_write_vram TEXT_LOC
00:1044 48              	     1M   pha
00:1045 A90F            	     2M   lda #<(TEXT_LOC)
00:1047 8D0188          	     3M   sta VDP_REG
00:104A A944            	     4M   lda #(VDP_WRITE_VRAM_BIT | >TEXT_LOC)
00:104C 8D0188          	     5M   sta VDP_REG
00:104F 68              	     6M   pla
00:1050 A200            	   276:   ldx #0
                        	   277: .loop:
00:1052 BDBD10          	   278:   lda text_vdp,x
00:1055 F007            	   279:   beq end_write
00:1057 8D0088          	   280:   sta VDP_VRAM
00:105A E8              	   281:   inx
00:105B 4C5210          	   282:   jmp .loop
                        	   283: end_write:  
                        	   284: 
                        	   285:   ; make dotted vertical line
                        	   286: ;  lda #<TEXT_LOC
                        	   287: ;  sta $00
                        	   288: ;  lda #>TEXT_LOC
                        	   289: ;  sta $01
                        	   290: ;.lp
                        	   291: ;  lda #$01 ; vertical line
                        	   292: ;  sta VDP_VRAM
                        	   293: ;  lda $00
                        	   294: ;  adc #64 ; 64 cuz dotted
                        	   295: ;  sta $00
                        	   296: ;  sta VDP_REG ; low
                        	   297: ;  adc #0 ; carry
                        	   298: ;  sta $01
                        	   299: ;  cmp #$03 ; done?
                        	   300: ;  beq .done
                        	   301: ;  ora #VDP_WRITE_VRAM_BIT ; send vram
                        	   302: ;  sta VDP_REG
                        	   303: ;  jmp .lp
                        	   304: ;.done
00:105E FA              	   305:   plx
00:105F 68              	   306:   pla
00:1060 60              	   307:   rts 
                        	   308: 
                        	   309: ;  .include "wavid.s"
                        	   310: 
                        	   311: ;;;;;;;;;;;;;;;;;;; vdp_initialize_pattern_table ;;;;;;;;;;;;;;;;;;;
                        	   312: 
                        	   313: vdp_initialize_pattern_table:
00:1061 48              	   314:   pha
00:1062 DA              	   315:   phx
                        	   316:   vdp_write_vram VDP_PATTERN_TABLE_BASE
00:1063 48              	     1M   pha
00:1064 A900            	     2M   lda #<(VDP_PATTERN_TABLE_BASE)
00:1066 8D0188          	     3M   sta VDP_REG
00:1069 A948            	     4M   lda #(VDP_WRITE_VRAM_BIT | >VDP_PATTERN_TABLE_BASE)
00:106B 8D0188          	     5M   sta VDP_REG
00:106E 68              	     6M   pla
00:106F A900            	   317:   lda #<vdp_pattern                         ; load the start address of the patterns to zero page
00:1071 8530            	   318:   sta VDP_PATTERN_INIT
00:1073 A912            	   319:   lda #>vdp_pattern
00:1075 8531            	   320:   sta VDP_PATTERN_INIT_HI
                        	   321: vdp_pattern_table_loop:
00:1077 B230            	   322:   lda (VDP_PATTERN_INIT)                  ; load A with the value at VDP_PATTERN_INIT 
00:1079 8D0088          	   323:   sta VDP_VRAM                            ; and store it to VRAM
00:107C E630            	   324:   inc VDP_PATTERN_INIT
00:107E A530            	   325:   lda VDP_PATTERN_INIT
00:1080 D002            	   326:   bne wopeee
00:1082 E631            	   327:   inc VDP_PATTERN_INIT_HI
                        	   328: wopeee:
00:1084 A530            	   329:   lda VDP_PATTERN_INIT
00:1086 C900            	   330:   cmp #<vdp_pattern_end
00:1088 D0ED            	   331:   bne vdp_pattern_table_loop
00:108A A531            	   332:   lda VDP_PATTERN_INIT_HI
00:108C C916            	   333:   cmp #>vdp_pattern_end
00:108E D0E7            	   334:   bne vdp_pattern_table_loop
00:1090 FA              	   335:   plx
00:1091 68              	   336:   pla
00:1092 60              	   337:   rts
                        	   338: 
                        	   339: ;;;;;;;;;;;;;;;;;;; vdp_initialize_color_table ;;;;;;;;;;;;;;;;;;;
                        	   340: 
                        	   341: vdp_initialize_color_table:
                        	   342: ;  pha
                        	   343: ;  phx
                        	   344: ;  vdp_write_vram VDP_COLOR_TABLE_BASE
                        	   345: ;  lda #<vdp_color                         ; load the start address of the patterns to zero page
                        	   346: ;  sta VDP_PATTERN_INIT
                        	   347: ;  lda #>vdp_color
                        	   348: ;  sta VDP_PATTERN_INIT_HI
                        	   349: ;vdp_color_table_loop:
                        	   350: ;  lda (VDP_PATTERN_INIT)                  ; load A with the value at VDP_PATTERN_INIT 
                        	   351: ;  sta VDP_VRAM                            ; and store it to VRAM
                        	   352: ;  inc VDP_PATTERN_INIT
                        	   353: ;  lda VDP_PATTERN_INIT
                        	   354: ;  bne wopee
                        	   355: ;  inc VDP_PATTERN_INIT_HI
                        	   356: ;wopee:
                        	   357: ;  lda VDP_PATTERN_INIT
                        	   358: ;  cmp #<vdp_color_end
                        	   359: ;  bne vdp_color_table_loop
                        	   360: ;  lda VDP_PATTERN_INIT_HI
                        	   361: ;  cmp #>vdp_color_end
                        	   362: ;  bne vdp_color_table_loop
                        	   363: ;  plx
                        	   364: ;  pla
                        	   365: ;  rts
00:1093 48              	   366:   pha
00:1094 DA              	   367:   phx
                        	   368:   vdp_write_vram VDP_COLOR_TABLE_BASE
00:1095 48              	     1M   pha
00:1096 A900            	     2M   lda #<(VDP_COLOR_TABLE_BASE)
00:1098 8D0188          	     3M   sta VDP_REG
00:109B A960            	     4M   lda #(VDP_WRITE_VRAM_BIT | >VDP_COLOR_TABLE_BASE)
00:109D 8D0188          	     5M   sta VDP_REG
00:10A0 68              	     6M   pla
00:10A1 A200            	   369:   ldx #0
                        	   370: vdpclp:
00:10A3 A9F0            	   371:   lda #$f0
00:10A5 8D0088          	   372:   sta VDP_VRAM
00:10A8 E8              	   373:   inx
00:10A9 E020            	   374:   cpx #32
00:10AB D0F6            	   375:   bne vdpclp
00:10AD FA              	   376:   plx
00:10AE 68              	   377:   pla
00:10AF 60              	   378:   rts
                        	   379: 
                        	   380: ;;;;;;;;;;;;;;;;;;; vdp_enable_display ;;;;;;;;;;;;;;;;;;;;;;;;;
                        	   381: 
                        	   382: vdp_enable_display:
00:10B0 48              	   383:   pha
00:10B1 A9E2            	   384:   lda #%11100010			; select 16k bytes of vram, enable the active display, enable vdp interrupt, set gfx mode 1
00:10B3 8D0188          	   385:   sta VDP_REG
00:10B6 A981            	   386:   lda #(VDP_REGISTER_BITS | 1)
00:10B8 8D0188          	   387:   sta VDP_REG
00:10BB 68              	   388:   pla
00:10BC 60              	   389:   rts
                        	   390: 
                        	   391: text_vdp:
                        	   392:   ;.byte "Hello, World!", $00
00:10BD 53434F5245      	   393:   .byte "SCORE", $3a, " 0", $00
00:10C2 3A
00:10C3 2030
00:10C5 00
                        	   394: 
                        	   395: 
                        	   396: vdp_register_inits:
00:10C6 00              	   397: vdp_register_0: .byte %00000000 ; 0  0  0  0  0  0  M3 EXTVDP
00:10C7 82              	   398: vdp_register_1: .byte %10000010 ;16k Bl IE M1 M2 0 Siz MAG
00:10C8 01              	   399: vdp_register_2: .byte $01       ; Name table base / $400. $01 = $0400
00:10C9 80              	   400: vdp_register_3: .byte $80       ; Color table base = $2000
00:10CA 01              	   401: vdp_register_4: .byte $01       ; Pattern table base / $800. $01 = $0800
00:10CB 0E              	   402: vdp_register_5: .byte $0e       ; Sprite attribute table base = $0700
00:10CC 00              	   403: vdp_register_6: .byte $00       ; Sprite pattern generator = $0000
00:10CD 01              	   404: vdp_register_7: .byte $01       ; FG/BG. 1=>Black, F=>White
                        	   405: vdp_end_register_inits:
                        	   406: 
                        	   407: ;;;;;;;;;;;;;;;;;;; vdp_sprpatterns ;;;;;;;;;;;;;;;;;;;;;
                        	   408: vdp_block: ; (0x00)
00:10CE FF              	   409:   .byte $ff,$ff,$ff,$ff,$ff,$ff,$ff,$ff
00:10CF FF
00:10D0 FF
00:10D1 FF
00:10D2 FF
00:10D3 FF
00:10D4 FF
00:10D5 FF
00:10D6 FF              	   410:   .byte $ff,$ff,$ff,$ff,$ff,$ff,$ff,$ff
00:10D7 FF
00:10D8 FF
00:10D9 FF
00:10DA FF
00:10DB FF
00:10DC FF
00:10DD FF
00:10DE FF              	   411:   .byte $ff,$ff,$ff,$ff,$ff,$ff,$ff,$ff
00:10DF FF
00:10E0 FF
00:10E1 FF
00:10E2 FF
00:10E3 FF
00:10E4 FF
00:10E5 FF
00:10E6 FF              	   412:   .byte $ff,$ff,$ff,$ff,$ff,$ff,$ff,$ff
00:10E7 FF
00:10E8 FF
00:10E9 FF
00:10EA FF
00:10EB FF
00:10EC FF
00:10ED FF
                        	   413: vdp_ball: ; (0x04)
00:10EE 07              	   414:   .byte $07,$1f,$3f,$7f,$7f,$ff,$ff,$ff
00:10EF 1F
00:10F0 3F
00:10F1 7F
00:10F2 7F
00:10F3 FF
00:10F4 FF
00:10F5 FF
00:10F6 FF              	   415:   .byte $ff,$ff,$ff,$7f,$7f,$3f,$1f,$07
00:10F7 FF
00:10F8 FF
00:10F9 7F
00:10FA 7F
00:10FB 3F
00:10FC 1F
00:10FD 07
00:10FE E0              	   416:   .byte $e0,$f8,$fc,$fe,$fe,$ff,$ff,$ff
00:10FF F8
00:1100 FC
00:1101 FE
00:1102 FE
00:1103 FF
00:1104 FF
00:1105 FF
00:1106 FF              	   417:   .byte $ff,$ff,$ff,$fe,$fe,$fc,$f8,$e0
00:1107 FF
00:1108 FF
00:1109 FE
00:110A FE
00:110B FC
00:110C F8
00:110D E0
                        	   418: 
                        	   419: ;;;;;;;;;;;;;;;;;;; vdp_color ;;;;;;;;;;;;;;;;;;;;;
                        	   420: ;  .align 8
                        	   421: ;vdp_color:
                        	   422: ;  .binary "???.TIAC"
                        	   423: ;vdp_color_end:
                        	   424: ;  .byte $00
                        	   425: 
                        	   426: ;;;;;;;;;;;;;;;;;;; vdp_patterns ;;;;;;;;;;;;;;;;;;;;;
                        	   427: 
                        	   428:   .align 8
                        	   429: vdp_pattern:
                        	   430: ;  .binary "???.TIAP"
                        	   431: ; line drawing
00:1200 00              	   432:   .byte $00,$00,$00,$FF,$FF,$00,$00,$00 ; lr
00:1201 00
00:1202 00
00:1203 FF
00:1204 FF
00:1205 00
00:1206 00
00:1207 00
00:1208 18              	   433:   .byte $18,$18,$18,$18,$18,$18,$18,$18 ; ud
00:1209 18
00:120A 18
00:120B 18
00:120C 18
00:120D 18
00:120E 18
00:120F 18
00:1210 00              	   434:   .byte $00,$00,$00,$F8,$F8,$18,$18,$18 ; ld
00:1211 00
00:1212 00
00:1213 F8
00:1214 F8
00:1215 18
00:1216 18
00:1217 18
00:1218 00              	   435:   .byte $00,$00,$00,$1F,$1F,$18,$18,$18 ; rd
00:1219 00
00:121A 00
00:121B 1F
00:121C 1F
00:121D 18
00:121E 18
00:121F 18
00:1220 18              	   436:   .byte $18,$18,$18,$F8,$F8,$00,$00,$00 ; lu
00:1221 18
00:1222 18
00:1223 F8
00:1224 F8
00:1225 00
00:1226 00
00:1227 00
00:1228 18              	   437:   .byte $18,$18,$18,$1F,$1F,$00,$00,$00 ; ur
00:1229 18
00:122A 18
00:122B 1F
00:122C 1F
00:122D 00
00:122E 00
00:122F 00
00:1230 18              	   438:   .byte $18,$18,$18,$FF,$FF,$18,$18,$18 ; lurd
00:1231 18
00:1232 18
00:1233 FF
00:1234 FF
00:1235 18
00:1236 18
00:1237 18
                        	   439: ; <nonsense for debug>
00:1238 07              	   440:   .byte $07,$07,$07,$07,$07,$07,$07,$00 ; 07
00:1239 07
00:123A 07
00:123B 07
00:123C 07
00:123D 07
00:123E 07
00:123F 00
00:1240 08              	   441:   .byte $08,$08,$08,$08,$08,$08,$08,$00 ; 08
00:1241 08
00:1242 08
00:1243 08
00:1244 08
00:1245 08
00:1246 08
00:1247 00
00:1248 09              	   442:   .byte $09,$09,$09,$09,$09,$09,$09,$00 ; 09
00:1249 09
00:124A 09
00:124B 09
00:124C 09
00:124D 09
00:124E 09
00:124F 00
00:1250 0A              	   443:   .byte $0A,$0A,$0A,$0A,$0A,$0A,$0A,$00 ; 0A
00:1251 0A
00:1252 0A
00:1253 0A
00:1254 0A
00:1255 0A
00:1256 0A
00:1257 00
00:1258 0B              	   444:   .byte $0B,$0B,$0B,$0B,$0B,$0B,$0B,$00 ; 0B
00:1259 0B
00:125A 0B
00:125B 0B
00:125C 0B
00:125D 0B
00:125E 0B
00:125F 00
00:1260 0C              	   445:   .byte $0C,$0C,$0C,$0C,$0C,$0C,$0C,$00 ; 0C
00:1261 0C
00:1262 0C
00:1263 0C
00:1264 0C
00:1265 0C
00:1266 0C
00:1267 00
00:1268 0D              	   446:   .byte $0D,$0D,$0D,$0D,$0D,$0D,$0D,$00 ; 0D
00:1269 0D
00:126A 0D
00:126B 0D
00:126C 0D
00:126D 0D
00:126E 0D
00:126F 00
00:1270 0E              	   447:   .byte $0E,$0E,$0E,$0E,$0E,$0E,$0E,$00 ; 0E
00:1271 0E
00:1272 0E
00:1273 0E
00:1274 0E
00:1275 0E
00:1276 0E
00:1277 00
00:1278 0F              	   448:   .byte $0F,$0F,$0F,$0F,$0F,$0F,$0F,$00 ; 0F
00:1279 0F
00:127A 0F
00:127B 0F
00:127C 0F
00:127D 0F
00:127E 0F
00:127F 00
00:1280 10              	   449:   .byte $10,$10,$10,$10,$10,$10,$10,$00 ; 10
00:1281 10
00:1282 10
00:1283 10
00:1284 10
00:1285 10
00:1286 10
00:1287 00
00:1288 11              	   450:   .byte $11,$11,$11,$11,$11,$11,$11,$00 ; 11
00:1289 11
00:128A 11
00:128B 11
00:128C 11
00:128D 11
00:128E 11
00:128F 00
00:1290 12              	   451:   .byte $12,$12,$12,$12,$12,$12,$12,$00 ; 12
00:1291 12
00:1292 12
00:1293 12
00:1294 12
00:1295 12
00:1296 12
00:1297 00
00:1298 13              	   452:   .byte $13,$13,$13,$13,$13,$13,$13,$00 ; 13
00:1299 13
00:129A 13
00:129B 13
00:129C 13
00:129D 13
00:129E 13
00:129F 00
00:12A0 14              	   453:   .byte $14,$14,$14,$14,$14,$14,$14,$00 ; 14
00:12A1 14
00:12A2 14
00:12A3 14
00:12A4 14
00:12A5 14
00:12A6 14
00:12A7 00
00:12A8 15              	   454:   .byte $15,$15,$15,$15,$15,$15,$15,$00 ; 15
00:12A9 15
00:12AA 15
00:12AB 15
00:12AC 15
00:12AD 15
00:12AE 15
00:12AF 00
00:12B0 16              	   455:   .byte $16,$16,$16,$16,$16,$16,$16,$00 ; 16
00:12B1 16
00:12B2 16
00:12B3 16
00:12B4 16
00:12B5 16
00:12B6 16
00:12B7 00
00:12B8 17              	   456:   .byte $17,$17,$17,$17,$17,$17,$17,$00 ; 17
00:12B9 17
00:12BA 17
00:12BB 17
00:12BC 17
00:12BD 17
00:12BE 17
00:12BF 00
00:12C0 18              	   457:   .byte $18,$18,$18,$18,$18,$18,$18,$00 ; 18
00:12C1 18
00:12C2 18
00:12C3 18
00:12C4 18
00:12C5 18
00:12C6 18
00:12C7 00
00:12C8 19              	   458:   .byte $19,$19,$19,$19,$19,$19,$19,$00 ; 19
00:12C9 19
00:12CA 19
00:12CB 19
00:12CC 19
00:12CD 19
00:12CE 19
00:12CF 00
00:12D0 1A              	   459:   .byte $1A,$1A,$1A,$1A,$1A,$1A,$1A,$00 ; 1A
00:12D1 1A
00:12D2 1A
00:12D3 1A
00:12D4 1A
00:12D5 1A
00:12D6 1A
00:12D7 00
00:12D8 1B              	   460:   .byte $1B,$1B,$1B,$1B,$1B,$1B,$1B,$00 ; 1B
00:12D9 1B
00:12DA 1B
00:12DB 1B
00:12DC 1B
00:12DD 1B
00:12DE 1B
00:12DF 00
00:12E0 1C              	   461:   .byte $1C,$1C,$1C,$1C,$1C,$1C,$1C,$00 ; 1C
00:12E1 1C
00:12E2 1C
00:12E3 1C
00:12E4 1C
00:12E5 1C
00:12E6 1C
00:12E7 00
00:12E8 1D              	   462:   .byte $1D,$1D,$1D,$1D,$1D,$1D,$1D,$00 ; 1D
00:12E9 1D
00:12EA 1D
00:12EB 1D
00:12EC 1D
00:12ED 1D
00:12EE 1D
00:12EF 00
00:12F0 1E              	   463:   .byte $1E,$1E,$1E,$1E,$1E,$1E,$1E,$00 ; 1E
00:12F1 1E
00:12F2 1E
00:12F3 1E
00:12F4 1E
00:12F5 1E
00:12F6 1E
00:12F7 00
00:12F8 1F              	   464:   .byte $1F,$1F,$1F,$1F,$1F,$1F,$1F,$00 ; 1F
00:12F9 1F
00:12FA 1F
00:12FB 1F
00:12FC 1F
00:12FD 1F
00:12FE 1F
00:12FF 00
                        	   465: ; </nonsense>
00:1300 00              	   466:   .byte $00,$00,$00,$00,$00,$00,$00,$00 ; ' '
00:1301 00
00:1302 00
00:1303 00
00:1304 00
00:1305 00
00:1306 00
00:1307 00
00:1308 20              	   467:   .byte $20,$20,$20,$00,$20,$20,$00,$00 ; !
00:1309 20
00:130A 20
00:130B 00
00:130C 20
00:130D 20
00:130E 00
00:130F 00
00:1310 50              	   468:   .byte $50,$50,$50,$00,$00,$00,$00,$00 ; "
00:1311 50
00:1312 50
00:1313 00
00:1314 00
00:1315 00
00:1316 00
00:1317 00
00:1318 50              	   469:   .byte $50,$50,$F8,$50,$F8,$50,$50,$00 ; #
00:1319 50
00:131A F8
00:131B 50
00:131C F8
00:131D 50
00:131E 50
00:131F 00
00:1320 20              	   470:   .byte $20,$78,$A0,$70,$28,$F0,$20,$00 ; $
00:1321 78
00:1322 A0
00:1323 70
00:1324 28
00:1325 F0
00:1326 20
00:1327 00
00:1328 C0              	   471:   .byte $C0,$C8,$10,$20,$40,$98,$18,$00 ; %
00:1329 C8
00:132A 10
00:132B 20
00:132C 40
00:132D 98
00:132E 18
00:132F 00
00:1330 40              	   472:   .byte $40,$A0,$A0,$40,$A8,$90,$68,$00 ; &
00:1331 A0
00:1332 A0
00:1333 40
00:1334 A8
00:1335 90
00:1336 68
00:1337 00
00:1338 20              	   473:   .byte $20,$20,$40,$00,$00,$00,$00,$00 ; '
00:1339 20
00:133A 40
00:133B 00
00:133C 00
00:133D 00
00:133E 00
00:133F 00
00:1340 20              	   474:   .byte $20,$40,$80,$80,$80,$40,$20,$00 ; (
00:1341 40
00:1342 80
00:1343 80
00:1344 80
00:1345 40
00:1346 20
00:1347 00
00:1348 20              	   475:   .byte $20,$10,$08,$08,$08,$10,$20,$00 ; )
00:1349 10
00:134A 08
00:134B 08
00:134C 08
00:134D 10
00:134E 20
00:134F 00
00:1350 20              	   476:   .byte $20,$A8,$70,$20,$70,$A8,$20,$00 ; *
00:1351 A8
00:1352 70
00:1353 20
00:1354 70
00:1355 A8
00:1356 20
00:1357 00
00:1358 00              	   477:   .byte $00,$20,$20,$F8,$20,$20,$00,$00 ; +
00:1359 20
00:135A 20
00:135B F8
00:135C 20
00:135D 20
00:135E 00
00:135F 00
00:1360 00              	   478:   .byte $00,$00,$00,$00,$20,$20,$40,$00 ; ,
00:1361 00
00:1362 00
00:1363 00
00:1364 20
00:1365 20
00:1366 40
00:1367 00
00:1368 00              	   479:   .byte $00,$00,$00,$F8,$00,$00,$00,$00 ; -
00:1369 00
00:136A 00
00:136B F8
00:136C 00
00:136D 00
00:136E 00
00:136F 00
00:1370 00              	   480:   .byte $00,$00,$00,$00,$20,$20,$00,$00 ; .
00:1371 00
00:1372 00
00:1373 00
00:1374 20
00:1375 20
00:1376 00
00:1377 00
00:1378 00              	   481:   .byte $00,$08,$10,$20,$40,$80,$00,$00 ; /
00:1379 08
00:137A 10
00:137B 20
00:137C 40
00:137D 80
00:137E 00
00:137F 00
00:1380 70              	   482:   .byte $70,$88,$98,$A8,$C8,$88,$70,$00 ; 0
00:1381 88
00:1382 98
00:1383 A8
00:1384 C8
00:1385 88
00:1386 70
00:1387 00
00:1388 20              	   483:   .byte $20,$60,$20,$20,$20,$20,$70,$00 ; 1
00:1389 60
00:138A 20
00:138B 20
00:138C 20
00:138D 20
00:138E 70
00:138F 00
00:1390 70              	   484:   .byte $70,$88,$08,$30,$40,$80,$F8,$00 ; 2
00:1391 88
00:1392 08
00:1393 30
00:1394 40
00:1395 80
00:1396 F8
00:1397 00
00:1398 F8              	   485:   .byte $F8,$08,$10,$30,$08,$88,$70,$00 ; 3
00:1399 08
00:139A 10
00:139B 30
00:139C 08
00:139D 88
00:139E 70
00:139F 00
00:13A0 10              	   486:   .byte $10,$30,$50,$90,$F8,$10,$10,$00 ; 4
00:13A1 30
00:13A2 50
00:13A3 90
00:13A4 F8
00:13A5 10
00:13A6 10
00:13A7 00
00:13A8 F8              	   487:   .byte $F8,$80,$F0,$08,$08,$88,$70,$00 ; 5
00:13A9 80
00:13AA F0
00:13AB 08
00:13AC 08
00:13AD 88
00:13AE 70
00:13AF 00
00:13B0 38              	   488:   .byte $38,$40,$80,$F0,$88,$88,$70,$00 ; 6
00:13B1 40
00:13B2 80
00:13B3 F0
00:13B4 88
00:13B5 88
00:13B6 70
00:13B7 00
00:13B8 F8              	   489:   .byte $F8,$08,$10,$20,$40,$40,$40,$00 ; 7
00:13B9 08
00:13BA 10
00:13BB 20
00:13BC 40
00:13BD 40
00:13BE 40
00:13BF 00
00:13C0 70              	   490:   .byte $70,$88,$88,$70,$88,$88,$70,$00 ; 8
00:13C1 88
00:13C2 88
00:13C3 70
00:13C4 88
00:13C5 88
00:13C6 70
00:13C7 00
00:13C8 70              	   491:   .byte $70,$88,$88,$78,$08,$10,$E0,$00 ; 9
00:13C9 88
00:13CA 88
00:13CB 78
00:13CC 08
00:13CD 10
00:13CE E0
00:13CF 00
00:13D0 00              	   492:   .byte $00,$00,$20,$00,$20,$00,$00,$00 ; :
00:13D1 00
00:13D2 20
00:13D3 00
00:13D4 20
00:13D5 00
00:13D6 00
00:13D7 00
00:13D8 00              	   493:   .byte $00,$00,$20,$00,$20,$20,$40,$00 ; ;
00:13D9 00
00:13DA 20
00:13DB 00
00:13DC 20
00:13DD 20
00:13DE 40
00:13DF 00
00:13E0 10              	   494:   .byte $10,$20,$40,$80,$40,$20,$10,$00 ; <
00:13E1 20
00:13E2 40
00:13E3 80
00:13E4 40
00:13E5 20
00:13E6 10
00:13E7 00
00:13E8 00              	   495:   .byte $00,$00,$F8,$00,$F8,$00,$00,$00 ; =
00:13E9 00
00:13EA F8
00:13EB 00
00:13EC F8
00:13ED 00
00:13EE 00
00:13EF 00
00:13F0 40              	   496:   .byte $40,$20,$10,$08,$10,$20,$40,$00 ; >
00:13F1 20
00:13F2 10
00:13F3 08
00:13F4 10
00:13F5 20
00:13F6 40
00:13F7 00
00:13F8 70              	   497:   .byte $70,$88,$10,$20,$20,$00,$20,$00 ; ?
00:13F9 88
00:13FA 10
00:13FB 20
00:13FC 20
00:13FD 00
00:13FE 20
00:13FF 00
00:1400 70              	   498:   .byte $70,$88,$A8,$B8,$B0,$80,$78,$00 ; @
00:1401 88
00:1402 A8
00:1403 B8
00:1404 B0
00:1405 80
00:1406 78
00:1407 00
00:1408 20              	   499:   .byte $20,$50,$88,$88,$F8,$88,$88,$00 ; A
00:1409 50
00:140A 88
00:140B 88
00:140C F8
00:140D 88
00:140E 88
00:140F 00
00:1410 F0              	   500:   .byte $F0,$88,$88,$F0,$88,$88,$F0,$00 ; B
00:1411 88
00:1412 88
00:1413 F0
00:1414 88
00:1415 88
00:1416 F0
00:1417 00
00:1418 70              	   501:   .byte $70,$88,$80,$80,$80,$88,$70,$00 ; C
00:1419 88
00:141A 80
00:141B 80
00:141C 80
00:141D 88
00:141E 70
00:141F 00
00:1420 F0              	   502:   .byte $F0,$88,$88,$88,$88,$88,$F0,$00 ; D
00:1421 88
00:1422 88
00:1423 88
00:1424 88
00:1425 88
00:1426 F0
00:1427 00
00:1428 F8              	   503:   .byte $F8,$80,$80,$F0,$80,$80,$F8,$00 ; E
00:1429 80
00:142A 80
00:142B F0
00:142C 80
00:142D 80
00:142E F8
00:142F 00
00:1430 F8              	   504:   .byte $F8,$80,$80,$F0,$80,$80,$80,$00 ; F
00:1431 80
00:1432 80
00:1433 F0
00:1434 80
00:1435 80
00:1436 80
00:1437 00
00:1438 78              	   505:   .byte $78,$80,$80,$80,$98,$88,$78,$00 ; G
00:1439 80
00:143A 80
00:143B 80
00:143C 98
00:143D 88
00:143E 78
00:143F 00
00:1440 88              	   506:   .byte $88,$88,$88,$F8,$88,$88,$88,$00 ; H
00:1441 88
00:1442 88
00:1443 F8
00:1444 88
00:1445 88
00:1446 88
00:1447 00
00:1448 70              	   507:   .byte $70,$20,$20,$20,$20,$20,$70,$00 ; I
00:1449 20
00:144A 20
00:144B 20
00:144C 20
00:144D 20
00:144E 70
00:144F 00
00:1450 08              	   508:   .byte $08,$08,$08,$08,$08,$88,$70,$00 ; J
00:1451 08
00:1452 08
00:1453 08
00:1454 08
00:1455 88
00:1456 70
00:1457 00
00:1458 88              	   509:   .byte $88,$90,$A0,$C0,$A0,$90,$88,$00 ; K
00:1459 90
00:145A A0
00:145B C0
00:145C A0
00:145D 90
00:145E 88
00:145F 00
00:1460 80              	   510:   .byte $80,$80,$80,$80,$80,$80,$F8,$00 ; L
00:1461 80
00:1462 80
00:1463 80
00:1464 80
00:1465 80
00:1466 F8
00:1467 00
00:1468 88              	   511:   .byte $88,$D8,$A8,$A8,$88,$88,$88,$00 ; M
00:1469 D8
00:146A A8
00:146B A8
00:146C 88
00:146D 88
00:146E 88
00:146F 00
00:1470 88              	   512:   .byte $88,$88,$C8,$A8,$98,$88,$88,$00 ; N
00:1471 88
00:1472 C8
00:1473 A8
00:1474 98
00:1475 88
00:1476 88
00:1477 00
00:1478 70              	   513:   .byte $70,$88,$88,$88,$88,$88,$70,$00 ; O
00:1479 88
00:147A 88
00:147B 88
00:147C 88
00:147D 88
00:147E 70
00:147F 00
00:1480 F0              	   514:   .byte $F0,$88,$88,$F0,$80,$80,$80,$00 ; P
00:1481 88
00:1482 88
00:1483 F0
00:1484 80
00:1485 80
00:1486 80
00:1487 00
00:1488 70              	   515:   .byte $70,$88,$88,$88,$A8,$90,$68,$00 ; Q
00:1489 88
00:148A 88
00:148B 88
00:148C A8
00:148D 90
00:148E 68
00:148F 00
00:1490 F0              	   516:   .byte $F0,$88,$88,$F0,$A0,$90,$88,$00 ; R
00:1491 88
00:1492 88
00:1493 F0
00:1494 A0
00:1495 90
00:1496 88
00:1497 00
00:1498 70              	   517:   .byte $70,$88,$80,$70,$08,$88,$70,$00 ; S
00:1499 88
00:149A 80
00:149B 70
00:149C 08
00:149D 88
00:149E 70
00:149F 00
00:14A0 F8              	   518:   .byte $F8,$20,$20,$20,$20,$20,$20,$00 ; T
00:14A1 20
00:14A2 20
00:14A3 20
00:14A4 20
00:14A5 20
00:14A6 20
00:14A7 00
00:14A8 88              	   519:   .byte $88,$88,$88,$88,$88,$88,$70,$00 ; U
00:14A9 88
00:14AA 88
00:14AB 88
00:14AC 88
00:14AD 88
00:14AE 70
00:14AF 00
00:14B0 88              	   520:   .byte $88,$88,$88,$88,$50,$50,$20,$00 ; V
00:14B1 88
00:14B2 88
00:14B3 88
00:14B4 50
00:14B5 50
00:14B6 20
00:14B7 00
00:14B8 88              	   521:   .byte $88,$88,$88,$A8,$A8,$D8,$88,$00 ; W
00:14B9 88
00:14BA 88
00:14BB A8
00:14BC A8
00:14BD D8
00:14BE 88
00:14BF 00
00:14C0 88              	   522:   .byte $88,$88,$50,$20,$50,$88,$88,$00 ; X
00:14C1 88
00:14C2 50
00:14C3 20
00:14C4 50
00:14C5 88
00:14C6 88
00:14C7 00
00:14C8 88              	   523:   .byte $88,$88,$50,$20,$20,$20,$20,$00 ; Y
00:14C9 88
00:14CA 50
00:14CB 20
00:14CC 20
00:14CD 20
00:14CE 20
00:14CF 00
00:14D0 F8              	   524:   .byte $F8,$08,$10,$20,$40,$80,$F8,$00 ; Z
00:14D1 08
00:14D2 10
00:14D3 20
00:14D4 40
00:14D5 80
00:14D6 F8
00:14D7 00
00:14D8 F8              	   525:   .byte $F8,$C0,$C0,$C0,$C0,$C0,$F8,$00 ; [
00:14D9 C0
00:14DA C0
00:14DB C0
00:14DC C0
00:14DD C0
00:14DE F8
00:14DF 00
00:14E0 00              	   526:   .byte $00,$80,$40,$20,$10,$08,$00,$00 ; \
00:14E1 80
00:14E2 40
00:14E3 20
00:14E4 10
00:14E5 08
00:14E6 00
00:14E7 00
00:14E8 F8              	   527:   .byte $F8,$18,$18,$18,$18,$18,$F8,$00 ; ]
00:14E9 18
00:14EA 18
00:14EB 18
00:14EC 18
00:14ED 18
00:14EE F8
00:14EF 00
00:14F0 00              	   528:   .byte $00,$00,$20,$50,$88,$00,$00,$00 ; ^
00:14F1 00
00:14F2 20
00:14F3 50
00:14F4 88
00:14F5 00
00:14F6 00
00:14F7 00
00:14F8 00              	   529:   .byte $00,$00,$00,$00,$00,$00,$F8,$00 ; _
00:14F9 00
00:14FA 00
00:14FB 00
00:14FC 00
00:14FD 00
00:14FE F8
00:14FF 00
00:1500 40              	   530:   .byte $40,$20,$10,$00,$00,$00,$00,$00 ; `
00:1501 20
00:1502 10
00:1503 00
00:1504 00
00:1505 00
00:1506 00
00:1507 00
00:1508 00              	   531:   .byte $00,$00,$70,$88,$88,$98,$68,$00 ; a
00:1509 00
00:150A 70
00:150B 88
00:150C 88
00:150D 98
00:150E 68
00:150F 00
00:1510 80              	   532:   .byte $80,$80,$F0,$88,$88,$88,$F0,$00 ; b
00:1511 80
00:1512 F0
00:1513 88
00:1514 88
00:1515 88
00:1516 F0
00:1517 00
00:1518 00              	   533:   .byte $00,$00,$78,$80,$80,$80,$78,$00 ; c
00:1519 00
00:151A 78
00:151B 80
00:151C 80
00:151D 80
00:151E 78
00:151F 00
00:1520 08              	   534:   .byte $08,$08,$78,$88,$88,$88,$78,$00 ; d
00:1521 08
00:1522 78
00:1523 88
00:1524 88
00:1525 88
00:1526 78
00:1527 00
00:1528 00              	   535:   .byte $00,$00,$70,$88,$F8,$80,$78,$00 ; e
00:1529 00
00:152A 70
00:152B 88
00:152C F8
00:152D 80
00:152E 78
00:152F 00
00:1530 30              	   536:   .byte $30,$40,$E0,$40,$40,$40,$40,$00 ; f
00:1531 40
00:1532 E0
00:1533 40
00:1534 40
00:1535 40
00:1536 40
00:1537 00
00:1538 00              	   537:   .byte $00,$00,$70,$88,$F8,$08,$F0,$00 ; g
00:1539 00
00:153A 70
00:153B 88
00:153C F8
00:153D 08
00:153E F0
00:153F 00
00:1540 80              	   538:   .byte $80,$80,$F0,$88,$88,$88,$88,$00 ; h
00:1541 80
00:1542 F0
00:1543 88
00:1544 88
00:1545 88
00:1546 88
00:1547 00
00:1548 00              	   539:   .byte $00,$40,$00,$40,$40,$40,$40,$00 ; i
00:1549 40
00:154A 00
00:154B 40
00:154C 40
00:154D 40
00:154E 40
00:154F 00
00:1550 00              	   540:   .byte $00,$20,$00,$20,$20,$A0,$60,$00 ; j
00:1551 20
00:1552 00
00:1553 20
00:1554 20
00:1555 A0
00:1556 60
00:1557 00
00:1558 00              	   541:   .byte $00,$80,$80,$A0,$C0,$A0,$90,$00 ; k
00:1559 80
00:155A 80
00:155B A0
00:155C C0
00:155D A0
00:155E 90
00:155F 00
00:1560 C0              	   542:   .byte $C0,$40,$40,$40,$40,$40,$60,$00 ; l
00:1561 40
00:1562 40
00:1563 40
00:1564 40
00:1565 40
00:1566 60
00:1567 00
00:1568 00              	   543:   .byte $00,$00,$D8,$A8,$A8,$A8,$A8,$00 ; m
00:1569 00
00:156A D8
00:156B A8
00:156C A8
00:156D A8
00:156E A8
00:156F 00
00:1570 00              	   544:   .byte $00,$00,$F0,$88,$88,$88,$88,$00 ; n
00:1571 00
00:1572 F0
00:1573 88
00:1574 88
00:1575 88
00:1576 88
00:1577 00
00:1578 00              	   545:   .byte $00,$00,$70,$88,$88,$88,$70,$00 ; o
00:1579 00
00:157A 70
00:157B 88
00:157C 88
00:157D 88
00:157E 70
00:157F 00
00:1580 00              	   546:   .byte $00,$00,$70,$88,$F0,$80,$80,$00 ; p
00:1581 00
00:1582 70
00:1583 88
00:1584 F0
00:1585 80
00:1586 80
00:1587 00
00:1588 00              	   547:   .byte $00,$00,$F0,$88,$78,$08,$08,$00 ; q
00:1589 00
00:158A F0
00:158B 88
00:158C 78
00:158D 08
00:158E 08
00:158F 00
00:1590 00              	   548:   .byte $00,$00,$70,$88,$80,$80,$80,$00 ; r
00:1591 00
00:1592 70
00:1593 88
00:1594 80
00:1595 80
00:1596 80
00:1597 00
00:1598 00              	   549:   .byte $00,$00,$78,$80,$70,$08,$F0,$00 ; s
00:1599 00
00:159A 78
00:159B 80
00:159C 70
00:159D 08
00:159E F0
00:159F 00
00:15A0 40              	   550:   .byte $40,$40,$F0,$40,$40,$40,$30,$00 ; t
00:15A1 40
00:15A2 F0
00:15A3 40
00:15A4 40
00:15A5 40
00:15A6 30
00:15A7 00
00:15A8 00              	   551:   .byte $00,$00,$88,$88,$88,$88,$78,$00 ; u
00:15A9 00
00:15AA 88
00:15AB 88
00:15AC 88
00:15AD 88
00:15AE 78
00:15AF 00
00:15B0 00              	   552:   .byte $00,$00,$88,$88,$90,$A0,$40,$00 ; v
00:15B1 00
00:15B2 88
00:15B3 88
00:15B4 90
00:15B5 A0
00:15B6 40
00:15B7 00
00:15B8 00              	   553:   .byte $00,$00,$88,$88,$88,$A8,$D8,$00 ; w
00:15B9 00
00:15BA 88
00:15BB 88
00:15BC 88
00:15BD A8
00:15BE D8
00:15BF 00
00:15C0 00              	   554:   .byte $00,$00,$88,$50,$20,$50,$88,$00 ; x
00:15C1 00
00:15C2 88
00:15C3 50
00:15C4 20
00:15C5 50
00:15C6 88
00:15C7 00
00:15C8 00              	   555:   .byte $00,$00,$88,$88,$78,$08,$F0,$00 ; y
00:15C9 00
00:15CA 88
00:15CB 88
00:15CC 78
00:15CD 08
00:15CE F0
00:15CF 00
00:15D0 00              	   556:   .byte $00,$00,$F8,$10,$20,$40,$F8,$00 ; z
00:15D1 00
00:15D2 F8
00:15D3 10
00:15D4 20
00:15D5 40
00:15D6 F8
00:15D7 00
00:15D8 38              	   557:   .byte $38,$40,$20,$C0,$20,$40,$38,$00 ; {
00:15D9 40
00:15DA 20
00:15DB C0
00:15DC 20
00:15DD 40
00:15DE 38
00:15DF 00
00:15E0 40              	   558:   .byte $40,$40,$40,$00,$40,$40,$40,$00 ; |
00:15E1 40
00:15E2 40
00:15E3 00
00:15E4 40
00:15E5 40
00:15E6 40
00:15E7 00
00:15E8 E0              	   559:   .byte $E0,$10,$20,$18,$20,$10,$E0,$00 ; }
00:15E9 10
00:15EA 20
00:15EB 18
00:15EC 20
00:15ED 10
00:15EE E0
00:15EF 00
00:15F0 40              	   560:   .byte $40,$A8,$10,$00,$00,$00,$00,$00 ; ~
00:15F1 A8
00:15F2 10
00:15F3 00
00:15F4 00
00:15F5 00
00:15F6 00
00:15F7 00
00:15F8 A8              	   561:   .byte $A8,$50,$A8,$50,$A8,$50,$A8,$00 ; checkerboard
00:15F9 50
00:15FA A8
00:15FB 50
00:15FC A8
00:15FD 50
00:15FE A8
00:15FF 00
                        	   562: vdp_pattern_end:
                        	   563: 
00:1600 00              	   564:   .byte $00
                        	   565: 


Symbols by name:
P1_PAD                           E:0039
P1_PADDLE                        E:B819
TEXT_LOC                         E:040F
VDP_COLOR_TABLE_BASE             E:2000
VDP_NAME_POINTER                 E:0032
VDP_NAME_TABLE_BASE              E:0400
VDP_PATTERN_INIT                 E:0030
VDP_PATTERN_INIT_HI              E:0031
VDP_PATTERN_TABLE_BASE           E:0800
VDP_REG                          E:8801
VDP_REGISTER_BITS                E:0080
VDP_SPRITE_PATTERN_TABLE_BASE    E:0000
VDP_SPR_ATT_TABLE_BASE           E:0700
VDP_VRAM                         E:8800
VDP_WRITE_VRAM_BIT               E:0040
changecolor                      A:100A
col                              A:0F45
delay                            A:1001
end_write                        A:105E
fc                               E:0034
holding                          A:0F1C
nexf                             A:0FED
p1cp                             A:0F2A
p1dex                            E:0035
p2dex                            E:0037
reset                            A:0F00
text_vdp                         A:10BD
vdp_ball                         A:10EE
vdp_block                        A:10CE
vdp_copysprites                  A:0F68
vdp_enable_display               A:10B0
vdp_end_register_inits           A:10CE
vdp_initialize_color_table       A:1093
vdp_initialize_name_table        A:101B
vdp_initialize_pattern_table     A:1061
vdp_name_table_loop              A:1030
vdp_pattern                      A:1200
vdp_pattern_end                  A:1600
vdp_pattern_table_loop           A:1077
vdp_put_spr                      A:0F8B
vdp_register_0                   A:10C6
vdp_register_1                   A:10C7
vdp_register_2                   A:10C8
vdp_register_3                   A:10C9
vdp_register_4                   A:10CA
vdp_register_5                   A:10CB
vdp_register_6                   A:10CC
vdp_register_7                   A:10CD
vdp_register_inits               A:10C6
vdp_set_registers                A:0FC6
vdp_setup                        A:0F4F
vdp_spr                          A:0FA9
vdp_write_name_table             A:1042
vdp_zapram                       A:0FDE
vdpclp                           A:10A3
wait                             A:0FFC
wopeee                           A:1084
zapf                             A:0FEF

Symbols by value:
0000 VDP_SPRITE_PATTERN_TABLE_BASE
0030 VDP_PATTERN_INIT
0031 VDP_PATTERN_INIT_HI
0032 VDP_NAME_POINTER
0034 fc
0035 p1dex
0037 p2dex
0039 P1_PAD
0040 VDP_WRITE_VRAM_BIT
0080 VDP_REGISTER_BITS
0400 VDP_NAME_TABLE_BASE
040F TEXT_LOC
0700 VDP_SPR_ATT_TABLE_BASE
0800 VDP_PATTERN_TABLE_BASE
0F00 reset
0F1C holding
0F2A p1cp
0F45 col
0F4F vdp_setup
0F68 vdp_copysprites
0F8B vdp_put_spr
0FA9 vdp_spr
0FC6 vdp_set_registers
0FDE vdp_zapram
0FED nexf
0FEF zapf
0FFC wait
1001 delay
100A changecolor
101B vdp_initialize_name_table
1030 vdp_name_table_loop
1042 vdp_write_name_table
105E end_write
1061 vdp_initialize_pattern_table
1077 vdp_pattern_table_loop
1084 wopeee
1093 vdp_initialize_color_table
10A3 vdpclp
10B0 vdp_enable_display
10BD text_vdp
10C6 vdp_register_0
10C6 vdp_register_inits
10C7 vdp_register_1
10C8 vdp_register_2
10C9 vdp_register_3
10CA vdp_register_4
10CB vdp_register_5
10CC vdp_register_6
10CD vdp_register_7
10CE vdp_block
10CE vdp_end_register_inits
10EE vdp_ball
1200 vdp_pattern
1600 vdp_pattern_end
2000 VDP_COLOR_TABLE_BASE
8800 VDP_VRAM
8801 VDP_REG
B819 P1_PADDLE
