---
permalink: "/expedu/"
layout: page
title: Experience
sidebar_link: true
order: 2
---

<style>
  table {
    margin-bottom: 1rem;
    width: 100%;
    font-size: 85%;
    border: 0px solid $border-color;
    border-collapse: collapse;
  }

  td,
  th {
    padding: 1rem .25rem;
    border: 0px solid $border-color;
  }

  th {
    text-align: left;
  }

  tbody tr:nth-child(odd) td,
  tbody tr:nth-child(odd) th {
    background-color: transparent;
  }

  paper {
    color: #;
    font-weight: bold;
  }
</style>

<table width="100%" align="center" border="0" cellspacing="0" cellpadding="20">
  <tr>
    <th>Work Experience</th>
  </tr>
  <tr>
    <td width="14%" valign="top">
      <img src="/images/work/bsc.png" alt="Barcelona Supercomputing Center" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
    </td>
    <td valign="top" width="85%">
      <p>
        <paper>Research Engineer 3 (Senior Research Engineer) at Barcelona Supercomputing Center</paper><br>
        <em>Barcelona, Spain</em><br>
        September, 2023 - January 2024
        <details>
          <summary>Details</summary>
          <p class="message">
            <ul>
              <li>Worked on designing a software hardware (PS-PL) framework with Zynq ultra-scale MPSoC and accelerated algorithms for a microsatellite.</li>
              <li>Reviewed papers for the DATE conference 2024 on computer architecture and EDA tools. Gave appropriate feedback to improve on these papers.</li>
              <li>Worked on pipelining kernels of the algorithm with no data dependency with Dynamic function exchange and Partial dynamic reconfiguration features offered by the Zynq Ultrascale+.</li>
              <li>Resolved bugs on the kernel, rootfs, drivers, device tree, deployed and tested openmp, fpga manager and utils on petalinux builds.</li>
              <li>Setup the MPSoC available across VPN by setting it up on the existing networking infrastructure at BSC enabling remote deployment, orchestration, build over tftp and debugging (over ethernet and Serial connections).</li>
              <li>Xilinx UltraScale MPSOC, Vitis & Vivado Development, PetaLinux, SDSoC & SDAccel Xilinx development, device tree configuration, Arm Cortex A53, Arm cortex R5, Kernel & rootfs build.</li>
            </ul>
          </p>
        </details>
      </p>
    </td>
  </tr>


    <tr>
    <td width="14%" valign="top">
      <img src="/images/work/arista.png" alt="Arista Networks" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
    </td>
    <td valign="top" width="85%">
      <p>
        <paper>Technical Solution Engineer at Arista Networks</paper><br>
        <em>Bangalore, India</em><br>
        July 2017 - Aug 2020
        <details>
          <summary>Details</summary>
          <p class="message">
            <ul>
              <li>Expanding upon the basics of routing and switching, got a chance to work on a variety of advanced technologies such as EVPN, Vxlan, GRE, IPSEC, MPLS, ISIS, PTP, Docker Products, VMware Products, etc as a Network Engineer.</li>
              <li>Provided solutions to various multi-vendor problems to a variety of customers ranging from cloud giants such as Facebook, and Microsoft; Trading firms like Tower research, NYSE, etc to ISPs where Arista devices are in place from the APAC and EMEA regions.</li>
              <li>Adapting to an organization's knowledge-sharing culture, inculcated and developed qualities such as teamwork, communicating tactically, presenting, and addressing wider audiences as a whole.</li>
              <li>Gained insight into several merchant silicon chips manufactured by Intel, Broadcom, etc., and proprietary architecture design of the Arista switches.</li>
            </ul>
          </p>
        </details>
      </p>
    </td>
  </tr>

  <tr>
    <th>Internships and Parttime</th>
  </tr>
<tr>
  <td width="14%" valign="top">
    <img src="/images/work/imec.png" alt="Interuniversity Microelectronics Center" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
  </td>
  <td valign="top" width="85%">
    <p>
      <paper>Master Thesis Intern at Interuniversity Microelectronics Center</paper><br>
      <em>Eindhoven, Netherlands</em><br>
      Dec 2021 - Nov 2022
      <details>
        <summary>Details</summary>
        <p class="message">
          <ul>
            <li>Worked on designing a tool for efficient mapping of spiking neural networks on a neuromorphic chip (SENeCA).</li>
            <li>Compared optimization algorithms for single and multi-objective optimization, improving tool efficiency significantly.</li>
            <li>Published papers at HiPEAC and IEEE WCCI conferences.</li>
            <li>Gained expertise in hardware modeling, event-based simulator design, and spiking neural networks.</li>
            <li>Collaborated with IMEC on European projects TEMPO and ANDANTE.</li>
          </ul>
        </p>
      </details>
    </p>
  </td>
</tr>

<tr>
  <td width="14%" valign="top">
    <img src="/images/work/tudelft.png" alt="Delft University of Technology" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
  </td>
  <td valign="top" width="85%">
    <p>
      <paper>Mentor at Delft University of Technology</paper><br>
      <em>Delft, Netherlands</em><br>
      Aug 2021 - Jan 2022
      <details>
        <summary>Details</summary>
        <p class="message">
          <ul>
            <li>Mentored computer engineering and embedded systems students.</li>
            <li>Organized events to facilitate student interaction and learning.</li>
          </ul>
        </p>
      </details>
    </p>
  </td>
</tr>

<tr>
  <td width="14%" valign="top">
    <img src="/images/work/philips.png" alt="Philips" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
  </td>
  <td valign="top" width="85%">
    <p>
      <paper>Intern at Philips</paper><br>
      <em>Eindhoven, Netherlands</em><br>
      July 2021 - Oct 2021
      <details>
        <summary>Details</summary>
        <p class="message">
          <ul>
            <li>Worked on hardware modeling using machine learning for X-RAY systems.</li>
            <li>Supported by the Vivaldy EU project.</li>
          </ul>
        </p>
      </details>
    </p>
  </td>
</tr>

<tr>
  <td width="14%" valign="top">
    <img src="/images/work/arista.png" alt="Arista Networks" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
  </td>
  <td valign="top" width="85%">
    <p>
      <paper>Technical Solutions Engineer Intern at Arista Networks</paper><br>
      <em>Bangalore, India</em><br>
      Jan 2017 - Jul 2017
      <details>
        <summary>Details</summary>
        <p class="message">
          <ul>
            <li>Learned networking protocols and technologies.</li>
            <li>Worked on a project for dynamic detection of DDoS attacks.</li>
          </ul>
        </p>
      </details>
    </p>
  </td>
</tr>

<tr>
  <td width="14%" valign="top">
    <img src="/images/work/lnmiit.png" alt="LNMIIT Summer Research Internship" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
  </td>
  <td valign="top" width="85%">
    <p>
      <paper>Research Intern at LNMIIT Summer Research Internship</paper><br>
      <em>Jaipur, India</em><br>
      May 2016 - July 2016
      <details>
        <summary>Details</summary>
        <p class="message">
          <ul>
            <li>Worked on game theory and wireless communication models.</li>
            <li>Analyzed signal-to-noise ratio using MATLAB.</li>
          </ul>
        </p>
      </details>
    </p>
  </td>
</tr>

<tr>
  <td width="14%" valign="top">
    <img src="/images/work/phynart.png" alt="Phynart Technologies" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
  </td>
  <td valign="top" width="85%">
    <p>
      <paper>Development Intern at Phynart Technologies</paper><br>
      <em>Pune, India</em><br>
      Dec 2015 - Jan 2016
      <details>
        <summary>Details</summary>
        <p class="message">
          <ul>
            <li>Developed automation module for home network setup.</li>
            <li>Worked with Realtek and Mediatek wireless adapters.</li>
          </ul>
        </p>
      </details>
    </p>
  </td>
</tr>

<tr>
  <td width="14%" valign="top">
    <img src="/images/work/edubotix.png" alt="Edubotix Innovation Lab" style="vertical-align:top; width: 80%; margin:0px 10px; border-radius:0%" />
  </td>
  <td valign="top" width="85%">
    <p>
      <paper>Trainee at Edubotix Innovation Lab</paper><br>
      <em>Ahmedabad, India</em><br>
      Jun 2014 - Jul 2014
      <details>
        <summary>Details</summary>
        <p class="message">
            (-) Worked with ATMEL microcontroller and AVR embedded C.
            (-) Contributed to projects involving sensory modules and robotics.
          </ul>
        </p>
      </details>
    </p>
  </td>
</tr>
  

  </table>